
---------- Begin Simulation Statistics ----------
final_tick                               3957163866783                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176228                       # Simulator instruction rate (inst/s)
host_mem_usage                              134385160                       # Number of bytes of host memory used
host_op_rate                                   204895                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72311.39                       # Real time elapsed on the host
host_tick_rate                               41348603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12743283339                       # Number of instructions simulated
sim_ops                                   14816241710                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.989975                       # Number of seconds simulated
sim_ticks                                2989975108449                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   201                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1670                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.107862                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       895483599                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   2030213094                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1657782                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1841043674                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     54044344                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     54046868                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2524                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      2308067045                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS       172418399                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        4127315238                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       3852639867                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1657383                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         2289709211                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     754711739                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls    118772309                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     45416421                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts  10743283338                       # Number of instructions committed
system.switch_cpus.commit.committedOps    12498944686                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   7163662937                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.744770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.653830                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3915436714     54.66%     54.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    861462235     12.03%     66.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    692427728      9.67%     76.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    177763207      2.48%     78.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    440639912      6.15%     84.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    110251937      1.54%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    108962126      1.52%     88.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    102007339      1.42%     89.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    754711739     10.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   7163662937                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls    171977389                       # Number of function calls committed.
system.switch_cpus.commit.int_insts       11136342777                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            2428672003                       # Number of loads committed
system.switch_cpus.commit.membars           131968675                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   7743039275     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    488280642      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2428672003     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1838952766     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  12498944686                       # Class of committed instruction
system.switch_cpus.commit.refs             4267624769                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         202907526                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts         10743283338                       # Number of Instructions Simulated
system.switch_cpus.committedOps           12498944686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.667413                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.667413                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    4724993197                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           406                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    893860528                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts    12570224525                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        574862564                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles        1373897723                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1770130                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           580                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     494680294                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          2308067045                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines        1244259040                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            5923178668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        345710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts            10827325232                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3541058                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.321897                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles   1245254613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches   1121946342                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.510044                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   7170203914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.756457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.884026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4675631717     65.21%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        428123542      5.97%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        189438749      2.64%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        213591532      2.98%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        258277998      3.60%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        138862359      1.94%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        337502547      4.71%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         36260347      0.51%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        892515123     12.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   7170203914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2469273                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       2293099620                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.759494                       # Inst execution rate
system.switch_cpus.iew.exec_refs           4368076360                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1841370219                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       205124041                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    2437743021                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts    119185124                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1845491303                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts  12544361209                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    2526706141                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1530401                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts   12615929967                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       10816470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      42848002                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1770130                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      55378000                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    491687365                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          609                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       143633                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     92790362                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9070993                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      6538515                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       143633                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2462521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers       12268575118                       # num instructions consuming a value
system.switch_cpus.iew.wb_count           12520935959                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573075                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        7030819799                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.746245                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent            12521528212                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads      15427831979                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      8958361762                       # number of integer regfile writes
system.switch_cpus.ipc                       1.498323                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.498323                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    7760122928     61.50%     61.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    488322403      3.87%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2526771719     20.03%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1842243315     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    12617460368                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           231310836                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018333                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11596056      5.01%      5.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       26393476     11.41%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       98046067     42.39%     58.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      95275237     41.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses    12553151877                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  32058721977                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses  12318001838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes  12386732987                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded        12425176084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued       12617460368                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded    119185125                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     45416421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        22533                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       412816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     37376244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   7170203914                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.759707                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.184512                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3146648987     43.89%     43.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   1202849647     16.78%     60.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    740029755     10.32%     70.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    535675945      7.47%     78.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    489779368      6.83%     85.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    428247759      5.97%     91.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    298082516      4.16%     95.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    192447483      2.68%     98.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    136442454      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   7170203914                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.759707                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      295619327                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    577736042                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    202934121                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    203187782                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    137923245                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    105510583                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   2437743021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1845491303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     13277629332                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      475088432                       # number of misc regfile writes
system.switch_cpus.numCycles               7170204097                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       533269581                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps   13091134593                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      610751121                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        755057082                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      367164971                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           285                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   20141299340                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts    12556886048                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands  13150588113                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles        1687994823                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      175682087                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1770130                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1228184302                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         59453417                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups  15378482773                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2963927990                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    145992275                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        2606773830                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts    119185129                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    135374610                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          18953309692                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         25095268291                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        135290621                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        67643502                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          201                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     42406663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84813326                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             11                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                823                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          802                       # Transaction distribution
system.membus.trans_dist::CleanEvict               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           823                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port         1288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port       101376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port       106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       208000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  208000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 823                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4380218                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4481449                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7803326                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3957163866783                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          42406261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     39210108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3197378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             402                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     42406226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    127219884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             127219989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  10446839552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10446848512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             858                       # Total snoops (count)
system.tol2bus.snoopTraffic                    102656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42407521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002236                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42407309    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    212      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42407521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       100768337730                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       88417819380                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data        48128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             50304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        51072                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          51072                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data          376                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                393                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          399                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               399                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data        16096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                16824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         17081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               17081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         17081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data        16096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               33905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples       752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     1.208637474544                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             769575                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               726                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        393                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       399                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               62                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               66                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               52                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               64                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               58                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               65                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               58                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               22                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              22                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              70                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              58                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    16722944                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   3930000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               31460444                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21276.01                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40026.01                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     405                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    539                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.53                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               67.54                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  786                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 798                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    370                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    371                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    44                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    45                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    45                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    44                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    44                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    51                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          611                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   162.880524                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   146.146833                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    97.973585                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127           31      5.07%      5.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          464     75.94%     81.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           13      2.13%     83.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           53      8.67%     91.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            9      1.47%     93.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           20      3.27%     96.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            5      0.82%     97.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            8      1.31%     98.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            4      0.65%     99.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            1      0.16%     99.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767            1      0.16%     99.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            2      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          611                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     17.767442                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    16.528218                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.327706                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-5              1      2.33%      2.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6-7              1      2.33%      4.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9              1      2.33%      6.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            7     16.28%     23.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            6     13.95%     37.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17            5     11.63%     48.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19            4      9.30%     58.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21            7     16.28%     74.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23            2      4.65%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25            5     11.63%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29            1      2.33%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31            1      2.33%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            2      4.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           43                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.883721                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.852319                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.073696                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               7     16.28%     16.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              32     74.42%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               3      6.98%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      2.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           43                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 50304                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  49216                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  50304                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               51072                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2710118769843                       # Total gap between requests
system.mem_ctrls0.avgGap                 3421867133.64                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data        48128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        49216                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 727.765255921734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 16096.455072151288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 16460.337700112155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data          752                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          798                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1588060                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data     29872384                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 34102217004226                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46707.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39723.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 42734607774.72                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   59.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             1963500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             1043625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            2641800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1576440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    236026062480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     43417599960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1111588130400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1391039018205                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.234314                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2889478623369                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  99841820000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    654665080                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             2399040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             1275120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            2970240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           2437740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    236026062480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     43482221430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1111533812640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1391051178690                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.238381                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2889336332803                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  99841820000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    796955646                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data        52736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             55040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        51584                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          51584                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data          412                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                430                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          403                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               403                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data        17638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                18408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         17252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               17252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         17252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data        17638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               35660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     1.159223119206                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             769691                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               733                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        430                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       403                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               62                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               52                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               58                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               54                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              48                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              66                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              72                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               62                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               66                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               54                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               64                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               52                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               32                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              56                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              55                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              54                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     26.38                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    19119362                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   4300000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               35244362                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22231.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40981.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     433                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    528                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.35                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.51                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  860                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 806                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    406                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    406                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    50                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    51                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          674                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   155.252226                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   143.361247                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    78.897974                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           27      4.01%      4.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          523     77.60%     81.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           30      4.45%     86.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           55      8.16%     94.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            9      1.34%     95.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447           19      2.82%     98.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            4      0.59%     98.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.30%     99.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            3      0.45%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.15%     99.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          674                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     19.488372                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    17.908979                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.796129                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-5              1      2.33%      2.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              2      4.65%      6.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            1      2.33%      9.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            5     11.63%     20.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            4      9.30%     30.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17            3      6.98%     37.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19            5     11.63%     48.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21            3      6.98%     55.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23           10     23.26%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25            1      2.33%     81.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27            2      4.65%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29            3      6.98%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            2      4.65%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47            1      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           43                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.023256                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.989226                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.123099                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               6     13.95%     13.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              31     72.09%     86.05% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               5     11.63%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      2.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           43                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 55040                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  49600                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  55040                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               51584                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2970153799911                       # Total gap between requests
system.mem_ctrls1.avgGap                 3565610804.21                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data        52736                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        49600                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 770.574976858306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 17637.605025867899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 16588.766862921872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data          824                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          806                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1734180                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data     33510182                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 34732152610154                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     48171.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40667.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 43092000757.01                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   57.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             2249100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             1195425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            2941680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1790460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    236026062480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     43449700650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1111561199520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1391045139315                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.236361                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2889408106850                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  99841820000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    725181599                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             2563260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             1362405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            3198720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy           2255040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    236026062480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     43502447880                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1111516420320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1391054310105                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.239428                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2889291863311                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  99841820000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    841425138                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data     42405840                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42405840                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     42405840                       # number of overall hits
system.l2.overall_hits::total                42405840                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          788                       # number of demand (read+write) misses
system.l2.demand_misses::total                    823                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           35                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          788                       # number of overall misses
system.l2.overall_misses::total                   823                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3476946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     71942925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         75419871                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3476946                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     71942925                       # number of overall miss cycles
system.l2.overall_miss_latency::total        75419871                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     42406628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42406663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     42406628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42406663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000019                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000019                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000019                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000019                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 99341.314286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91298.128173                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91640.183475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 99341.314286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91298.128173                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91640.183475                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 802                       # number of writebacks
system.l2.writebacks::total                       802                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               823                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              823                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3179078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     65199356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68378434                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3179078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     65199356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68378434                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000019                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 90830.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82740.299492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83084.366950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 90830.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82740.299492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83084.366950                       # average overall mshr miss latency
system.l2.replacements                            858                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     39209306                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         39209306                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     39209306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     39209306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   402                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data          402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_misses::.switch_cpus.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3476946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3476946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 99341.314286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99341.314286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3179078                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3179078                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 90830.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90830.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     42405438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          42405438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     71942925                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     71942925                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     42406226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      42406226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91298.128173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91298.128173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     65199356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65199356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82740.299492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82740.299492                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    97183071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4954                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                  19617.091441                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.301144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.505560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3310.487621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    34.232493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   690.473182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.808225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.168573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1357010858                       # Number of tag accesses
system.l2.tags.data_accesses               1357010858                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2989975108449                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1244258989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3246358638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1244258989                       # number of overall hits
system.cpu.icache.overall_hits::total      3246358638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            880                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           880                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4660392                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4660392                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4660392                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4660392                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1244259038                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3246359518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1244259038                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3246359518                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 95110.040816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5295.900000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 95110.040816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5295.900000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          276                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          242                       # number of writebacks
system.cpu.icache.writebacks::total               242                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3522399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3522399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3522399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3522399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 100639.971429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100639.971429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 100639.971429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100639.971429                       # average overall mshr miss latency
system.cpu.icache.replacements                    242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1244258989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3246358638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           880                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4660392                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4660392                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1244259038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3246359518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 95110.040816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5295.900000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3522399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3522399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 100639.971429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100639.971429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.944590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3246359504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3748683.030023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.557318                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.387272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      126608022068                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     126608022068                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   3414565736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4130017575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   3414565736                       # number of overall hits
system.cpu.dcache.overall_hits::total      4130017575                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    157846291                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      167607122                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    157846291                       # number of overall misses
system.cpu.dcache.overall_misses::total     167607122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1857617545278                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1857617545278                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1857617545278                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1857617545278                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   3572412027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4297624697                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   3572412027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4297624697                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.044185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11768.521981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11083.165937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11768.521981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11083.165937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2094                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.390533                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     48305068                       # number of writebacks
system.cpu.dcache.writebacks::total          48305068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data    115439864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    115439864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data    115439864                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    115439864                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     42406427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     42406427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     42406427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     42406427                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 432976536012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 432976536012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 432976536012                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 432976536012                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011871                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011871                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009867                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10210.163097                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10210.163097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10210.163097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10210.163097                       # average overall mshr miss latency
system.cpu.dcache.replacements               52167277                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1694385889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2091865989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    157845487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     164065847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1857608159859                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1857608159859                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1852231376                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2255931836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.085219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11768.522466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11322.333038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data    115439462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    115439462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     42406025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     42406025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 432972512796                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 432972512796                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10210.165013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10210.165013                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1720179847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     2038151586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          804                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3541275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9385419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9385419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1720180651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   2041692861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11673.406716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.650294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      4023216                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4023216                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data    118771920                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    137611449                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          401                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          475                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4765476                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4765476                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data    118772321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    137611924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11883.980050                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10032.581053                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          201                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          201                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2179242                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2179242                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data    118772108                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    137611711                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data    118772108                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    137611711                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3957163866783                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999645                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4457408268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          52167533                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.444107                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   102.616282                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   153.383363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.400845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.599154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      146383314157                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     146383314157                       # Number of data accesses

---------- End Simulation Statistics   ----------
