/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_8.H $       */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_8_H_
#define __p10_scom_proc_8_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [INT_CQ_NVC_BAR]
static const uint64_t INT_CQ_NVC_BAR = 0x0201080dull;

static const uint32_t INT_CQ_NVC_BAR_VALID = 0;
static const uint32_t INT_CQ_NVC_BAR_PAGE_SIZE_64K = 1;
static const uint32_t INT_CQ_NVC_BAR_ADDR_8_39 = 8;
static const uint32_t INT_CQ_NVC_BAR_ADDR_8_39_LEN = 32;
static const uint32_t INT_CQ_NVC_BAR_SET_DIV_SEL_0_2 = 56;
static const uint32_t INT_CQ_NVC_BAR_SET_DIV_SEL_0_2_LEN = 3;
static const uint32_t INT_CQ_NVC_BAR_RANGE_0_4 = 59;
static const uint32_t INT_CQ_NVC_BAR_RANGE_0_4_LEN = 5;
//<< [INT_CQ_NVC_BAR]
// proc/reg00041.H

//>> [MCD_BANK0_CHA]
static const uint64_t MCD_BANK0_CHA = 0x0301080dull;

static const uint32_t MCD_BANK0_CHA_VALID = 0;
static const uint32_t MCD_BANK0_CHA_CPG = 1;
static const uint32_t MCD_BANK0_CHA_GRP_MBR_ID = 2;
static const uint32_t MCD_BANK0_CHA_ALWAYS_RTY = 3;
static const uint32_t MCD_BANK0_CHA_SMF_ENABLE = 6;
static const uint32_t MCD_BANK0_CHA_GRP_SIZE = 11;
static const uint32_t MCD_BANK0_CHA_GRP_SIZE_LEN = 19;
static const uint32_t MCD_BANK0_CHA_GRP_BASE = 33;
static const uint32_t MCD_BANK0_CHA_GRP_BASE_LEN = 31;
//<< [MCD_BANK0_CHA]
// proc/reg00041.H

//>> [MCD_BANK0_TOP]
static const uint64_t MCD_BANK0_TOP = 0x0301080aull;

static const uint32_t MCD_BANK0_TOP_VALID = 0;
static const uint32_t MCD_BANK0_TOP_CPG = 1;
static const uint32_t MCD_BANK0_TOP_GRP_MBR_ID = 2;
static const uint32_t MCD_BANK0_TOP_ALWAYS_RTY = 3;
static const uint32_t MCD_BANK0_TOP_SMF_ENABLE = 6;
static const uint32_t MCD_BANK0_TOP_GRP_SIZE = 11;
static const uint32_t MCD_BANK0_TOP_GRP_SIZE_LEN = 19;
static const uint32_t MCD_BANK0_TOP_GRP_BASE = 33;
static const uint32_t MCD_BANK0_TOP_GRP_BASE_LEN = 31;
//<< [MCD_BANK0_TOP]
// proc/reg00041.H

//>> [PB_COM_SCOM_EQ0_STATION_CFG3]
static const uint64_t PB_COM_SCOM_EQ0_STATION_CFG3 = 0x03011015ull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_SPARE1 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_SPARE1_LEN = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_UNIT0_DISABLE = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_UNIT1_DISABLE = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_LINK0_DISABLE = 18;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_LINK1_DISABLE = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_UNIT0_SELCD = 20;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_UNIT1_SELCD = 21;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_LINK0_SELCD = 22;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_PBIASY_LINK1_SELCD = 23;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_SPARE2 = 24;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG3_PB_CFG_SPARE2_LEN = 40;
//<< [PB_COM_SCOM_EQ0_STATION_CFG3]
// proc/reg00041.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO = 0x00060015ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR_LEN = 30;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO]
// proc/reg00042.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR = 0x00062021ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_MCS_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG = 0x00064013ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_SPRG0 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_SPRG0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG = 0x00066002ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_DBG = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_HALT_ON_XSTOP = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_HALT_ON_TRIG = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_COVERAGE_MODE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_INTR_ADDR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_TRACE_EXTRA = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_TRACE_STALL = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_WAIT_CYCLES = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_FULL_SPEED = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_DIS_FLOW_CHANGE = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_MODE_SEL = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_MODE_SEL_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_MARK_TRACE = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_EE_TRACE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_RESERVED14_15 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_RESERVED14_15_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_FIR_TRIGGER = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_SPARE = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_SPARE_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_DATA_SEL = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_DATA_SEL_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7 = 0x0006c827ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_28 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_28_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_29 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_29_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_30 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_30_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_31 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_31_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0 = 0x0006c203ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0_START_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1 = 0x0006c214ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_ENABLE = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OTBR]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OTBR = 0x0006c09full;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTBR_OCB_OCI_OTBR_TIMEBASE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTBR_OCB_OCI_OTBR_TIMEBASE_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OTBR]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2 = 0x0006d050ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_I_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_I_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_B_ADDRESS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_B_ADDRESS_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2]
// proc/reg00043.H

//>> [PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG]
static const uint64_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_RW = 0x03011003ull;
static const uint64_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_WO_AND = 0x03011004ull;
static const uint64_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_WO_OR = 0x03011005ull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_PROTOCOL_ERROR_MASK = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_OVERFLOW_ERROR_MASK = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_HW_PARITY_ERROR_MASK = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_FIR_SPARE_3_MASK = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_COHERENCY_ERROR_MASK = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_CRESP_ADDR_ERROR_MASK = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_CRESP_ERROR_MASK = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_HANG_RECOVERY_LIMIT_ERROR_MASK = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_FIR_SPARE_8_MASK = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_HANG_RECOVERY_GTE_LEVEL1_MASK = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_FORCE_MP_IPL_MASK = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_PB_CMD_SNOOPER_ERROR_MASK = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_DATA_OVERFLOW_ERROR_MASK = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_DATA_PROTOCOL_ERROR_MASK = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_DATA_ROUTE_ERROR_MASK = 14;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_FIR_COMPAB_TRIGGER_MASK = 15;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_LINK0_PROTOCOL_ERROR_MASK = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_LINK0_OVERFLOW_ERROR_MASK = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_LINK0_HW_PARITY_ERROR_MASK = 18;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_LINK1_PROTOCOL_ERROR_MASK = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_LINK1_OVERFLOW_ERROR_MASK = 20;
static const uint32_t PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG_LINK1_HW_PARITY_ERROR_MASK = 21;
//<< [PB_COM_SCOM_EQ0_STATION_FIR_MASK_REG]
// proc/reg00041.H

//>> [TP_TPVSB_FSI_W_FSI2PIB_RESET]
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_RESET_FSI = 0x00001006ull;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_RESET_FSI_BYTE = 0x00001018ull;

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_RESET_RESET = 0;
//<< [TP_TPVSB_FSI_W_FSI2PIB_RESET]
// proc/reg00044.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR = 0x00060010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_OXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_OXIXCR_XCR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_XICTR_CTR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_XICTR_CTR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22 = 0x0006c743ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22_OCB_OCI_O2SCTRL22_O2S_INTER_FRAME_DELAY_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22_OCB_OCI_O2SCTRL22_O2S_INTER_FRAME_DELAY_2_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22]
// proc/reg00043.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SST1B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B = 0x0006c736ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_ONGOING_1B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_ST1B_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_ST1B_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_WRITE_WHILE_BRIDGE_BUSY_ERR_1B = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_ST1B_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_FSM_ERR_1B = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SST1B]
// proc/reg00043.H

//>> [TP_TPBR_PSI_WRAP_RX_ERROR_REG]
static const uint64_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_RW_WCLEAR = 0x03011c0aull;
static const uint64_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_WO_OR = 0x03011c0cull;

static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_1_PSIRXINS_RFGSHIFT_PCK = 0;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_1_PSIRXINS_RZRTMP_PCK = 1;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_1_PSIRXINS_DATA_PCK = 2;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_1_PSIRXEI_SHIFT_PCK = 3;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_1_PSIRXEI_TRANSMIT_PCK = 4;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_1_PSIRXINS_OVERRUN = 5;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_1_PSIRXBFF_DATA_PCK = 6;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRXBFF_DATAO_PCK = 7;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRXBFF_RFC_PCK = 8;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRXLC_FSM_PCK = 9;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_3_PSIRXLC_DATA_BUFF_PCK = 10;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRXLC_DATA_PCK = 11;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRXLC_RADDR_PCK = 12;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRXLC_RCTRL_PCK = 13;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_3_PSIRXLC_UE_RF = 14;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_0_PSIRXLC_CE_RF = 15;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRXLC_DATA_GXST1_PCK_2N = 16;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRFACC_RADDR_PCK = 17;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_2_PSIRFACC_RCTRL_PCK = 18;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_3_PSIRFACC_RFSM_PCK = 19;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_3_PSIRFACC_RDL_FSM_PCK = 20;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_4_PSIRFACC_RXSC_PCK = 21;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_0_PSIRFACC_RLINK_STATE_LT_02 = 22;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_0_PSIRFACC_C_RXDATA_RDY_ERR = 23;
static const uint32_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_0_ERRACK_RISE = 24;
//<< [TP_TPBR_PSI_WRAP_RX_ERROR_REG]
// proc/reg00042.H

//>> [TP_TPBR_PSI_WRAP_TX_ERROR_REG]
static const uint64_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_RW_WCLEAR = 0x03011c02ull;
static const uint64_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_WO_OR = 0x03011c04ull;

static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_1_PSITXINS_DATA_PCK = 0;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_1_PSITXINS_TZRTMP_PCK = 1;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_1_PSITXEI_SHIFT_PCK = 2;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_1_PSITXEI_TRANSMIT_PCK = 3;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_1_PSITXINS_PARITY = 4;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_1_PSITXINS_UNDERRUN = 5;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_2_PSITXBFF_DATA_PCK = 6;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_1_PSITXBFF_TDO_PCK = 7;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_2_PSITXBFF_TFC_PCK = 8;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_2_PSITXLC_FSM_PCK = 9;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSITXLC_DATA_BUFF_PCK = 10;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_2_PSITXLC_TDO_PCK = 11;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_2_PSITXLC_TADDR_PCK = 12;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_2_PSITXLC_TCTRL_PCK = 13;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_2_PSITXLC_UE_RF = 14;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_0_PSITXLC_CE_RF = 15;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSITXLC_UE_GX_2N = 16;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_0_PSITXLC_CE_GX_2N = 17;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSITXLC_DATA_GXST2_PCK_2N = 18;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSITXLC_DATA_GXST3_PCK_2N = 19;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSIRFACC_TADDR_PCK = 20;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSIRFACC_TCTRL_PCK = 21;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSIRFACC_TDL_CMD_CTRL_PCK = 22;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSIRFACC_TDL_RSP_CTRL_PCK = 23;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSIRFACC_TFSM_PCK = 24;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSIRFACC_TDL_FSM_PCK = 25;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_4_PSIRFACC_TXSC_PCK = 26;
static const uint32_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_3_PSIRFACC_TDL_RETRY_ERR = 27;
//<< [TP_TPBR_PSI_WRAP_TX_ERROR_REG]
// proc/reg00042.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_FSI = 0x0000280bull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_FSI_BYTE = 0x0000282cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_RO = 0x0005000bull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_RESET_EP = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_OPCG_IP = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_VITL_CLKOFF = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_TEST_ENABLE = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_REQ = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_CMD = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_CMD_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_STATE = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_STATE_LEN = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_SECURITY_DEBUG_MODE = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PROTOCOL_ERROR = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_IDLE = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CURRENT_OPCG_MODE = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CURRENT_OPCG_MODE_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_LAST_OPCG_MODE = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_LAST_OPCG_MODE_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_ERROR = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARITY_ERROR = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CC_ERROR = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CHIPLET_IS_ALIGNED = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_REQUEST_SINCE_RESET = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARANOIA_TEST_ENABLE_CHANGE = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARANOIA_VITL_CLKOFF_CHANGE = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_TP_TPFSI_CBS_ACK = 31;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT]
// proc/reg00044.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00041.H"
#include "proc/reg00042.H"
#include "proc/reg00043.H"
#include "proc/reg00044.H"
#include "proc/reg00045.H"
#endif
#endif
