===========
Structuring
===========

The chapters below explain:

- how to build reusable components
- alternatives to components to group hardware
- handling of clock/reset domains
- instantiation of existing VHDL and Verilog IP
- how names are assigned in SpinalHDL, and how naming can be influenced

.. toctree::
   :maxdepth: 3

   components_hierarchy
   area
   function
   clock_domain
   blackbox
   naming
   parametrization

