
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v2
solution options defaults
solution options set Output/OutputVerilog true
true
solution options set Output/OutputVHDL true
true
solution options set /Input/SearchPath $WORKING_DIR
/home/dr655/Catapult_Bitnet/tmp_ecelinux
solution file add $WORKING_DIR/attention.cpp -type C++
/INPUTFILES/1
solution file add $WORKING_DIR/attention_test.cpp -type C++ -exclude true
/INPUTFILES/2
solution design set dut -top
solution design set dut -top (HC-8)
go new
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Front End called with arguments: -I/home/dr655/Catapult_Bitnet/tmp_ecelinux -- /home/dr655/Catapult_Bitnet/tmp_ecelinux/attention.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.90 seconds, memory usage 2230992kB, peak memory usage 2230992kB (SOL-9)
