

================================================================
== Vivado HLS Report for 'bidirectional_counter_mode_choice'
================================================================
* Date:           Sun Aug 12 16:22:25 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Counter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.547|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     30|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     42|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     72|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |v_V_2_fu_114_p2                |     +    |      0|  0|  12|          12|           2|
    |v_V_fu_122_p2                  |     +    |      0|  0|  12|          12|           1|
    |ap_predicate_op29_read_state1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  30|          27|           6|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |bidirectional_counter_count_V_o  |  21|          4|   12|         48|
    |counter_out_o                    |  21|          4|   12|         48|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  42|          8|   24|         96|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                  |  in |    1| ap_ctrl_hs | bidirectional_counter::mode_choice | return value |
|ap_rst                                  |  in |    1| ap_ctrl_hs | bidirectional_counter::mode_choice | return value |
|reset                                   |  in |    1|   ap_none  |                reset               |    pointer   |
|enable                                  |  in |    1|   ap_none  |               enable               |    pointer   |
|mode                                    |  in |    1|   ap_none  |                mode                |    pointer   |
|counter_out_i                           |  in |   12|   ap_vld   |             counter_out            |    pointer   |
|counter_out_o                           | out |   12|   ap_vld   |             counter_out            |    pointer   |
|counter_out_i_ap_vld                    |  in |    1|   ap_vld   |             counter_out            |    pointer   |
|counter_out_o_ap_vld                    | out |    1|   ap_vld   |             counter_out            |    pointer   |
|bidirectional_counter_count_V_i         |  in |   12|   ap_ovld  |    bidirectional_counter_count_V   |    pointer   |
|bidirectional_counter_count_V_o         | out |   12|   ap_ovld  |    bidirectional_counter_count_V   |    pointer   |
|bidirectional_counter_count_V_o_ap_vld  | out |    1|   ap_ovld  |    bidirectional_counter_count_V   |    pointer   |
+----------------------------------------+-----+-----+------------+------------------------------------+--------------+

