# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name image_diff_posterize_rowA_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_0 \
    op interface \
    ports { image_diff_posterize_rowA_0_address0 { O 5 vector } image_diff_posterize_rowA_0_ce0 { O 1 bit } image_diff_posterize_rowA_0_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name image_diff_posterize_rowA_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_1 \
    op interface \
    ports { image_diff_posterize_rowA_1_address0 { O 5 vector } image_diff_posterize_rowA_1_ce0 { O 1 bit } image_diff_posterize_rowA_1_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name image_diff_posterize_rowA_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_2 \
    op interface \
    ports { image_diff_posterize_rowA_2_address0 { O 5 vector } image_diff_posterize_rowA_2_ce0 { O 1 bit } image_diff_posterize_rowA_2_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name image_diff_posterize_rowA_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_3 \
    op interface \
    ports { image_diff_posterize_rowA_3_address0 { O 5 vector } image_diff_posterize_rowA_3_ce0 { O 1 bit } image_diff_posterize_rowA_3_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name image_diff_posterize_rowA_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_4 \
    op interface \
    ports { image_diff_posterize_rowA_4_address0 { O 5 vector } image_diff_posterize_rowA_4_ce0 { O 1 bit } image_diff_posterize_rowA_4_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name image_diff_posterize_rowA_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_5 \
    op interface \
    ports { image_diff_posterize_rowA_5_address0 { O 5 vector } image_diff_posterize_rowA_5_ce0 { O 1 bit } image_diff_posterize_rowA_5_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name image_diff_posterize_rowA_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_6 \
    op interface \
    ports { image_diff_posterize_rowA_6_address0 { O 5 vector } image_diff_posterize_rowA_6_ce0 { O 1 bit } image_diff_posterize_rowA_6_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name image_diff_posterize_rowA_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowA_7 \
    op interface \
    ports { image_diff_posterize_rowA_7_address0 { O 5 vector } image_diff_posterize_rowA_7_ce0 { O 1 bit } image_diff_posterize_rowA_7_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowA_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name image_diff_posterize_rowB_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_0 \
    op interface \
    ports { image_diff_posterize_rowB_0_address0 { O 5 vector } image_diff_posterize_rowB_0_ce0 { O 1 bit } image_diff_posterize_rowB_0_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name image_diff_posterize_rowB_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_1 \
    op interface \
    ports { image_diff_posterize_rowB_1_address0 { O 5 vector } image_diff_posterize_rowB_1_ce0 { O 1 bit } image_diff_posterize_rowB_1_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name image_diff_posterize_rowB_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_2 \
    op interface \
    ports { image_diff_posterize_rowB_2_address0 { O 5 vector } image_diff_posterize_rowB_2_ce0 { O 1 bit } image_diff_posterize_rowB_2_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name image_diff_posterize_rowB_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_3 \
    op interface \
    ports { image_diff_posterize_rowB_3_address0 { O 5 vector } image_diff_posterize_rowB_3_ce0 { O 1 bit } image_diff_posterize_rowB_3_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name image_diff_posterize_rowB_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_4 \
    op interface \
    ports { image_diff_posterize_rowB_4_address0 { O 5 vector } image_diff_posterize_rowB_4_ce0 { O 1 bit } image_diff_posterize_rowB_4_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name image_diff_posterize_rowB_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_5 \
    op interface \
    ports { image_diff_posterize_rowB_5_address0 { O 5 vector } image_diff_posterize_rowB_5_ce0 { O 1 bit } image_diff_posterize_rowB_5_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name image_diff_posterize_rowB_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_6 \
    op interface \
    ports { image_diff_posterize_rowB_6_address0 { O 5 vector } image_diff_posterize_rowB_6_ce0 { O 1 bit } image_diff_posterize_rowB_6_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name image_diff_posterize_rowB_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename image_diff_posterize_rowB_7 \
    op interface \
    ports { image_diff_posterize_rowB_7_address0 { O 5 vector } image_diff_posterize_rowB_7_ce0 { O 1 bit } image_diff_posterize_rowB_7_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowB_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name image_diff_posterize_rowC_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_0 \
    op interface \
    ports { image_diff_posterize_rowC_0_address0 { O 5 vector } image_diff_posterize_rowC_0_ce0 { O 1 bit } image_diff_posterize_rowC_0_we0 { O 1 bit } image_diff_posterize_rowC_0_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name image_diff_posterize_rowC_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_1 \
    op interface \
    ports { image_diff_posterize_rowC_1_address0 { O 5 vector } image_diff_posterize_rowC_1_ce0 { O 1 bit } image_diff_posterize_rowC_1_we0 { O 1 bit } image_diff_posterize_rowC_1_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name image_diff_posterize_rowC_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_2 \
    op interface \
    ports { image_diff_posterize_rowC_2_address0 { O 5 vector } image_diff_posterize_rowC_2_ce0 { O 1 bit } image_diff_posterize_rowC_2_we0 { O 1 bit } image_diff_posterize_rowC_2_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name image_diff_posterize_rowC_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_3 \
    op interface \
    ports { image_diff_posterize_rowC_3_address0 { O 5 vector } image_diff_posterize_rowC_3_ce0 { O 1 bit } image_diff_posterize_rowC_3_we0 { O 1 bit } image_diff_posterize_rowC_3_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name image_diff_posterize_rowC_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_4 \
    op interface \
    ports { image_diff_posterize_rowC_4_address0 { O 5 vector } image_diff_posterize_rowC_4_ce0 { O 1 bit } image_diff_posterize_rowC_4_we0 { O 1 bit } image_diff_posterize_rowC_4_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name image_diff_posterize_rowC_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_5 \
    op interface \
    ports { image_diff_posterize_rowC_5_address0 { O 5 vector } image_diff_posterize_rowC_5_ce0 { O 1 bit } image_diff_posterize_rowC_5_we0 { O 1 bit } image_diff_posterize_rowC_5_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name image_diff_posterize_rowC_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_6 \
    op interface \
    ports { image_diff_posterize_rowC_6_address0 { O 5 vector } image_diff_posterize_rowC_6_ce0 { O 1 bit } image_diff_posterize_rowC_6_we0 { O 1 bit } image_diff_posterize_rowC_6_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name image_diff_posterize_rowC_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename image_diff_posterize_rowC_7 \
    op interface \
    ports { image_diff_posterize_rowC_7_address0 { O 5 vector } image_diff_posterize_rowC_7_ce0 { O 1 bit } image_diff_posterize_rowC_7_we0 { O 1 bit } image_diff_posterize_rowC_7_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'image_diff_posterize_rowC_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName image_diff_posterize_flow_control_loop_pipe_U
set CompName image_diff_posterize_flow_control_loop_pipe
set name flow_control_loop_pipe
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix image_diff_posterize_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


