INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_016/project_1/project_1.srcs/sources_1/new/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_016/project_1/project_1.srcs/sim_1/new/cla_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_tb
