{"sha": "d85f364c76ffb97e21b46281a356aeb378228d32", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDg1ZjM2NGM3NmZmYjk3ZTIxYjQ2MjgxYTM1NmFlYjM3ODIyOGQzMg==", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.vnet.ibm.com", "date": "2014-02-05T23:54:57Z"}, "committer": {"name": "William Schmidt", "email": "wschmidt@gcc.gnu.org", "date": "2014-02-05T23:54:57Z"}, "message": "rs6000.c (altivec_expand_vec_perm_const): Change CODE_FOR_altivec_vpku[hw]um to CODE_FOR_altivec_vpku[hw]um_direct.\n\n2014-02-05  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n\n\t* config/rs6000/rs6000.c (altivec_expand_vec_perm_const): Change\n\tCODE_FOR_altivec_vpku[hw]um to\n\tCODE_FOR_altivec_vpku[hw]um_direct.\n\t* config/rs6000/altivec.md (vec_unpacks_hi_<VP_small_lc>): Change\n\tUNSPEC_VUNPACK_HI_SIGN to UNSPEC_VUNPACK_HI_SIGN_DIRECT.\n\t(vec_unpacks_lo_<VP_small_lc>): Change UNSPEC_VUNPACK_LO_SIGN to\n\tUNSPEC_VUNPACK_LO_SIGN_DIRECT.\n\nFrom-SVN: r207525", "tree": {"sha": "df728f693888e7d2fa3c169331d7445ff71595d9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/df728f693888e7d2fa3c169331d7445ff71595d9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d85f364c76ffb97e21b46281a356aeb378228d32", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d85f364c76ffb97e21b46281a356aeb378228d32", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d85f364c76ffb97e21b46281a356aeb378228d32", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d85f364c76ffb97e21b46281a356aeb378228d32/comments", "author": {"login": "wschmidt-ibm", "id": 5520937, "node_id": "MDQ6VXNlcjU1MjA5Mzc=", "avatar_url": "https://avatars.githubusercontent.com/u/5520937?v=4", "gravatar_id": "", "url": "https://api.github.com/users/wschmidt-ibm", "html_url": "https://github.com/wschmidt-ibm", "followers_url": "https://api.github.com/users/wschmidt-ibm/followers", "following_url": "https://api.github.com/users/wschmidt-ibm/following{/other_user}", "gists_url": "https://api.github.com/users/wschmidt-ibm/gists{/gist_id}", "starred_url": "https://api.github.com/users/wschmidt-ibm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/wschmidt-ibm/subscriptions", "organizations_url": "https://api.github.com/users/wschmidt-ibm/orgs", "repos_url": "https://api.github.com/users/wschmidt-ibm/repos", "events_url": "https://api.github.com/users/wschmidt-ibm/events{/privacy}", "received_events_url": "https://api.github.com/users/wschmidt-ibm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "7ec4847ad4718e70f20099a43ab79ffc6dc2a758", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7ec4847ad4718e70f20099a43ab79ffc6dc2a758", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7ec4847ad4718e70f20099a43ab79ffc6dc2a758"}], "stats": {"total": 22, "additions": 16, "deletions": 6}, "files": [{"sha": "2dbab7292adce42382371c293e08fa301c596f76", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d85f364c76ffb97e21b46281a356aeb378228d32/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d85f364c76ffb97e21b46281a356aeb378228d32/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d85f364c76ffb97e21b46281a356aeb378228d32", "patch": "@@ -1,3 +1,13 @@\n+2014-02-05  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n+\n+\t* config/rs6000/rs6000.c (altivec_expand_vec_perm_const): Change\n+\tCODE_FOR_altivec_vpku[hw]um to\n+\tCODE_FOR_altivec_vpku[hw]um_direct.\n+\t* config/rs6000/altivec.md (vec_unpacks_hi_<VP_small_lc>): Change\n+\tUNSPEC_VUNPACK_HI_SIGN to UNSPEC_VUNPACK_HI_SIGN_DIRECT.\n+\t(vec_unpacks_lo_<VP_small_lc>): Change UNSPEC_VUNPACK_LO_SIGN to\n+\tUNSPEC_VUNPACK_LO_SIGN_DIRECT.\n+\n 2014-02-05  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n \n \t* config/rs6000/altivec.md (altivec_vsum2sws): Adjust code"}, {"sha": "af6766ba4675ef5e4160695faafab42956fab3d7", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d85f364c76ffb97e21b46281a356aeb378228d32/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d85f364c76ffb97e21b46281a356aeb378228d32/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=d85f364c76ffb97e21b46281a356aeb378228d32", "patch": "@@ -2566,14 +2566,14 @@\n (define_expand \"vec_unpacks_hi_<VP_small_lc>\"\n   [(set (match_operand:VP 0 \"register_operand\" \"=v\")\n         (unspec:VP [(match_operand:<VP_small> 1 \"register_operand\" \"v\")]\n-\t\t   UNSPEC_VUNPACK_HI_SIGN))]\n+\t\t   UNSPEC_VUNPACK_HI_SIGN_DIRECT))]\n   \"<VI_unit>\"\n   \"\")\n \n (define_expand \"vec_unpacks_lo_<VP_small_lc>\"\n   [(set (match_operand:VP 0 \"register_operand\" \"=v\")\n         (unspec:VP [(match_operand:<VP_small> 1 \"register_operand\" \"v\")]\n-\t\t   UNSPEC_VUNPACK_LO_SIGN))]\n+\t\t   UNSPEC_VUNPACK_LO_SIGN_DIRECT))]\n   \"<VI_unit>\"\n   \"\")\n "}, {"sha": "fd45bd16ea23407f205a1c8c9cec7b6aba7b720b", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d85f364c76ffb97e21b46281a356aeb378228d32/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d85f364c76ffb97e21b46281a356aeb378228d32/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=d85f364c76ffb97e21b46281a356aeb378228d32", "patch": "@@ -29888,9 +29888,9 @@ altivec_expand_vec_perm_const (rtx operands[4])\n     unsigned char perm[16];\n   };\n   static const struct altivec_perm_insn patterns[] = {\n-    { OPTION_MASK_ALTIVEC, CODE_FOR_altivec_vpkuhum,\n+    { OPTION_MASK_ALTIVEC, CODE_FOR_altivec_vpkuhum_direct,\n       {  1,  3,  5,  7,  9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31 } },\n-    { OPTION_MASK_ALTIVEC, CODE_FOR_altivec_vpkuwum,\n+    { OPTION_MASK_ALTIVEC, CODE_FOR_altivec_vpkuwum_direct,\n       {  2,  3,  6,  7, 10, 11, 14, 15, 18, 19, 22, 23, 26, 27, 30, 31 } },\n     { OPTION_MASK_ALTIVEC, \n       (BYTES_BIG_ENDIAN ? CODE_FOR_altivec_vmrghb_direct\n@@ -30055,14 +30055,14 @@ altivec_expand_vec_perm_const (rtx operands[4])\n \t     halfwords (BE numbering) when the even halfwords (LE\n \t     numbering) are what we need.  */\n \t  if (!BYTES_BIG_ENDIAN\n-\t      && icode == CODE_FOR_altivec_vpkuwum\n+\t      && icode == CODE_FOR_altivec_vpkuwum_direct\n \t      && ((GET_CODE (op0) == REG\n \t\t   && GET_MODE (op0) != V4SImode)\n \t\t  || (GET_CODE (op0) == SUBREG\n \t\t      && GET_MODE (XEXP (op0, 0)) != V4SImode)))\n \t    continue;\n \t  if (!BYTES_BIG_ENDIAN\n-\t      && icode == CODE_FOR_altivec_vpkuhum\n+\t      && icode == CODE_FOR_altivec_vpkuhum_direct\n \t      && ((GET_CODE (op0) == REG\n \t\t   && GET_MODE (op0) != V8HImode)\n \t\t  || (GET_CODE (op0) == SUBREG"}]}