verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/tdc_rom_13.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/serial_tx2_11.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/serial_rx_10.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/FIFO_12.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/tdc_spi_master_5.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/tdc_control_4.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/my_clk_9.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/my_clk_8.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/mems_spi_7.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/mems_rom_3.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/mems_control_6.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/main_control_1.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/fifo_manager_2.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_17_100x10/work/planAhead/FEB_17_100x10/FEB_17_100x10.srcs/sources_1/imports/verilog/mojo_top_0.v"
