#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a90140 .scope module, "pc" "pc" 2 1;
 .timescale -9 -9;
v0x1a22a50_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1ac7c00_0 .var "currPC", 31 0;
v0x1ac7ca0_0 .net "nextPC", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
E_0x1a92520 .event posedge, v0x1a22a50_0;
S_0x1a6f110 .scope module, "test" "test" 3 1;
 .timescale -9 -9;
v0x1ad70c0_0 .var "clk", 0 0;
S_0x1ac7d40 .scope module, "cpu" "cpu" 3 4, 4 2, S_0x1a6f110;
 .timescale -9 -9;
L_0x1ad69f0 .functor AND 1, v0x1ad04b0_0, L_0x1ae5ca0, C4<1>, C4<1>;
L_0x1ae61c0 .functor AND 1, v0x1ad04b0_0, L_0x1ae6120, C4<1>, C4<1>;
v0x1ad3b90_0 .net "ALUControlD", 2 0, v0x1ad0430_0; 1 drivers
v0x1ad3c60_0 .net "ALUControlE", 2 0, v0x1acd100_0; 1 drivers
v0x1ad3d30_0 .net "ALUOutE", 31 0, v0x1acbd00_0; 1 drivers
v0x1ad3e00_0 .net "ALUOutM", 31 0, v0x1acaf30_0; 1 drivers
v0x1ad3e80_0 .net "ALUOutW", 31 0, v0x1ac96c0_0; 1 drivers
v0x1ad3f50_0 .net "ALUSrcD", 0 0, v0x1ad0390_0; 1 drivers
v0x1ad4060_0 .net "ALUSrcE", 0 0, v0x1acd310_0; 1 drivers
v0x1ad4130_0 .net "BranchD", 0 0, v0x1ad04b0_0; 1 drivers
v0x1ad4200_0 .net "EqualD1", 31 0, v0x1acf570_0; 1 drivers
v0x1ad4280_0 .net "EqualD2", 31 0, v0x1acf1a0_0; 1 drivers
v0x1ad4360_0 .net "FlushE", 0 0, v0x1ac80c0_0; 1 drivers
v0x1ad43e0_0 .net "ForwardAD", 0 0, v0x1ac8160_0; 1 drivers
v0x1ad4520_0 .net "ForwardAE", 1 0, v0x1ac8200_0; 1 drivers
v0x1ad45f0_0 .net "ForwardBD", 0 0, v0x1ac82b0_0; 1 drivers
v0x1ad4740_0 .net "ForwardBE", 1 0, v0x1ac8350_0; 1 drivers
v0x1ad4810_0 .net "Jump", 0 0, v0x1ad0580_0; 1 drivers
v0x1ad4670_0 .net "MemRead", 0 0, v0x1ad0600_0; 1 drivers
v0x1ad4970_0 .net "MemWriteD", 0 0, v0x1ad0700_0; 1 drivers
v0x1ad4a90_0 .net "MemWriteE", 0 0, v0x1acd870_0; 1 drivers
v0x1ad4b60_0 .net "MemWriteM", 0 0, v0x1acb370_0; 1 drivers
v0x1ad4c90_0 .net "MemtoRegD", 0 0, v0x1ad0680_0; 1 drivers
v0x1ad4d10_0 .net "MemtoRegE", 0 0, v0x1acd6f0_0; 1 drivers
v0x1ad4be0_0 .net "MemtoRegM", 0 0, v0x1acb1a0_0; 1 drivers
v0x1ad4e50_0 .net "MemtoRegW", 0 0, v0x1ac9980_0; 1 drivers
v0x1ad4fa0_0 .net "PC", 31 0, v0x1ad3a30_0; 1 drivers
v0x1ad5020_0 .net "PCBranchD", 31 0, v0x1acebd0_0; 1 drivers
v0x1ad4f20_0 .net "PCF", 31 0, v0x1ad3640_0; 1 drivers
v0x1ad51d0_0 .net "PCPlus4D", 31 0, v0x1ad1060_0; 1 drivers
v0x1ad50f0_0 .net "PCPlus4F", 31 0, v0x1ad14b0_0; 1 drivers
v0x1ad5340_0 .net "RD1_D", 31 0, v0x1acf920_0; 1 drivers
v0x1ad5250_0 .net "RD1_E", 31 0, v0x1acd970_0; 1 drivers
v0x1ad54c0_0 .net "RD2_D", 31 0, v0x1acf9c0_0; 1 drivers
v0x1ad53c0_0 .net "RD2_E", 31 0, v0x1acdd60_0; 1 drivers
v0x1ad5650_0 .net "RdD", 4 0, L_0x1ae59e0; 1 drivers
v0x1ad5540_0 .net "RdE", 4 0, v0x1acda90_0; 1 drivers
v0x1ad57f0_0 .net "ReadDataM", 31 0, L_0x1ae75c0; 1 drivers
v0x1ad5720_0 .net "ReadDataW", 31 0, v0x1ac9b30_0; 1 drivers
v0x1ad59a0_0 .net "RegDstD", 0 0, v0x1ad0780_0; 1 drivers
v0x1ad58c0_0 .net "RegDstE", 0 0, v0x1acdf10_0; 1 drivers
v0x1ad5b60_0 .net "RegWriteD", 0 0, v0x1ad0880_0; 1 drivers
v0x1ad5a70_0 .net "RegWriteE", 0 0, v0x1ace280_0; 1 drivers
v0x1ad5d30_0 .net "RegWriteM", 0 0, v0x1acb560_0; 1 drivers
v0x1ad5be0_0 .net "RegWriteW", 0 0, v0x1ac9ce0_0; 1 drivers
v0x1ad5c60_0 .net "ResultW", 31 0, v0x1ac9410_0; 1 drivers
v0x1ad5fb0_0 .net "RsD", 4 0, L_0x1ae5ad0; 1 drivers
v0x1ad6030_0 .net "RsE", 4 0, v0x1ace300_0; 1 drivers
v0x1ad5db0_0 .net "RtD", 4 0, L_0x1ae5c00; 1 drivers
v0x1ad5e80_0 .net "RtE", 4 0, v0x1ace700_0; 1 drivers
v0x1ad6240_0 .net "SignImmD", 31 0, v0x1acecd0_0; 1 drivers
v0x1ad62c0_0 .net "SignImmE", 31 0, v0x1ace780_0; 1 drivers
v0x1ad6100_0 .net "SrcAE", 31 0, v0x1accb60_0; 1 drivers
v0x1ad64e0_0 .net "SrcBE", 31 0, v0x1acc190_0; 1 drivers
v0x1ad6340_0 .net "StallD", 0 0, v0x1ac8b70_0; 1 drivers
v0x1ad6410_0 .net "StallF", 0 0, v0x1ac8a30_0; 1 drivers
v0x1ad6720_0 .net "Std_Out", 31 0, L_0x1acb930; 1 drivers
v0x1ad67f0_0 .net "Std_Out_Address", 31 0, v0x1acff60_0; 1 drivers
v0x1ad65b0_0 .net "Syscall_Info", 31 0, v0x1ad0080_0; 1 drivers
v0x1ad6680_0 .net "WriteDataE", 31 0, v0x1acc630_0; 1 drivers
v0x1ad6a50_0 .net "WriteDataM", 31 0, v0x1acb6e0_0; 1 drivers
v0x1ad6b20_0 .net "WriteRegE", 4 0, v0x1accf10_0; 1 drivers
v0x1ad6870_0 .net "WriteRegM", 4 0, v0x1acb760_0; 1 drivers
v0x1ad68f0_0 .net "WriteRegW", 4 0, v0x1ac9ec0_0; 1 drivers
v0x1ad6970_0 .net *"_s12", 0 0, L_0x1ae6120; 1 drivers
v0x1ad6da0_0 .net *"_s6", 0 0, L_0x1ae5ca0; 1 drivers
v0x1ad6ba0_0 .net "clk", 0 0, v0x1ad70c0_0; 1 drivers
v0x1acf890_0 .net "instrD", 31 0, v0x1ad0f00_0; 1 drivers
v0x1ad7040_0 .net "instrF", 31 0, v0x1ad32b0_0; 1 drivers
L_0x1ae59e0 .part v0x1ad0f00_0, 11, 5;
L_0x1ae5ad0 .part v0x1ad0f00_0, 21, 5;
L_0x1ae5c00 .part v0x1ad0f00_0, 16, 5;
L_0x1ae5ca0 .cmp/eq 32, v0x1acf570_0, v0x1acf1a0_0;
L_0x1ae5f30 .part v0x1ad3640_0, 2, 30;
L_0x1ae6120 .cmp/eq 32, v0x1acf570_0, v0x1acf1a0_0;
L_0x1ae66b0 .part v0x1ad0f00_0, 21, 5;
L_0x1ae6750 .part v0x1ad0f00_0, 16, 5;
L_0x1ae67f0 .part v0x1ad0f00_0, 0, 16;
S_0x1ad37a0 .scope module, "mux_if" "mux_ini" 4 86, 5 9, S_0x1ac7d40;
 .timescale -9 -9;
v0x1ad38c0_0 .alias "in1", 31 0, v0x1ad50f0_0;
v0x1ad39b0_0 .alias "in2", 31 0, v0x1ad5020_0;
v0x1ad3a30_0 .var "out", 31 0;
v0x1ad3ae0_0 .net "select", 0 0, L_0x1ad69f0; 1 drivers
E_0x1ad3890 .event edge, v0x1ad3ae0_0, v0x1ad1160_0, v0x1acebd0_0;
S_0x1ad3360 .scope module, "if_reg" "if_reg" 4 90, 6 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1ad3450_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1ad34f0_0 .alias "pcadd", 31 0, v0x1ad4fa0_0;
v0x1ad3590_0 .alias "pcfetch", 31 0, v0x1ad4f20_0;
v0x1ad3640_0 .var "pcreg", 31 0;
v0x1ad36f0_0 .alias "stallf", 0 0, v0x1ad6410_0;
S_0x1ad1560 .scope module, "im" "inst_memory" 4 94, 7 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1ad1b20_0 .alias "memout", 31 0, v0x1ad7040_0;
v0x1ad1ba0 .array "mymem", 1048720 1048576, 31 0;
v0x1ad3210_0 .net "read_addr", 29 0, L_0x1ae5f30; 1 drivers
v0x1ad32b0_0 .var "regout", 31 0;
v0x1ad1ba0_0 .array/port v0x1ad1ba0, 0;
v0x1ad1ba0_1 .array/port v0x1ad1ba0, 1;
v0x1ad1ba0_2 .array/port v0x1ad1ba0, 2;
E_0x1ad1650/0 .event edge, v0x1ad3210_0, v0x1ad1ba0_0, v0x1ad1ba0_1, v0x1ad1ba0_2;
v0x1ad1ba0_3 .array/port v0x1ad1ba0, 3;
v0x1ad1ba0_4 .array/port v0x1ad1ba0, 4;
v0x1ad1ba0_5 .array/port v0x1ad1ba0, 5;
v0x1ad1ba0_6 .array/port v0x1ad1ba0, 6;
E_0x1ad1650/1 .event edge, v0x1ad1ba0_3, v0x1ad1ba0_4, v0x1ad1ba0_5, v0x1ad1ba0_6;
v0x1ad1ba0_7 .array/port v0x1ad1ba0, 7;
v0x1ad1ba0_8 .array/port v0x1ad1ba0, 8;
v0x1ad1ba0_9 .array/port v0x1ad1ba0, 9;
v0x1ad1ba0_10 .array/port v0x1ad1ba0, 10;
E_0x1ad1650/2 .event edge, v0x1ad1ba0_7, v0x1ad1ba0_8, v0x1ad1ba0_9, v0x1ad1ba0_10;
v0x1ad1ba0_11 .array/port v0x1ad1ba0, 11;
v0x1ad1ba0_12 .array/port v0x1ad1ba0, 12;
v0x1ad1ba0_13 .array/port v0x1ad1ba0, 13;
v0x1ad1ba0_14 .array/port v0x1ad1ba0, 14;
E_0x1ad1650/3 .event edge, v0x1ad1ba0_11, v0x1ad1ba0_12, v0x1ad1ba0_13, v0x1ad1ba0_14;
v0x1ad1ba0_15 .array/port v0x1ad1ba0, 15;
v0x1ad1ba0_16 .array/port v0x1ad1ba0, 16;
v0x1ad1ba0_17 .array/port v0x1ad1ba0, 17;
v0x1ad1ba0_18 .array/port v0x1ad1ba0, 18;
E_0x1ad1650/4 .event edge, v0x1ad1ba0_15, v0x1ad1ba0_16, v0x1ad1ba0_17, v0x1ad1ba0_18;
v0x1ad1ba0_19 .array/port v0x1ad1ba0, 19;
v0x1ad1ba0_20 .array/port v0x1ad1ba0, 20;
v0x1ad1ba0_21 .array/port v0x1ad1ba0, 21;
v0x1ad1ba0_22 .array/port v0x1ad1ba0, 22;
E_0x1ad1650/5 .event edge, v0x1ad1ba0_19, v0x1ad1ba0_20, v0x1ad1ba0_21, v0x1ad1ba0_22;
v0x1ad1ba0_23 .array/port v0x1ad1ba0, 23;
v0x1ad1ba0_24 .array/port v0x1ad1ba0, 24;
v0x1ad1ba0_25 .array/port v0x1ad1ba0, 25;
v0x1ad1ba0_26 .array/port v0x1ad1ba0, 26;
E_0x1ad1650/6 .event edge, v0x1ad1ba0_23, v0x1ad1ba0_24, v0x1ad1ba0_25, v0x1ad1ba0_26;
v0x1ad1ba0_27 .array/port v0x1ad1ba0, 27;
v0x1ad1ba0_28 .array/port v0x1ad1ba0, 28;
v0x1ad1ba0_29 .array/port v0x1ad1ba0, 29;
v0x1ad1ba0_30 .array/port v0x1ad1ba0, 30;
E_0x1ad1650/7 .event edge, v0x1ad1ba0_27, v0x1ad1ba0_28, v0x1ad1ba0_29, v0x1ad1ba0_30;
v0x1ad1ba0_31 .array/port v0x1ad1ba0, 31;
v0x1ad1ba0_32 .array/port v0x1ad1ba0, 32;
v0x1ad1ba0_33 .array/port v0x1ad1ba0, 33;
v0x1ad1ba0_34 .array/port v0x1ad1ba0, 34;
E_0x1ad1650/8 .event edge, v0x1ad1ba0_31, v0x1ad1ba0_32, v0x1ad1ba0_33, v0x1ad1ba0_34;
v0x1ad1ba0_35 .array/port v0x1ad1ba0, 35;
v0x1ad1ba0_36 .array/port v0x1ad1ba0, 36;
v0x1ad1ba0_37 .array/port v0x1ad1ba0, 37;
v0x1ad1ba0_38 .array/port v0x1ad1ba0, 38;
E_0x1ad1650/9 .event edge, v0x1ad1ba0_35, v0x1ad1ba0_36, v0x1ad1ba0_37, v0x1ad1ba0_38;
v0x1ad1ba0_39 .array/port v0x1ad1ba0, 39;
v0x1ad1ba0_40 .array/port v0x1ad1ba0, 40;
v0x1ad1ba0_41 .array/port v0x1ad1ba0, 41;
v0x1ad1ba0_42 .array/port v0x1ad1ba0, 42;
E_0x1ad1650/10 .event edge, v0x1ad1ba0_39, v0x1ad1ba0_40, v0x1ad1ba0_41, v0x1ad1ba0_42;
v0x1ad1ba0_43 .array/port v0x1ad1ba0, 43;
v0x1ad1ba0_44 .array/port v0x1ad1ba0, 44;
v0x1ad1ba0_45 .array/port v0x1ad1ba0, 45;
v0x1ad1ba0_46 .array/port v0x1ad1ba0, 46;
E_0x1ad1650/11 .event edge, v0x1ad1ba0_43, v0x1ad1ba0_44, v0x1ad1ba0_45, v0x1ad1ba0_46;
v0x1ad1ba0_47 .array/port v0x1ad1ba0, 47;
v0x1ad1ba0_48 .array/port v0x1ad1ba0, 48;
v0x1ad1ba0_49 .array/port v0x1ad1ba0, 49;
v0x1ad1ba0_50 .array/port v0x1ad1ba0, 50;
E_0x1ad1650/12 .event edge, v0x1ad1ba0_47, v0x1ad1ba0_48, v0x1ad1ba0_49, v0x1ad1ba0_50;
v0x1ad1ba0_51 .array/port v0x1ad1ba0, 51;
v0x1ad1ba0_52 .array/port v0x1ad1ba0, 52;
v0x1ad1ba0_53 .array/port v0x1ad1ba0, 53;
v0x1ad1ba0_54 .array/port v0x1ad1ba0, 54;
E_0x1ad1650/13 .event edge, v0x1ad1ba0_51, v0x1ad1ba0_52, v0x1ad1ba0_53, v0x1ad1ba0_54;
v0x1ad1ba0_55 .array/port v0x1ad1ba0, 55;
v0x1ad1ba0_56 .array/port v0x1ad1ba0, 56;
v0x1ad1ba0_57 .array/port v0x1ad1ba0, 57;
v0x1ad1ba0_58 .array/port v0x1ad1ba0, 58;
E_0x1ad1650/14 .event edge, v0x1ad1ba0_55, v0x1ad1ba0_56, v0x1ad1ba0_57, v0x1ad1ba0_58;
v0x1ad1ba0_59 .array/port v0x1ad1ba0, 59;
v0x1ad1ba0_60 .array/port v0x1ad1ba0, 60;
v0x1ad1ba0_61 .array/port v0x1ad1ba0, 61;
v0x1ad1ba0_62 .array/port v0x1ad1ba0, 62;
E_0x1ad1650/15 .event edge, v0x1ad1ba0_59, v0x1ad1ba0_60, v0x1ad1ba0_61, v0x1ad1ba0_62;
v0x1ad1ba0_63 .array/port v0x1ad1ba0, 63;
v0x1ad1ba0_64 .array/port v0x1ad1ba0, 64;
v0x1ad1ba0_65 .array/port v0x1ad1ba0, 65;
v0x1ad1ba0_66 .array/port v0x1ad1ba0, 66;
E_0x1ad1650/16 .event edge, v0x1ad1ba0_63, v0x1ad1ba0_64, v0x1ad1ba0_65, v0x1ad1ba0_66;
v0x1ad1ba0_67 .array/port v0x1ad1ba0, 67;
v0x1ad1ba0_68 .array/port v0x1ad1ba0, 68;
v0x1ad1ba0_69 .array/port v0x1ad1ba0, 69;
v0x1ad1ba0_70 .array/port v0x1ad1ba0, 70;
E_0x1ad1650/17 .event edge, v0x1ad1ba0_67, v0x1ad1ba0_68, v0x1ad1ba0_69, v0x1ad1ba0_70;
v0x1ad1ba0_71 .array/port v0x1ad1ba0, 71;
v0x1ad1ba0_72 .array/port v0x1ad1ba0, 72;
v0x1ad1ba0_73 .array/port v0x1ad1ba0, 73;
v0x1ad1ba0_74 .array/port v0x1ad1ba0, 74;
E_0x1ad1650/18 .event edge, v0x1ad1ba0_71, v0x1ad1ba0_72, v0x1ad1ba0_73, v0x1ad1ba0_74;
v0x1ad1ba0_75 .array/port v0x1ad1ba0, 75;
v0x1ad1ba0_76 .array/port v0x1ad1ba0, 76;
v0x1ad1ba0_77 .array/port v0x1ad1ba0, 77;
v0x1ad1ba0_78 .array/port v0x1ad1ba0, 78;
E_0x1ad1650/19 .event edge, v0x1ad1ba0_75, v0x1ad1ba0_76, v0x1ad1ba0_77, v0x1ad1ba0_78;
v0x1ad1ba0_79 .array/port v0x1ad1ba0, 79;
v0x1ad1ba0_80 .array/port v0x1ad1ba0, 80;
v0x1ad1ba0_81 .array/port v0x1ad1ba0, 81;
v0x1ad1ba0_82 .array/port v0x1ad1ba0, 82;
E_0x1ad1650/20 .event edge, v0x1ad1ba0_79, v0x1ad1ba0_80, v0x1ad1ba0_81, v0x1ad1ba0_82;
v0x1ad1ba0_83 .array/port v0x1ad1ba0, 83;
v0x1ad1ba0_84 .array/port v0x1ad1ba0, 84;
v0x1ad1ba0_85 .array/port v0x1ad1ba0, 85;
v0x1ad1ba0_86 .array/port v0x1ad1ba0, 86;
E_0x1ad1650/21 .event edge, v0x1ad1ba0_83, v0x1ad1ba0_84, v0x1ad1ba0_85, v0x1ad1ba0_86;
v0x1ad1ba0_87 .array/port v0x1ad1ba0, 87;
v0x1ad1ba0_88 .array/port v0x1ad1ba0, 88;
v0x1ad1ba0_89 .array/port v0x1ad1ba0, 89;
v0x1ad1ba0_90 .array/port v0x1ad1ba0, 90;
E_0x1ad1650/22 .event edge, v0x1ad1ba0_87, v0x1ad1ba0_88, v0x1ad1ba0_89, v0x1ad1ba0_90;
v0x1ad1ba0_91 .array/port v0x1ad1ba0, 91;
v0x1ad1ba0_92 .array/port v0x1ad1ba0, 92;
v0x1ad1ba0_93 .array/port v0x1ad1ba0, 93;
v0x1ad1ba0_94 .array/port v0x1ad1ba0, 94;
E_0x1ad1650/23 .event edge, v0x1ad1ba0_91, v0x1ad1ba0_92, v0x1ad1ba0_93, v0x1ad1ba0_94;
v0x1ad1ba0_95 .array/port v0x1ad1ba0, 95;
v0x1ad1ba0_96 .array/port v0x1ad1ba0, 96;
v0x1ad1ba0_97 .array/port v0x1ad1ba0, 97;
v0x1ad1ba0_98 .array/port v0x1ad1ba0, 98;
E_0x1ad1650/24 .event edge, v0x1ad1ba0_95, v0x1ad1ba0_96, v0x1ad1ba0_97, v0x1ad1ba0_98;
v0x1ad1ba0_99 .array/port v0x1ad1ba0, 99;
v0x1ad1ba0_100 .array/port v0x1ad1ba0, 100;
v0x1ad1ba0_101 .array/port v0x1ad1ba0, 101;
v0x1ad1ba0_102 .array/port v0x1ad1ba0, 102;
E_0x1ad1650/25 .event edge, v0x1ad1ba0_99, v0x1ad1ba0_100, v0x1ad1ba0_101, v0x1ad1ba0_102;
v0x1ad1ba0_103 .array/port v0x1ad1ba0, 103;
v0x1ad1ba0_104 .array/port v0x1ad1ba0, 104;
v0x1ad1ba0_105 .array/port v0x1ad1ba0, 105;
v0x1ad1ba0_106 .array/port v0x1ad1ba0, 106;
E_0x1ad1650/26 .event edge, v0x1ad1ba0_103, v0x1ad1ba0_104, v0x1ad1ba0_105, v0x1ad1ba0_106;
v0x1ad1ba0_107 .array/port v0x1ad1ba0, 107;
v0x1ad1ba0_108 .array/port v0x1ad1ba0, 108;
v0x1ad1ba0_109 .array/port v0x1ad1ba0, 109;
v0x1ad1ba0_110 .array/port v0x1ad1ba0, 110;
E_0x1ad1650/27 .event edge, v0x1ad1ba0_107, v0x1ad1ba0_108, v0x1ad1ba0_109, v0x1ad1ba0_110;
v0x1ad1ba0_111 .array/port v0x1ad1ba0, 111;
v0x1ad1ba0_112 .array/port v0x1ad1ba0, 112;
v0x1ad1ba0_113 .array/port v0x1ad1ba0, 113;
v0x1ad1ba0_114 .array/port v0x1ad1ba0, 114;
E_0x1ad1650/28 .event edge, v0x1ad1ba0_111, v0x1ad1ba0_112, v0x1ad1ba0_113, v0x1ad1ba0_114;
v0x1ad1ba0_115 .array/port v0x1ad1ba0, 115;
v0x1ad1ba0_116 .array/port v0x1ad1ba0, 116;
v0x1ad1ba0_117 .array/port v0x1ad1ba0, 117;
v0x1ad1ba0_118 .array/port v0x1ad1ba0, 118;
E_0x1ad1650/29 .event edge, v0x1ad1ba0_115, v0x1ad1ba0_116, v0x1ad1ba0_117, v0x1ad1ba0_118;
v0x1ad1ba0_119 .array/port v0x1ad1ba0, 119;
v0x1ad1ba0_120 .array/port v0x1ad1ba0, 120;
v0x1ad1ba0_121 .array/port v0x1ad1ba0, 121;
v0x1ad1ba0_122 .array/port v0x1ad1ba0, 122;
E_0x1ad1650/30 .event edge, v0x1ad1ba0_119, v0x1ad1ba0_120, v0x1ad1ba0_121, v0x1ad1ba0_122;
v0x1ad1ba0_123 .array/port v0x1ad1ba0, 123;
v0x1ad1ba0_124 .array/port v0x1ad1ba0, 124;
v0x1ad1ba0_125 .array/port v0x1ad1ba0, 125;
v0x1ad1ba0_126 .array/port v0x1ad1ba0, 126;
E_0x1ad1650/31 .event edge, v0x1ad1ba0_123, v0x1ad1ba0_124, v0x1ad1ba0_125, v0x1ad1ba0_126;
v0x1ad1ba0_127 .array/port v0x1ad1ba0, 127;
v0x1ad1ba0_128 .array/port v0x1ad1ba0, 128;
v0x1ad1ba0_129 .array/port v0x1ad1ba0, 129;
v0x1ad1ba0_130 .array/port v0x1ad1ba0, 130;
E_0x1ad1650/32 .event edge, v0x1ad1ba0_127, v0x1ad1ba0_128, v0x1ad1ba0_129, v0x1ad1ba0_130;
v0x1ad1ba0_131 .array/port v0x1ad1ba0, 131;
v0x1ad1ba0_132 .array/port v0x1ad1ba0, 132;
v0x1ad1ba0_133 .array/port v0x1ad1ba0, 133;
v0x1ad1ba0_134 .array/port v0x1ad1ba0, 134;
E_0x1ad1650/33 .event edge, v0x1ad1ba0_131, v0x1ad1ba0_132, v0x1ad1ba0_133, v0x1ad1ba0_134;
v0x1ad1ba0_135 .array/port v0x1ad1ba0, 135;
v0x1ad1ba0_136 .array/port v0x1ad1ba0, 136;
v0x1ad1ba0_137 .array/port v0x1ad1ba0, 137;
v0x1ad1ba0_138 .array/port v0x1ad1ba0, 138;
E_0x1ad1650/34 .event edge, v0x1ad1ba0_135, v0x1ad1ba0_136, v0x1ad1ba0_137, v0x1ad1ba0_138;
v0x1ad1ba0_139 .array/port v0x1ad1ba0, 139;
v0x1ad1ba0_140 .array/port v0x1ad1ba0, 140;
v0x1ad1ba0_141 .array/port v0x1ad1ba0, 141;
v0x1ad1ba0_142 .array/port v0x1ad1ba0, 142;
E_0x1ad1650/35 .event edge, v0x1ad1ba0_139, v0x1ad1ba0_140, v0x1ad1ba0_141, v0x1ad1ba0_142;
v0x1ad1ba0_143 .array/port v0x1ad1ba0, 143;
v0x1ad1ba0_144 .array/port v0x1ad1ba0, 144;
E_0x1ad1650/36 .event edge, v0x1ad1ba0_143, v0x1ad1ba0_144;
E_0x1ad1650 .event/or E_0x1ad1650/0, E_0x1ad1650/1, E_0x1ad1650/2, E_0x1ad1650/3, E_0x1ad1650/4, E_0x1ad1650/5, E_0x1ad1650/6, E_0x1ad1650/7, E_0x1ad1650/8, E_0x1ad1650/9, E_0x1ad1650/10, E_0x1ad1650/11, E_0x1ad1650/12, E_0x1ad1650/13, E_0x1ad1650/14, E_0x1ad1650/15, E_0x1ad1650/16, E_0x1ad1650/17, E_0x1ad1650/18, E_0x1ad1650/19, E_0x1ad1650/20, E_0x1ad1650/21, E_0x1ad1650/22, E_0x1ad1650/23, E_0x1ad1650/24, E_0x1ad1650/25, E_0x1ad1650/26, E_0x1ad1650/27, E_0x1ad1650/28, E_0x1ad1650/29, E_0x1ad1650/30, E_0x1ad1650/31, E_0x1ad1650/32, E_0x1ad1650/33, E_0x1ad1650/34, E_0x1ad1650/35, E_0x1ad1650/36;
S_0x1ad1310 .scope module, "add4" "add4" 4 97, 8 1, S_0x1ac7d40;
 .timescale 0 0;
v0x1ad1430_0 .alias "inval", 31 0, v0x1ad4f20_0;
v0x1ad14b0_0 .var "outval", 31 0;
E_0x1ad1400 .event edge, v0x1ad1430_0;
S_0x1ad0d10 .scope module, "id_reg" "id_reg" 4 102, 9 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1ad0e00_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1ad0e80_0 .net "clr", 0 0, L_0x1ae61c0; 1 drivers
v0x1ad0f00_0 .var "instr", 31 0;
v0x1ad0f80_0 .alias "instrD", 31 0, v0x1acf890_0;
v0x1ad1060_0 .var "pcp4", 31 0;
v0x1ad10e0_0 .alias "pcp4D", 31 0, v0x1ad51d0_0;
v0x1ad1160_0 .alias "pcp4f", 31 0, v0x1ad50f0_0;
v0x1ad11e0_0 .alias "rd", 31 0, v0x1ad7040_0;
v0x1ad1260_0 .alias "stalld", 0 0, v0x1ad6340_0;
S_0x1ad02a0 .scope module, "control" "control" 4 109, 10 3, S_0x1ac7d40;
 .timescale 0 0;
v0x1ad0390_0 .var "ALUSrc", 0 0;
v0x1ad0430_0 .var "ALUop", 2 0;
v0x1ad04b0_0 .var "Branch", 0 0;
v0x1ad0580_0 .var "Jump", 0 0;
v0x1ad0600_0 .var "MemRead", 0 0;
v0x1ad0680_0 .var "MemToReg", 0 0;
v0x1ad0700_0 .var "MemWrite", 0 0;
v0x1ad0780_0 .var "RegDst", 0 0;
v0x1ad0880_0 .var "RegWrite", 0 0;
v0x1ad0930_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1ad09b0_0 .net "funct", 5 0, L_0x1ae62c0; 1 drivers
v0x1ad0a30_0 .alias "instr", 31 0, v0x1acf890_0;
v0x1ad0ab0_0 .net "opcode", 5 0, L_0x1ae6220; 1 drivers
v0x1ad0b30_0 .alias "str", 31 0, v0x1ad6720_0;
v0x1ad0c60_0 .alias "vreg", 31 0, v0x1ad65b0_0;
L_0x1ae6220 .part v0x1ad0f00_0, 26, 6;
L_0x1ae62c0 .part v0x1ad0f00_0, 0, 6;
S_0x1acf6d0 .scope module, "registers" "registers" 4 122, 11 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acf7f0_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1acf920_0 .var "data1", 31 0;
v0x1acf9c0_0 .var "data2", 31 0;
v0x1acfa60_0 .alias "read_data_1", 31 0, v0x1ad5340_0;
v0x1acfb10_0 .alias "read_data_2", 31 0, v0x1ad54c0_0;
v0x1acfbe0_0 .net "read_reg_1", 4 0, L_0x1ae66b0; 1 drivers
v0x1acfca0_0 .net "read_reg_2", 4 0, L_0x1ae6750; 1 drivers
v0x1acfd40_0 .alias "reg_write", 0 0, v0x1ad5be0_0;
v0x1acfe60 .array "register_file", 0 31, 31 0;
v0x1acfee0_0 .alias "std_out_address", 31 0, v0x1ad67f0_0;
v0x1acff60_0 .var "str_addr", 31 0;
v0x1acffe0_0 .alias "sys_call_reg", 31 0, v0x1ad65b0_0;
v0x1ad0080_0 .var "v0", 31 0;
v0x1ad0120_0 .alias "write_data", 31 0, v0x1ad5c60_0;
v0x1ad0220_0 .alias "write_reg", 4 0, v0x1ad68f0_0;
E_0x1acf7c0 .event negedge, v0x1ac98d0_0;
S_0x1acf300 .scope module, "mux_id1" "mux" 4 132, 5 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acf420_0 .alias "in1", 31 0, v0x1ad5340_0;
v0x1acf4f0_0 .alias "in2", 31 0, v0x1ad3e00_0;
v0x1acf570_0 .var "out", 31 0;
v0x1acf5f0_0 .alias "select", 0 0, v0x1ad43e0_0;
E_0x1acf3f0 .event edge, v0x1ac8160_0, v0x1acdbc0_0, v0x1ac9780_0;
S_0x1acef20 .scope module, "mux_id2" "mux" 4 136, 5 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acf050_0 .alias "in1", 31 0, v0x1ad54c0_0;
v0x1acf120_0 .alias "in2", 31 0, v0x1ad3e00_0;
v0x1acf1a0_0 .var "out", 31 0;
v0x1acf220_0 .alias "select", 0 0, v0x1ad45f0_0;
E_0x1acedd0 .event edge, v0x1ac82b0_0, v0x1acdc40_0, v0x1ac9780_0;
S_0x1aceae0 .scope module, "multi" "idmultipurpose" 4 140, 8 6, S_0x1ac7d40;
 .timescale 0 0;
v0x1acebd0_0 .var "PCBranchD", 31 0;
v0x1acec50_0 .alias "PCPlus4D", 31 0, v0x1ad51d0_0;
v0x1acecd0_0 .var "SignImmD", 31 0;
v0x1aced50_0 .var "extended", 31 0;
v0x1acee00_0 .net "inst_low_16", 15 0, L_0x1ae67f0; 1 drivers
v0x1acee80_0 .var "left_shift", 31 0;
E_0x1ace6a0 .event edge, v0x1acee00_0, v0x1aced50_0, v0x1acee80_0, v0x1acec50_0;
S_0x1acd010 .scope module, "ex_reg" "ex_reg" 4 147, 12 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acd100_0 .var "alucontrol", 2 0;
v0x1acd1c0_0 .alias "alucontrold", 2 0, v0x1ad3b90_0;
v0x1acd260_0 .alias "alucontrole", 2 0, v0x1ad3c60_0;
v0x1acd310_0 .var "alusrc", 0 0;
v0x1acd3c0_0 .alias "alusrcd", 0 0, v0x1ad3f50_0;
v0x1acd440_0 .alias "alusrce", 0 0, v0x1ad4060_0;
v0x1acd4c0_0 .alias "branchd", 0 0, v0x1ad4130_0;
v0x1acd570_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1acd640_0 .alias "flushe", 0 0, v0x1ad4360_0;
v0x1acd6f0_0 .var "memtoreg", 0 0;
v0x1acd770_0 .alias "memtoregd", 0 0, v0x1ad4c90_0;
v0x1acd7f0_0 .alias "memtorege", 0 0, v0x1ad4d10_0;
v0x1acd870_0 .var "memwrite", 0 0;
v0x1acd8f0_0 .alias "memwrited", 0 0, v0x1ad4970_0;
v0x1acda10_0 .alias "memwritee", 0 0, v0x1ad4a90_0;
v0x1acda90_0 .var "rd", 4 0;
v0x1acd970_0 .var "rd1", 31 0;
v0x1acdbc0_0 .alias "rd1d", 31 0, v0x1ad5340_0;
v0x1acdce0_0 .alias "rd1e", 31 0, v0x1ad5250_0;
v0x1acdd60_0 .var "rd2", 31 0;
v0x1acdc40_0 .alias "rd2d", 31 0, v0x1ad54c0_0;
v0x1acde90_0 .alias "rd2e", 31 0, v0x1ad53c0_0;
v0x1acdde0_0 .alias "rdd", 4 0, v0x1ad5650_0;
v0x1acdfd0_0 .alias "rde", 4 0, v0x1ad5540_0;
v0x1acdf10_0 .var "regdst", 0 0;
v0x1ace120_0 .alias "regdstd", 0 0, v0x1ad59a0_0;
v0x1ace050_0 .alias "regdste", 0 0, v0x1ad58c0_0;
v0x1ace280_0 .var "regwrite", 0 0;
v0x1ace1a0_0 .alias "regwrited", 0 0, v0x1ad5b60_0;
v0x1ace3f0_0 .alias "regwritee", 0 0, v0x1ad5a70_0;
v0x1ace300_0 .var "rs", 4 0;
v0x1ace570_0 .alias "rsd", 4 0, v0x1ad5fb0_0;
v0x1ace470_0 .alias "rse", 4 0, v0x1ad6030_0;
v0x1ace700_0 .var "rt", 4 0;
v0x1ace5f0_0 .alias "rtd", 4 0, v0x1ad5db0_0;
v0x1ace8a0_0 .alias "rte", 4 0, v0x1ad5e80_0;
v0x1ace780_0 .var "signimm", 31 0;
v0x1ace800_0 .alias "signimmd", 31 0, v0x1ad6240_0;
v0x1acea60_0 .alias "signimme", 31 0, v0x1ad62c0_0;
S_0x1acccc0 .scope module, "mux_ex1" "mux_5" 4 174, 5 21, S_0x1ac7d40;
 .timescale -9 -9;
v0x1accde0_0 .alias "in1", 4 0, v0x1ad5e80_0;
v0x1acce90_0 .alias "in2", 4 0, v0x1ad5540_0;
v0x1accf10_0 .var "out", 4 0;
v0x1accf90_0 .alias "select", 0 0, v0x1ad58c0_0;
E_0x1accdb0 .event edge, v0x1accf90_0, v0x1ac8ad0_0, v0x1acce90_0;
S_0x1acc7b0 .scope module, "mux_ex2" "threemux" 4 178, 5 30, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acc900_0 .alias "in1", 31 0, v0x1ad5250_0;
v0x1acc980_0 .alias "in2", 31 0, v0x1ad5c60_0;
v0x1acca50_0 .alias "in3", 31 0, v0x1ad3e00_0;
v0x1accb60_0 .var "out", 31 0;
v0x1accc10_0 .alias "select", 1 0, v0x1ad4520_0;
E_0x1acc8a0 .event edge, v0x1ac8200_0, v0x1acc900_0, v0x1ac9410_0, v0x1ac9780_0;
S_0x1acc2f0 .scope module, "mux_ex3" "threemux" 4 183, 5 30, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acc440_0 .alias "in1", 31 0, v0x1ad53c0_0;
v0x1acc500_0 .alias "in2", 31 0, v0x1ad5c60_0;
v0x1acc5b0_0 .alias "in3", 31 0, v0x1ad3e00_0;
v0x1acc630_0 .var "out", 31 0;
v0x1acc730_0 .alias "select", 1 0, v0x1ad4740_0;
E_0x1acc3e0 .event edge, v0x1ac8350_0, v0x1acc440_0, v0x1ac9410_0, v0x1ac9780_0;
S_0x1acbee0 .scope module, "mux_ex4" "mux" 4 188, 5 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acc040_0 .alias "in1", 31 0, v0x1ad6680_0;
v0x1acc110_0 .alias "in2", 31 0, v0x1ad62c0_0;
v0x1acc190_0 .var "out", 31 0;
v0x1acc240_0 .alias "select", 0 0, v0x1ad4060_0;
E_0x1acbfd0 .event edge, v0x1acc240_0, v0x1acb7e0_0, v0x1acc110_0;
S_0x1acbb30 .scope module, "alu" "ALU" 4 192, 13 1, S_0x1ac7d40;
 .timescale 0 0;
v0x1acbc40_0 .alias "ALU_control", 2 0, v0x1ad3c60_0;
v0x1acbd00_0 .var "ALU_result", 31 0;
v0x1acbdb0_0 .alias "read_data_1", 31 0, v0x1ad6100_0;
v0x1acbe30_0 .alias "read_data_2_or_immediate", 31 0, v0x1ad64e0_0;
E_0x1aca040 .event edge, v0x1acbc40_0, v0x1acbdb0_0, v0x1acbe30_0;
S_0x1acae40 .scope module, "mem_reg" "mem_reg" 4 199, 14 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1acaf30_0 .var "aluout", 31 0;
v0x1acafb0_0 .alias "aluoute", 31 0, v0x1ad3d30_0;
v0x1acb050_0 .alias "aluoutm", 31 0, v0x1ad3e00_0;
v0x1acb0d0_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1acb1a0_0 .var "memtoreg", 0 0;
v0x1acb220_0 .alias "memtorege", 0 0, v0x1ad4d10_0;
v0x1acb2a0_0 .alias "memtoregm", 0 0, v0x1ad4be0_0;
v0x1acb370_0 .var "memwrite", 0 0;
v0x1acb440_0 .alias "memwritee", 0 0, v0x1ad4a90_0;
v0x1acb4e0_0 .alias "memwritem", 0 0, v0x1ad4b60_0;
v0x1acb560_0 .var "regwrite", 0 0;
v0x1acb5e0_0 .alias "regwritee", 0 0, v0x1ad5a70_0;
v0x1acb660_0 .alias "regwritem", 0 0, v0x1ad5d30_0;
v0x1acb6e0_0 .var "writedata", 31 0;
v0x1acb7e0_0 .alias "writedatae", 31 0, v0x1ad6680_0;
v0x1acb880_0 .alias "writedatam", 31 0, v0x1ad6a50_0;
v0x1acb760_0 .var "writereg", 4 0;
v0x1acb990_0 .alias "writerege", 4 0, v0x1ad6b20_0;
v0x1acbab0_0 .alias "writeregm", 4 0, v0x1ad6870_0;
S_0x1aca1b0 .scope module, "dm" "data_memory" 4 213, 15 1, S_0x1ac7d40;
 .timescale -9 -9;
L_0x1acb930 .functor BUFZ 32, L_0x1ae7780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ac9f40_0 .net *"_s0", 31 0, L_0x1ae7370; 1 drivers
v0x1aca2a0_0 .net *"_s12", 31 0, L_0x1ae7780; 1 drivers
v0x1aca320_0 .net *"_s14", 32 0, L_0x1ae7820; 1 drivers
v0x1aca3c0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x1aca470_0 .net/s *"_s18", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x1aca510_0 .net *"_s2", 32 0, L_0x1ae7410; 1 drivers
v0x1aca5b0_0 .net/s *"_s20", 32 0, L_0x1ae79d0; 1 drivers
v0x1aca650_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v0x1aca6f0_0 .net/s *"_s6", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x1aca790_0 .net/s *"_s8", 32 0, L_0x1ae74b0; 1 drivers
v0x1aca830_0 .alias "address", 31 0, v0x1ad3e00_0;
v0x1aca8b0_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1aca960_0 .alias "mem_read", 0 0, v0x1ad4670_0;
v0x1aca9e0_0 .alias "mem_write", 0 0, v0x1ad4b60_0;
v0x1acaae0 .array "mymem", 1052672 1048576, 31 0;
v0x1acab60_0 .alias "read_data", 31 0, v0x1ad57f0_0;
v0x1acaa60_0 .alias "std_out", 31 0, v0x1ad6720_0;
v0x1acaca0_0 .alias "std_out_address", 31 0, v0x1ad67f0_0;
v0x1acadc0_0 .alias "write_data", 31 0, v0x1ad6a50_0;
L_0x1ae7370 .array/port v0x1acaae0, L_0x1ae74b0;
L_0x1ae7410 .concat [ 32 1 0 0], v0x1acaf30_0, C4<0>;
L_0x1ae74b0 .arith/sub 33, L_0x1ae7410, C4<000000000000100000000000000000000>;
L_0x1ae75c0 .functor MUXZ 32, L_0x1ae7370, v0x1acb6e0_0, v0x1acb370_0, C4<>;
L_0x1ae7780 .array/port v0x1acaae0, L_0x1ae79d0;
L_0x1ae7820 .concat [ 32 1 0 0], v0x1acff60_0, C4<0>;
L_0x1ae79d0 .arith/sub 33, L_0x1ae7820, C4<000000000000100000000000000000000>;
S_0x1ac9560 .scope module, "wb" "wb_reg" 4 224, 16 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1ac96c0_0 .var "aluout", 31 0;
v0x1ac9780_0 .alias "aluoutm", 31 0, v0x1ad3e00_0;
v0x1ac9820_0 .alias "aluoutw", 31 0, v0x1ad3e80_0;
v0x1ac98d0_0 .alias "clk", 0 0, v0x1ad6ba0_0;
v0x1ac9980_0 .var "memtoreg", 0 0;
v0x1ac9a00_0 .alias "memtoregm", 0 0, v0x1ad4be0_0;
v0x1ac9a80_0 .alias "memtoregw", 0 0, v0x1ad4e50_0;
v0x1ac9b30_0 .var "rd", 31 0;
v0x1ac9bb0_0 .alias "rdm", 31 0, v0x1ad57f0_0;
v0x1ac9c30_0 .alias "rdw", 31 0, v0x1ad5720_0;
v0x1ac9ce0_0 .var "regwrite", 0 0;
v0x1ac9d60_0 .alias "regwritem", 0 0, v0x1ad5d30_0;
v0x1ac9e10_0 .alias "regwritew", 0 0, v0x1ad5be0_0;
v0x1ac9ec0_0 .var "writereg", 4 0;
v0x1ac9fc0_0 .alias "writeregm", 4 0, v0x1ad6870_0;
v0x1aca070_0 .alias "writeregw", 4 0, v0x1ad68f0_0;
E_0x1ac9650 .event posedge, v0x1ac98d0_0;
S_0x1ac9220 .scope module, "mux_wb" "mux" 4 235, 5 1, S_0x1ac7d40;
 .timescale -9 -9;
v0x1ac9310_0 .alias "in1", 31 0, v0x1ad5720_0;
v0x1ac9390_0 .alias "in2", 31 0, v0x1ad3e80_0;
v0x1ac9410_0 .var "out", 31 0;
v0x1ac94b0_0 .alias "select", 0 0, v0x1ad4e50_0;
E_0x1ac8280 .event edge, v0x1ac94b0_0, v0x1ac9310_0, v0x1ac9390_0;
S_0x1ac7e30 .scope module, "hazard" "hazard" 4 242, 17 4, S_0x1ac7d40;
 .timescale -9 -9;
v0x1ac8000_0 .alias "BranchD", 0 0, v0x1ad4130_0;
v0x1ac80c0_0 .var "FlushE", 0 0;
v0x1ac8160_0 .var "ForwardAD", 0 0;
v0x1ac8200_0 .var "ForwardAE", 1 0;
v0x1ac82b0_0 .var "ForwardBD", 0 0;
v0x1ac8350_0 .var "ForwardBE", 1 0;
v0x1ac8430_0 .alias "MemtoRegE", 0 0, v0x1ad4d10_0;
v0x1ac84d0_0 .alias "MemtoRegM", 0 0, v0x1ad4be0_0;
v0x1ac85c0_0 .alias "RegWriteE", 0 0, v0x1ad5a70_0;
v0x1ac8660_0 .alias "RegWriteM", 0 0, v0x1ad5d30_0;
v0x1ac8760_0 .alias "RegWriteW", 0 0, v0x1ad5be0_0;
v0x1ac8800_0 .alias "RsD", 4 0, v0x1ad5fb0_0;
v0x1ac8910_0 .alias "RsE", 4 0, v0x1ad6030_0;
v0x1ac89b0_0 .alias "RtD", 4 0, v0x1ad5db0_0;
v0x1ac8ad0_0 .alias "RtE", 4 0, v0x1ad5e80_0;
v0x1ac8b70_0 .var "StallD", 0 0;
v0x1ac8a30_0 .var "StallF", 0 0;
v0x1ac8cc0_0 .alias "WriteRegE", 4 0, v0x1ad6b20_0;
v0x1ac8de0_0 .alias "WriteRegM", 4 0, v0x1ad6870_0;
v0x1ac8e60_0 .alias "WriteRegW", 4 0, v0x1ad68f0_0;
v0x1ac8d40_0 .var "branchstall", 0 0;
v0x1ac8f90_0 .var "branchstall_1", 0 0;
v0x1ac8ee0_0 .var "branchstall_2", 0 0;
v0x1ac90d0_0 .var "lwstall", 0 0;
E_0x1ac7f20/0 .event edge, v0x1ac8ad0_0, v0x1ac8800_0, v0x1ac89b0_0, v0x1ac8430_0;
E_0x1ac7f20/1 .event edge, v0x1ac8000_0, v0x1ac85c0_0, v0x1ac8cc0_0, v0x1ac84d0_0;
E_0x1ac7f20/2 .event edge, v0x1ac8de0_0, v0x1ac8f90_0, v0x1ac8ee0_0, v0x1ac90d0_0;
E_0x1ac7f20/3 .event edge, v0x1ac8d40_0, v0x1ac8660_0, v0x1ac8910_0, v0x1ac8e60_0;
E_0x1ac7f20/4 .event edge, v0x1ac8760_0;
E_0x1ac7f20 .event/or E_0x1ac7f20/0, E_0x1ac7f20/1, E_0x1ac7f20/2, E_0x1ac7f20/3, E_0x1ac7f20/4;
S_0x1a8b4f0 .scope module, "test_cpu" "test_cpu" 18 2;
 .timescale -9 -9;
v0x1ae5960_0 .var "clk", 0 0;
S_0x1ad7140 .scope module, "cpu" "cpu" 18 5, 4 2, S_0x1a8b4f0;
 .timescale -9 -9;
L_0x1ae52e0 .functor AND 1, v0x1adee00_0, L_0x1ae8080, C4<1>, C4<1>;
L_0x1ae85f0 .functor AND 1, v0x1adee00_0, L_0x1ae84e0, C4<1>, C4<1>;
v0x1ae24d0_0 .net "ALUControlD", 2 0, v0x1aded80_0; 1 drivers
v0x1ae25a0_0 .net "ALUControlE", 2 0, v0x1adbc30_0; 1 drivers
v0x1ae2670_0 .net "ALUOutE", 31 0, v0x1adab30_0; 1 drivers
v0x1ae2740_0 .net "ALUOutM", 31 0, v0x1ad9d90_0; 1 drivers
v0x1ae27c0_0 .net "ALUOutW", 31 0, v0x1ad86f0_0; 1 drivers
v0x1ae2890_0 .net "ALUSrcD", 0 0, v0x1adece0_0; 1 drivers
v0x1ae29a0_0 .net "ALUSrcE", 0 0, v0x1adbe10_0; 1 drivers
v0x1ae2a70_0 .net "BranchD", 0 0, v0x1adee00_0; 1 drivers
v0x1ae2b40_0 .net "EqualD1", 31 0, v0x1addf00_0; 1 drivers
v0x1ae2bc0_0 .net "EqualD2", 31 0, v0x1addb30_0; 1 drivers
v0x1ae2ca0_0 .net "FlushE", 0 0, v0x1ad7430_0; 1 drivers
v0x1ae2d20_0 .net "ForwardAD", 0 0, v0x1ad74b0_0; 1 drivers
v0x1ae2e60_0 .net "ForwardAE", 1 0, v0x1ad7530_0; 1 drivers
v0x1ae2f30_0 .net "ForwardBD", 0 0, v0x1ad75b0_0; 1 drivers
v0x1ae3080_0 .net "ForwardBE", 1 0, v0x1ad7630_0; 1 drivers
v0x1ae3150_0 .net "Jump", 0 0, v0x1adeed0_0; 1 drivers
v0x1ae2fb0_0 .net "MemRead", 0 0, v0x1adef50_0; 1 drivers
v0x1ae32b0_0 .net "MemWriteD", 0 0, v0x1adf050_0; 1 drivers
v0x1ae33d0_0 .net "MemWriteE", 0 0, v0x1adc2e0_0; 1 drivers
v0x1ae34a0_0 .net "MemWriteM", 0 0, v0x1ada1d0_0; 1 drivers
v0x1ae35d0_0 .net "MemtoRegD", 0 0, v0x1adefd0_0; 1 drivers
v0x1ae3650_0 .net "MemtoRegE", 0 0, v0x1adc160_0; 1 drivers
v0x1ae3520_0 .net "MemtoRegM", 0 0, v0x1ada000_0; 1 drivers
v0x1ae3790_0 .net "MemtoRegW", 0 0, v0x1ad8950_0; 1 drivers
v0x1ae38e0_0 .net "PC", 31 0, v0x1ae2370_0; 1 drivers
v0x1ae3960_0 .net "PCBranchD", 31 0, v0x1add530_0; 1 drivers
v0x1ae3860_0 .net "PCF", 31 0, v0x1ae1f80_0; 1 drivers
v0x1ae3b10_0 .net "PCPlus4D", 31 0, v0x1adf980_0; 1 drivers
v0x1ae3a30_0 .net "PCPlus4F", 31 0, v0x1adfdf0_0; 1 drivers
v0x1ae3c80_0 .net "RD1_D", 31 0, v0x1ade2b0_0; 1 drivers
v0x1ae3b90_0 .net "RD1_E", 31 0, v0x1adc3e0_0; 1 drivers
v0x1ae3e00_0 .net "RD2_D", 31 0, v0x1ade350_0; 1 drivers
v0x1ae3d00_0 .net "RD2_E", 31 0, v0x1adc7d0_0; 1 drivers
v0x1ae3f90_0 .net "RdD", 4 0, L_0x1ae7e10; 1 drivers
v0x1ae3e80_0 .net "RdE", 4 0, v0x1adc500_0; 1 drivers
v0x1ae4130_0 .net "ReadDataM", 31 0, L_0x1aea070; 1 drivers
v0x1ae4060_0 .net "ReadDataW", 31 0, v0x1ad8ad0_0; 1 drivers
v0x1ae42e0_0 .net "RegDstD", 0 0, v0x1adf0d0_0; 1 drivers
v0x1ae4200_0 .net "RegDstE", 0 0, v0x1adc980_0; 1 drivers
v0x1ae44a0_0 .net "RegWriteD", 0 0, v0x1adf1d0_0; 1 drivers
v0x1ae43b0_0 .net "RegWriteE", 0 0, v0x1adccf0_0; 1 drivers
v0x1ae4670_0 .net "RegWriteM", 0 0, v0x1ada3c0_0; 1 drivers
v0x1ae4520_0 .net "RegWriteW", 0 0, v0x1ad8c50_0; 1 drivers
v0x1ae45a0_0 .net "ResultW", 31 0, v0x1ad84a0_0; 1 drivers
v0x1ae48f0_0 .net "RsD", 4 0, L_0x1ae7eb0; 1 drivers
v0x1ae4970_0 .net "RsE", 4 0, v0x1adcd70_0; 1 drivers
v0x1ae46f0_0 .net "RtD", 4 0, L_0x1ae7fe0; 1 drivers
v0x1ae47c0_0 .net "RtE", 4 0, v0x1adcf60_0; 1 drivers
v0x1ae4b80_0 .net "SignImmD", 31 0, v0x1add630_0; 1 drivers
v0x1ae4c00_0 .net "SignImmE", 31 0, v0x1add060_0; 1 drivers
v0x1ae4a40_0 .net "SrcAE", 31 0, v0x1adb750_0; 1 drivers
v0x1ae4e20_0 .net "SrcBE", 31 0, v0x1adaf00_0; 1 drivers
v0x1ae4c80_0 .net "StallD", 0 0, v0x1ad7c00_0; 1 drivers
v0x1ae4d50_0 .net "StallF", 0 0, v0x1ad7b00_0; 1 drivers
v0x1ae5060_0 .net "Std_Out", 31 0, L_0x1aea590; 1 drivers
v0x1ae50e0_0 .net "Std_Out_Address", 31 0, v0x1ade8b0_0; 1 drivers
v0x1ae4ea0_0 .net "Syscall_Info", 31 0, v0x1ade9d0_0; 1 drivers
v0x1ae4f70_0 .net "WriteDataE", 31 0, v0x1adb2b0_0; 1 drivers
v0x1ae5340_0 .net "WriteDataM", 31 0, v0x1ada540_0; 1 drivers
v0x1ae53c0_0 .net "WriteRegE", 4 0, v0x1adba40_0; 1 drivers
v0x1ae5160_0 .net "WriteRegM", 4 0, v0x1ada5c0_0; 1 drivers
v0x1ae51e0_0 .net "WriteRegW", 4 0, v0x1ad8dd0_0; 1 drivers
v0x1ae5260_0 .net *"_s12", 0 0, L_0x1ae84e0; 1 drivers
v0x1ae5640_0 .net *"_s6", 0 0, L_0x1ae8080; 1 drivers
v0x1ae5440_0 .net "clk", 0 0, v0x1ae5960_0; 1 drivers
v0x1ade220_0 .net "instrD", 31 0, v0x1adf820_0; 1 drivers
v0x1ae58e0_0 .net "instrF", 31 0, v0x1ae1bf0_0; 1 drivers
L_0x1ae7e10 .part v0x1adf820_0, 11, 5;
L_0x1ae7eb0 .part v0x1adf820_0, 21, 5;
L_0x1ae7fe0 .part v0x1adf820_0, 16, 5;
L_0x1ae8080 .cmp/eq 32, v0x1addf00_0, v0x1addb30_0;
L_0x1ae82c0 .part v0x1ae1f80_0, 2, 30;
L_0x1ae84e0 .cmp/eq 32, v0x1addf00_0, v0x1addb30_0;
L_0x1ae8bd0 .part v0x1adf820_0, 21, 5;
L_0x1ae8ca0 .part v0x1adf820_0, 16, 5;
L_0x1ae8d70 .part v0x1adf820_0, 0, 16;
S_0x1ae20e0 .scope module, "mux_if" "mux_ini" 4 86, 5 9, S_0x1ad7140;
 .timescale -9 -9;
v0x1ae2200_0 .alias "in1", 31 0, v0x1ae3a30_0;
v0x1ae22f0_0 .alias "in2", 31 0, v0x1ae3960_0;
v0x1ae2370_0 .var "out", 31 0;
v0x1ae2420_0 .net "select", 0 0, L_0x1ae52e0; 1 drivers
E_0x1ae21d0 .event edge, v0x1ae2420_0, v0x1adfa80_0, v0x1add530_0;
S_0x1ae1ca0 .scope module, "if_reg" "if_reg" 4 90, 6 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1ae1d90_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1ae1e30_0 .alias "pcadd", 31 0, v0x1ae38e0_0;
v0x1ae1ed0_0 .alias "pcfetch", 31 0, v0x1ae3860_0;
v0x1ae1f80_0 .var "pcreg", 31 0;
v0x1ae2030_0 .alias "stallf", 0 0, v0x1ae4d50_0;
S_0x1adfea0 .scope module, "im" "inst_memory" 4 94, 7 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1ae0460_0 .alias "memout", 31 0, v0x1ae58e0_0;
v0x1ae04e0 .array "mymem", 1048720 1048576, 31 0;
v0x1ae1b50_0 .net "read_addr", 29 0, L_0x1ae82c0; 1 drivers
v0x1ae1bf0_0 .var "regout", 31 0;
v0x1ae04e0_0 .array/port v0x1ae04e0, 0;
v0x1ae04e0_1 .array/port v0x1ae04e0, 1;
v0x1ae04e0_2 .array/port v0x1ae04e0, 2;
E_0x1adff90/0 .event edge, v0x1ae1b50_0, v0x1ae04e0_0, v0x1ae04e0_1, v0x1ae04e0_2;
v0x1ae04e0_3 .array/port v0x1ae04e0, 3;
v0x1ae04e0_4 .array/port v0x1ae04e0, 4;
v0x1ae04e0_5 .array/port v0x1ae04e0, 5;
v0x1ae04e0_6 .array/port v0x1ae04e0, 6;
E_0x1adff90/1 .event edge, v0x1ae04e0_3, v0x1ae04e0_4, v0x1ae04e0_5, v0x1ae04e0_6;
v0x1ae04e0_7 .array/port v0x1ae04e0, 7;
v0x1ae04e0_8 .array/port v0x1ae04e0, 8;
v0x1ae04e0_9 .array/port v0x1ae04e0, 9;
v0x1ae04e0_10 .array/port v0x1ae04e0, 10;
E_0x1adff90/2 .event edge, v0x1ae04e0_7, v0x1ae04e0_8, v0x1ae04e0_9, v0x1ae04e0_10;
v0x1ae04e0_11 .array/port v0x1ae04e0, 11;
v0x1ae04e0_12 .array/port v0x1ae04e0, 12;
v0x1ae04e0_13 .array/port v0x1ae04e0, 13;
v0x1ae04e0_14 .array/port v0x1ae04e0, 14;
E_0x1adff90/3 .event edge, v0x1ae04e0_11, v0x1ae04e0_12, v0x1ae04e0_13, v0x1ae04e0_14;
v0x1ae04e0_15 .array/port v0x1ae04e0, 15;
v0x1ae04e0_16 .array/port v0x1ae04e0, 16;
v0x1ae04e0_17 .array/port v0x1ae04e0, 17;
v0x1ae04e0_18 .array/port v0x1ae04e0, 18;
E_0x1adff90/4 .event edge, v0x1ae04e0_15, v0x1ae04e0_16, v0x1ae04e0_17, v0x1ae04e0_18;
v0x1ae04e0_19 .array/port v0x1ae04e0, 19;
v0x1ae04e0_20 .array/port v0x1ae04e0, 20;
v0x1ae04e0_21 .array/port v0x1ae04e0, 21;
v0x1ae04e0_22 .array/port v0x1ae04e0, 22;
E_0x1adff90/5 .event edge, v0x1ae04e0_19, v0x1ae04e0_20, v0x1ae04e0_21, v0x1ae04e0_22;
v0x1ae04e0_23 .array/port v0x1ae04e0, 23;
v0x1ae04e0_24 .array/port v0x1ae04e0, 24;
v0x1ae04e0_25 .array/port v0x1ae04e0, 25;
v0x1ae04e0_26 .array/port v0x1ae04e0, 26;
E_0x1adff90/6 .event edge, v0x1ae04e0_23, v0x1ae04e0_24, v0x1ae04e0_25, v0x1ae04e0_26;
v0x1ae04e0_27 .array/port v0x1ae04e0, 27;
v0x1ae04e0_28 .array/port v0x1ae04e0, 28;
v0x1ae04e0_29 .array/port v0x1ae04e0, 29;
v0x1ae04e0_30 .array/port v0x1ae04e0, 30;
E_0x1adff90/7 .event edge, v0x1ae04e0_27, v0x1ae04e0_28, v0x1ae04e0_29, v0x1ae04e0_30;
v0x1ae04e0_31 .array/port v0x1ae04e0, 31;
v0x1ae04e0_32 .array/port v0x1ae04e0, 32;
v0x1ae04e0_33 .array/port v0x1ae04e0, 33;
v0x1ae04e0_34 .array/port v0x1ae04e0, 34;
E_0x1adff90/8 .event edge, v0x1ae04e0_31, v0x1ae04e0_32, v0x1ae04e0_33, v0x1ae04e0_34;
v0x1ae04e0_35 .array/port v0x1ae04e0, 35;
v0x1ae04e0_36 .array/port v0x1ae04e0, 36;
v0x1ae04e0_37 .array/port v0x1ae04e0, 37;
v0x1ae04e0_38 .array/port v0x1ae04e0, 38;
E_0x1adff90/9 .event edge, v0x1ae04e0_35, v0x1ae04e0_36, v0x1ae04e0_37, v0x1ae04e0_38;
v0x1ae04e0_39 .array/port v0x1ae04e0, 39;
v0x1ae04e0_40 .array/port v0x1ae04e0, 40;
v0x1ae04e0_41 .array/port v0x1ae04e0, 41;
v0x1ae04e0_42 .array/port v0x1ae04e0, 42;
E_0x1adff90/10 .event edge, v0x1ae04e0_39, v0x1ae04e0_40, v0x1ae04e0_41, v0x1ae04e0_42;
v0x1ae04e0_43 .array/port v0x1ae04e0, 43;
v0x1ae04e0_44 .array/port v0x1ae04e0, 44;
v0x1ae04e0_45 .array/port v0x1ae04e0, 45;
v0x1ae04e0_46 .array/port v0x1ae04e0, 46;
E_0x1adff90/11 .event edge, v0x1ae04e0_43, v0x1ae04e0_44, v0x1ae04e0_45, v0x1ae04e0_46;
v0x1ae04e0_47 .array/port v0x1ae04e0, 47;
v0x1ae04e0_48 .array/port v0x1ae04e0, 48;
v0x1ae04e0_49 .array/port v0x1ae04e0, 49;
v0x1ae04e0_50 .array/port v0x1ae04e0, 50;
E_0x1adff90/12 .event edge, v0x1ae04e0_47, v0x1ae04e0_48, v0x1ae04e0_49, v0x1ae04e0_50;
v0x1ae04e0_51 .array/port v0x1ae04e0, 51;
v0x1ae04e0_52 .array/port v0x1ae04e0, 52;
v0x1ae04e0_53 .array/port v0x1ae04e0, 53;
v0x1ae04e0_54 .array/port v0x1ae04e0, 54;
E_0x1adff90/13 .event edge, v0x1ae04e0_51, v0x1ae04e0_52, v0x1ae04e0_53, v0x1ae04e0_54;
v0x1ae04e0_55 .array/port v0x1ae04e0, 55;
v0x1ae04e0_56 .array/port v0x1ae04e0, 56;
v0x1ae04e0_57 .array/port v0x1ae04e0, 57;
v0x1ae04e0_58 .array/port v0x1ae04e0, 58;
E_0x1adff90/14 .event edge, v0x1ae04e0_55, v0x1ae04e0_56, v0x1ae04e0_57, v0x1ae04e0_58;
v0x1ae04e0_59 .array/port v0x1ae04e0, 59;
v0x1ae04e0_60 .array/port v0x1ae04e0, 60;
v0x1ae04e0_61 .array/port v0x1ae04e0, 61;
v0x1ae04e0_62 .array/port v0x1ae04e0, 62;
E_0x1adff90/15 .event edge, v0x1ae04e0_59, v0x1ae04e0_60, v0x1ae04e0_61, v0x1ae04e0_62;
v0x1ae04e0_63 .array/port v0x1ae04e0, 63;
v0x1ae04e0_64 .array/port v0x1ae04e0, 64;
v0x1ae04e0_65 .array/port v0x1ae04e0, 65;
v0x1ae04e0_66 .array/port v0x1ae04e0, 66;
E_0x1adff90/16 .event edge, v0x1ae04e0_63, v0x1ae04e0_64, v0x1ae04e0_65, v0x1ae04e0_66;
v0x1ae04e0_67 .array/port v0x1ae04e0, 67;
v0x1ae04e0_68 .array/port v0x1ae04e0, 68;
v0x1ae04e0_69 .array/port v0x1ae04e0, 69;
v0x1ae04e0_70 .array/port v0x1ae04e0, 70;
E_0x1adff90/17 .event edge, v0x1ae04e0_67, v0x1ae04e0_68, v0x1ae04e0_69, v0x1ae04e0_70;
v0x1ae04e0_71 .array/port v0x1ae04e0, 71;
v0x1ae04e0_72 .array/port v0x1ae04e0, 72;
v0x1ae04e0_73 .array/port v0x1ae04e0, 73;
v0x1ae04e0_74 .array/port v0x1ae04e0, 74;
E_0x1adff90/18 .event edge, v0x1ae04e0_71, v0x1ae04e0_72, v0x1ae04e0_73, v0x1ae04e0_74;
v0x1ae04e0_75 .array/port v0x1ae04e0, 75;
v0x1ae04e0_76 .array/port v0x1ae04e0, 76;
v0x1ae04e0_77 .array/port v0x1ae04e0, 77;
v0x1ae04e0_78 .array/port v0x1ae04e0, 78;
E_0x1adff90/19 .event edge, v0x1ae04e0_75, v0x1ae04e0_76, v0x1ae04e0_77, v0x1ae04e0_78;
v0x1ae04e0_79 .array/port v0x1ae04e0, 79;
v0x1ae04e0_80 .array/port v0x1ae04e0, 80;
v0x1ae04e0_81 .array/port v0x1ae04e0, 81;
v0x1ae04e0_82 .array/port v0x1ae04e0, 82;
E_0x1adff90/20 .event edge, v0x1ae04e0_79, v0x1ae04e0_80, v0x1ae04e0_81, v0x1ae04e0_82;
v0x1ae04e0_83 .array/port v0x1ae04e0, 83;
v0x1ae04e0_84 .array/port v0x1ae04e0, 84;
v0x1ae04e0_85 .array/port v0x1ae04e0, 85;
v0x1ae04e0_86 .array/port v0x1ae04e0, 86;
E_0x1adff90/21 .event edge, v0x1ae04e0_83, v0x1ae04e0_84, v0x1ae04e0_85, v0x1ae04e0_86;
v0x1ae04e0_87 .array/port v0x1ae04e0, 87;
v0x1ae04e0_88 .array/port v0x1ae04e0, 88;
v0x1ae04e0_89 .array/port v0x1ae04e0, 89;
v0x1ae04e0_90 .array/port v0x1ae04e0, 90;
E_0x1adff90/22 .event edge, v0x1ae04e0_87, v0x1ae04e0_88, v0x1ae04e0_89, v0x1ae04e0_90;
v0x1ae04e0_91 .array/port v0x1ae04e0, 91;
v0x1ae04e0_92 .array/port v0x1ae04e0, 92;
v0x1ae04e0_93 .array/port v0x1ae04e0, 93;
v0x1ae04e0_94 .array/port v0x1ae04e0, 94;
E_0x1adff90/23 .event edge, v0x1ae04e0_91, v0x1ae04e0_92, v0x1ae04e0_93, v0x1ae04e0_94;
v0x1ae04e0_95 .array/port v0x1ae04e0, 95;
v0x1ae04e0_96 .array/port v0x1ae04e0, 96;
v0x1ae04e0_97 .array/port v0x1ae04e0, 97;
v0x1ae04e0_98 .array/port v0x1ae04e0, 98;
E_0x1adff90/24 .event edge, v0x1ae04e0_95, v0x1ae04e0_96, v0x1ae04e0_97, v0x1ae04e0_98;
v0x1ae04e0_99 .array/port v0x1ae04e0, 99;
v0x1ae04e0_100 .array/port v0x1ae04e0, 100;
v0x1ae04e0_101 .array/port v0x1ae04e0, 101;
v0x1ae04e0_102 .array/port v0x1ae04e0, 102;
E_0x1adff90/25 .event edge, v0x1ae04e0_99, v0x1ae04e0_100, v0x1ae04e0_101, v0x1ae04e0_102;
v0x1ae04e0_103 .array/port v0x1ae04e0, 103;
v0x1ae04e0_104 .array/port v0x1ae04e0, 104;
v0x1ae04e0_105 .array/port v0x1ae04e0, 105;
v0x1ae04e0_106 .array/port v0x1ae04e0, 106;
E_0x1adff90/26 .event edge, v0x1ae04e0_103, v0x1ae04e0_104, v0x1ae04e0_105, v0x1ae04e0_106;
v0x1ae04e0_107 .array/port v0x1ae04e0, 107;
v0x1ae04e0_108 .array/port v0x1ae04e0, 108;
v0x1ae04e0_109 .array/port v0x1ae04e0, 109;
v0x1ae04e0_110 .array/port v0x1ae04e0, 110;
E_0x1adff90/27 .event edge, v0x1ae04e0_107, v0x1ae04e0_108, v0x1ae04e0_109, v0x1ae04e0_110;
v0x1ae04e0_111 .array/port v0x1ae04e0, 111;
v0x1ae04e0_112 .array/port v0x1ae04e0, 112;
v0x1ae04e0_113 .array/port v0x1ae04e0, 113;
v0x1ae04e0_114 .array/port v0x1ae04e0, 114;
E_0x1adff90/28 .event edge, v0x1ae04e0_111, v0x1ae04e0_112, v0x1ae04e0_113, v0x1ae04e0_114;
v0x1ae04e0_115 .array/port v0x1ae04e0, 115;
v0x1ae04e0_116 .array/port v0x1ae04e0, 116;
v0x1ae04e0_117 .array/port v0x1ae04e0, 117;
v0x1ae04e0_118 .array/port v0x1ae04e0, 118;
E_0x1adff90/29 .event edge, v0x1ae04e0_115, v0x1ae04e0_116, v0x1ae04e0_117, v0x1ae04e0_118;
v0x1ae04e0_119 .array/port v0x1ae04e0, 119;
v0x1ae04e0_120 .array/port v0x1ae04e0, 120;
v0x1ae04e0_121 .array/port v0x1ae04e0, 121;
v0x1ae04e0_122 .array/port v0x1ae04e0, 122;
E_0x1adff90/30 .event edge, v0x1ae04e0_119, v0x1ae04e0_120, v0x1ae04e0_121, v0x1ae04e0_122;
v0x1ae04e0_123 .array/port v0x1ae04e0, 123;
v0x1ae04e0_124 .array/port v0x1ae04e0, 124;
v0x1ae04e0_125 .array/port v0x1ae04e0, 125;
v0x1ae04e0_126 .array/port v0x1ae04e0, 126;
E_0x1adff90/31 .event edge, v0x1ae04e0_123, v0x1ae04e0_124, v0x1ae04e0_125, v0x1ae04e0_126;
v0x1ae04e0_127 .array/port v0x1ae04e0, 127;
v0x1ae04e0_128 .array/port v0x1ae04e0, 128;
v0x1ae04e0_129 .array/port v0x1ae04e0, 129;
v0x1ae04e0_130 .array/port v0x1ae04e0, 130;
E_0x1adff90/32 .event edge, v0x1ae04e0_127, v0x1ae04e0_128, v0x1ae04e0_129, v0x1ae04e0_130;
v0x1ae04e0_131 .array/port v0x1ae04e0, 131;
v0x1ae04e0_132 .array/port v0x1ae04e0, 132;
v0x1ae04e0_133 .array/port v0x1ae04e0, 133;
v0x1ae04e0_134 .array/port v0x1ae04e0, 134;
E_0x1adff90/33 .event edge, v0x1ae04e0_131, v0x1ae04e0_132, v0x1ae04e0_133, v0x1ae04e0_134;
v0x1ae04e0_135 .array/port v0x1ae04e0, 135;
v0x1ae04e0_136 .array/port v0x1ae04e0, 136;
v0x1ae04e0_137 .array/port v0x1ae04e0, 137;
v0x1ae04e0_138 .array/port v0x1ae04e0, 138;
E_0x1adff90/34 .event edge, v0x1ae04e0_135, v0x1ae04e0_136, v0x1ae04e0_137, v0x1ae04e0_138;
v0x1ae04e0_139 .array/port v0x1ae04e0, 139;
v0x1ae04e0_140 .array/port v0x1ae04e0, 140;
v0x1ae04e0_141 .array/port v0x1ae04e0, 141;
v0x1ae04e0_142 .array/port v0x1ae04e0, 142;
E_0x1adff90/35 .event edge, v0x1ae04e0_139, v0x1ae04e0_140, v0x1ae04e0_141, v0x1ae04e0_142;
v0x1ae04e0_143 .array/port v0x1ae04e0, 143;
v0x1ae04e0_144 .array/port v0x1ae04e0, 144;
E_0x1adff90/36 .event edge, v0x1ae04e0_143, v0x1ae04e0_144;
E_0x1adff90 .event/or E_0x1adff90/0, E_0x1adff90/1, E_0x1adff90/2, E_0x1adff90/3, E_0x1adff90/4, E_0x1adff90/5, E_0x1adff90/6, E_0x1adff90/7, E_0x1adff90/8, E_0x1adff90/9, E_0x1adff90/10, E_0x1adff90/11, E_0x1adff90/12, E_0x1adff90/13, E_0x1adff90/14, E_0x1adff90/15, E_0x1adff90/16, E_0x1adff90/17, E_0x1adff90/18, E_0x1adff90/19, E_0x1adff90/20, E_0x1adff90/21, E_0x1adff90/22, E_0x1adff90/23, E_0x1adff90/24, E_0x1adff90/25, E_0x1adff90/26, E_0x1adff90/27, E_0x1adff90/28, E_0x1adff90/29, E_0x1adff90/30, E_0x1adff90/31, E_0x1adff90/32, E_0x1adff90/33, E_0x1adff90/34, E_0x1adff90/35, E_0x1adff90/36;
S_0x1adfc30 .scope module, "add4" "add4" 4 97, 8 1, S_0x1ad7140;
 .timescale 0 0;
v0x1adfd50_0 .alias "inval", 31 0, v0x1ae3860_0;
v0x1adfdf0_0 .var "outval", 31 0;
E_0x1adfd20 .event edge, v0x1adfd50_0;
S_0x1adf630 .scope module, "id_reg" "id_reg" 4 102, 9 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1adf720_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1adf7a0_0 .net "clr", 0 0, L_0x1ae85f0; 1 drivers
v0x1adf820_0 .var "instr", 31 0;
v0x1adf8a0_0 .alias "instrD", 31 0, v0x1ade220_0;
v0x1adf980_0 .var "pcp4", 31 0;
v0x1adfa00_0 .alias "pcp4D", 31 0, v0x1ae3b10_0;
v0x1adfa80_0 .alias "pcp4f", 31 0, v0x1ae3a30_0;
v0x1adfb00_0 .alias "rd", 31 0, v0x1ae58e0_0;
v0x1adfb80_0 .alias "stalld", 0 0, v0x1ae4c80_0;
S_0x1adebf0 .scope module, "control" "control" 4 109, 10 3, S_0x1ad7140;
 .timescale 0 0;
v0x1adece0_0 .var "ALUSrc", 0 0;
v0x1aded80_0 .var "ALUop", 2 0;
v0x1adee00_0 .var "Branch", 0 0;
v0x1adeed0_0 .var "Jump", 0 0;
v0x1adef50_0 .var "MemRead", 0 0;
v0x1adefd0_0 .var "MemToReg", 0 0;
v0x1adf050_0 .var "MemWrite", 0 0;
v0x1adf0d0_0 .var "RegDst", 0 0;
v0x1adf1d0_0 .var "RegWrite", 0 0;
v0x1adf250_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1adf2d0_0 .net "funct", 5 0, L_0x1ae86f0; 1 drivers
v0x1adf350_0 .alias "instr", 31 0, v0x1ade220_0;
v0x1adf3d0_0 .net "opcode", 5 0, L_0x1ae8650; 1 drivers
v0x1adf450_0 .alias "str", 31 0, v0x1ae5060_0;
v0x1adf580_0 .alias "vreg", 31 0, v0x1ae4ea0_0;
L_0x1ae8650 .part v0x1adf820_0, 26, 6;
L_0x1ae86f0 .part v0x1adf820_0, 0, 6;
S_0x1ade060 .scope module, "registers" "registers" 4 122, 11 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1ade180_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1ade2b0_0 .var "data1", 31 0;
v0x1ade350_0 .var "data2", 31 0;
v0x1ade3f0_0 .alias "read_data_1", 31 0, v0x1ae3c80_0;
v0x1ade4a0_0 .alias "read_data_2", 31 0, v0x1ae3e00_0;
v0x1ade570_0 .net "read_reg_1", 4 0, L_0x1ae8bd0; 1 drivers
v0x1ade5f0_0 .net "read_reg_2", 4 0, L_0x1ae8ca0; 1 drivers
v0x1ade690_0 .alias "reg_write", 0 0, v0x1ae4520_0;
v0x1ade7b0 .array "register_file", 0 31, 31 0;
v0x1ade830_0 .alias "std_out_address", 31 0, v0x1ae50e0_0;
v0x1ade8b0_0 .var "str_addr", 31 0;
v0x1ade930_0 .alias "sys_call_reg", 31 0, v0x1ae4ea0_0;
v0x1ade9d0_0 .var "v0", 31 0;
v0x1adea70_0 .alias "write_data", 31 0, v0x1ae45a0_0;
v0x1adeb70_0 .alias "write_reg", 4 0, v0x1ae51e0_0;
E_0x1ade150 .event negedge, v0x1ad88d0_0;
S_0x1addc90 .scope module, "mux_id1" "mux" 4 132, 5 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1adddb0_0 .alias "in1", 31 0, v0x1ae3c80_0;
v0x1adde80_0 .alias "in2", 31 0, v0x1ae2740_0;
v0x1addf00_0 .var "out", 31 0;
v0x1addf80_0 .alias "select", 0 0, v0x1ae2d20_0;
E_0x1addd80 .event edge, v0x1ad74b0_0, v0x1adc630_0, v0x1ad87b0_0;
S_0x1add8b0 .scope module, "mux_id2" "mux" 4 136, 5 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1add9e0_0 .alias "in1", 31 0, v0x1ae3e00_0;
v0x1addab0_0 .alias "in2", 31 0, v0x1ae2740_0;
v0x1addb30_0 .var "out", 31 0;
v0x1addbb0_0 .alias "select", 0 0, v0x1ae2f30_0;
E_0x1add760 .event edge, v0x1ad75b0_0, v0x1adc6b0_0, v0x1ad87b0_0;
S_0x1add440 .scope module, "multi" "idmultipurpose" 4 140, 8 6, S_0x1ad7140;
 .timescale 0 0;
v0x1add530_0 .var "PCBranchD", 31 0;
v0x1add5b0_0 .alias "PCPlus4D", 31 0, v0x1ae3b10_0;
v0x1add630_0 .var "SignImmD", 31 0;
v0x1add6e0_0 .var "extended", 31 0;
v0x1add790_0 .net "inst_low_16", 15 0, L_0x1ae8d70; 1 drivers
v0x1add810_0 .var "left_shift", 31 0;
E_0x1adccb0 .event edge, v0x1add790_0, v0x1add6e0_0, v0x1add810_0, v0x1add5b0_0;
S_0x1adbb40 .scope module, "ex_reg" "ex_reg" 4 147, 12 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1adbc30_0 .var "alucontrol", 2 0;
v0x1adbcf0_0 .alias "alucontrold", 2 0, v0x1ae24d0_0;
v0x1adbd90_0 .alias "alucontrole", 2 0, v0x1ae25a0_0;
v0x1adbe10_0 .var "alusrc", 0 0;
v0x1adbe90_0 .alias "alusrcd", 0 0, v0x1ae2890_0;
v0x1adbf10_0 .alias "alusrce", 0 0, v0x1ae29a0_0;
v0x1adbf90_0 .alias "branchd", 0 0, v0x1ae2a70_0;
v0x1adc010_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1adc0e0_0 .alias "flushe", 0 0, v0x1ae2ca0_0;
v0x1adc160_0 .var "memtoreg", 0 0;
v0x1adc1e0_0 .alias "memtoregd", 0 0, v0x1ae35d0_0;
v0x1adc260_0 .alias "memtorege", 0 0, v0x1ae3650_0;
v0x1adc2e0_0 .var "memwrite", 0 0;
v0x1adc360_0 .alias "memwrited", 0 0, v0x1ae32b0_0;
v0x1adc480_0 .alias "memwritee", 0 0, v0x1ae33d0_0;
v0x1adc500_0 .var "rd", 4 0;
v0x1adc3e0_0 .var "rd1", 31 0;
v0x1adc630_0 .alias "rd1d", 31 0, v0x1ae3c80_0;
v0x1adc750_0 .alias "rd1e", 31 0, v0x1ae3b90_0;
v0x1adc7d0_0 .var "rd2", 31 0;
v0x1adc6b0_0 .alias "rd2d", 31 0, v0x1ae3e00_0;
v0x1adc900_0 .alias "rd2e", 31 0, v0x1ae3d00_0;
v0x1adc850_0 .alias "rdd", 4 0, v0x1ae3f90_0;
v0x1adca40_0 .alias "rde", 4 0, v0x1ae3e80_0;
v0x1adc980_0 .var "regdst", 0 0;
v0x1adcb90_0 .alias "regdstd", 0 0, v0x1ae42e0_0;
v0x1adcac0_0 .alias "regdste", 0 0, v0x1ae4200_0;
v0x1adccf0_0 .var "regwrite", 0 0;
v0x1adcc10_0 .alias "regwrited", 0 0, v0x1ae44a0_0;
v0x1adce60_0 .alias "regwritee", 0 0, v0x1ae43b0_0;
v0x1adcd70_0 .var "rs", 4 0;
v0x1adcfe0_0 .alias "rsd", 4 0, v0x1ae48f0_0;
v0x1adcee0_0 .alias "rse", 4 0, v0x1ae4970_0;
v0x1adcf60_0 .var "rt", 4 0;
v0x1add180_0 .alias "rtd", 4 0, v0x1ae46f0_0;
v0x1add200_0 .alias "rte", 4 0, v0x1ae47c0_0;
v0x1add060_0 .var "signimm", 31 0;
v0x1add0e0_0 .alias "signimmd", 31 0, v0x1ae4b80_0;
v0x1add3c0_0 .alias "signimme", 31 0, v0x1ae4c00_0;
S_0x1adb850 .scope module, "mux_ex1" "mux_5" 4 174, 5 21, S_0x1ad7140;
 .timescale -9 -9;
v0x1adb940_0 .alias "in1", 4 0, v0x1ae47c0_0;
v0x1adb9c0_0 .alias "in2", 4 0, v0x1ae3e80_0;
v0x1adba40_0 .var "out", 4 0;
v0x1adbac0_0 .alias "select", 0 0, v0x1ae4200_0;
E_0x1aca440 .event edge, v0x1adbac0_0, v0x1ad7b80_0, v0x1adb9c0_0;
S_0x1adb400 .scope module, "mux_ex2" "threemux" 4 178, 5 30, S_0x1ad7140;
 .timescale -9 -9;
v0x1adb4f0_0 .alias "in1", 31 0, v0x1ae3b90_0;
v0x1adb570_0 .alias "in2", 31 0, v0x1ae45a0_0;
v0x1adb640_0 .alias "in3", 31 0, v0x1ae2740_0;
v0x1adb750_0 .var "out", 31 0;
v0x1adb7d0_0 .alias "select", 1 0, v0x1ae2e60_0;
E_0x1ad3ab0 .event edge, v0x1ad7530_0, v0x1adb4f0_0, v0x1ad84a0_0, v0x1ad87b0_0;
S_0x1adb000 .scope module, "mux_ex3" "threemux" 4 183, 5 30, S_0x1ad7140;
 .timescale -9 -9;
v0x1adb0f0_0 .alias "in1", 31 0, v0x1ae3d00_0;
v0x1adb1b0_0 .alias "in2", 31 0, v0x1ae45a0_0;
v0x1adb230_0 .alias "in3", 31 0, v0x1ae2740_0;
v0x1adb2b0_0 .var "out", 31 0;
v0x1adb380_0 .alias "select", 1 0, v0x1ae3080_0;
E_0x1acde60 .event edge, v0x1ad7630_0, v0x1adb0f0_0, v0x1ad84a0_0, v0x1ad87b0_0;
S_0x1adacb0 .scope module, "mux_ex4" "mux" 4 188, 5 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1adade0_0 .alias "in1", 31 0, v0x1ae4f70_0;
v0x1adae80_0 .alias "in2", 31 0, v0x1ae4c00_0;
v0x1adaf00_0 .var "out", 31 0;
v0x1adaf80_0 .alias "select", 0 0, v0x1ae29a0_0;
E_0x1ace0d0 .event edge, v0x1adaf80_0, v0x1ada640_0, v0x1adae80_0;
S_0x1ada960 .scope module, "alu" "ALU" 4 192, 13 1, S_0x1ad7140;
 .timescale 0 0;
v0x1adaa70_0 .alias "ALU_control", 2 0, v0x1ae25a0_0;
v0x1adab30_0 .var "ALU_result", 31 0;
v0x1adabb0_0 .alias "read_data_1", 31 0, v0x1ae4a40_0;
v0x1adac30_0 .alias "read_data_2_or_immediate", 31 0, v0x1ae4e20_0;
E_0x1ad5490 .event edge, v0x1adaa70_0, v0x1adabb0_0, v0x1adac30_0;
S_0x1ad9ca0 .scope module, "mem_reg" "mem_reg" 4 199, 14 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1ad9d90_0 .var "aluout", 31 0;
v0x1ad9e10_0 .alias "aluoute", 31 0, v0x1ae2670_0;
v0x1ad9eb0_0 .alias "aluoutm", 31 0, v0x1ae2740_0;
v0x1ad9f30_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1ada000_0 .var "memtoreg", 0 0;
v0x1ada080_0 .alias "memtorege", 0 0, v0x1ae3650_0;
v0x1ada100_0 .alias "memtoregm", 0 0, v0x1ae3520_0;
v0x1ada1d0_0 .var "memwrite", 0 0;
v0x1ada2a0_0 .alias "memwritee", 0 0, v0x1ae33d0_0;
v0x1ada340_0 .alias "memwritem", 0 0, v0x1ae34a0_0;
v0x1ada3c0_0 .var "regwrite", 0 0;
v0x1ada440_0 .alias "regwritee", 0 0, v0x1ae43b0_0;
v0x1ada4c0_0 .alias "regwritem", 0 0, v0x1ae4670_0;
v0x1ada540_0 .var "writedata", 31 0;
v0x1ada640_0 .alias "writedatae", 31 0, v0x1ae4f70_0;
v0x1ada6e0_0 .alias "writedatam", 31 0, v0x1ae5340_0;
v0x1ada5c0_0 .var "writereg", 4 0;
v0x1ada7f0_0 .alias "writerege", 4 0, v0x1ae53c0_0;
v0x1ada760_0 .alias "writeregm", 4 0, v0x1ae5160_0;
S_0x1ad9080 .scope module, "dm" "data_memory" 4 213, 15 1, S_0x1ad7140;
 .timescale -9 -9;
L_0x1aea590 .functor BUFZ 32, L_0x1aea230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ad8e50_0 .net *"_s0", 31 0, L_0x1ae9c40; 1 drivers
v0x1ad9170_0 .net *"_s12", 31 0, L_0x1aea230; 1 drivers
v0x1ad9210_0 .net *"_s14", 32 0, L_0x1aea2d0; 1 drivers
v0x1ad92b0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x1ad9330_0 .net/s *"_s18", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x1ad93d0_0 .net *"_s2", 32 0, L_0x1ae9d10; 1 drivers
v0x1ad9470_0 .net/s *"_s20", 32 0, L_0x1aea4c0; 1 drivers
v0x1ad9510_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v0x1ad95b0_0 .net/s *"_s6", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x1ad9650_0 .net/s *"_s8", 32 0, L_0x1ae9f00; 1 drivers
v0x1ad96f0_0 .alias "address", 31 0, v0x1ae2740_0;
v0x1ad9770_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1ad97f0_0 .alias "mem_read", 0 0, v0x1ae2fb0_0;
v0x1ad9870_0 .alias "mem_write", 0 0, v0x1ae34a0_0;
v0x1ad9970 .array "mymem", 1052672 1048576, 31 0;
v0x1ad99f0_0 .alias "read_data", 31 0, v0x1ae4130_0;
v0x1ad98f0_0 .alias "std_out", 31 0, v0x1ae5060_0;
v0x1ad9b00_0 .alias "std_out_address", 31 0, v0x1ae50e0_0;
v0x1ad9c20_0 .alias "write_data", 31 0, v0x1ae5340_0;
L_0x1ae9c40 .array/port v0x1ad9970, L_0x1ae9f00;
L_0x1ae9d10 .concat [ 32 1 0 0], v0x1ad9d90_0, C4<0>;
L_0x1ae9f00 .arith/sub 33, L_0x1ae9d10, C4<000000000000100000000000000000000>;
L_0x1aea070 .functor MUXZ 32, L_0x1ae9c40, v0x1ada540_0, v0x1ada1d0_0, C4<>;
L_0x1aea230 .array/port v0x1ad9970, L_0x1aea4c0;
L_0x1aea2d0 .concat [ 32 1 0 0], v0x1ade8b0_0, C4<0>;
L_0x1aea4c0 .arith/sub 33, L_0x1aea2d0, C4<000000000000100000000000000000000>;
S_0x1ad85c0 .scope module, "wb" "wb_reg" 4 224, 16 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1ad86f0_0 .var "aluout", 31 0;
v0x1ad87b0_0 .alias "aluoutm", 31 0, v0x1ae2740_0;
v0x1ad8850_0 .alias "aluoutw", 31 0, v0x1ae27c0_0;
v0x1ad88d0_0 .alias "clk", 0 0, v0x1ae5440_0;
v0x1ad8950_0 .var "memtoreg", 0 0;
v0x1ad89d0_0 .alias "memtoregm", 0 0, v0x1ae3520_0;
v0x1ad8a50_0 .alias "memtoregw", 0 0, v0x1ae3790_0;
v0x1ad8ad0_0 .var "rd", 31 0;
v0x1ad8b50_0 .alias "rdm", 31 0, v0x1ae4130_0;
v0x1ad8bd0_0 .alias "rdw", 31 0, v0x1ae4060_0;
v0x1ad8c50_0 .var "regwrite", 0 0;
v0x1ad8cd0_0 .alias "regwritem", 0 0, v0x1ae4670_0;
v0x1ad8d50_0 .alias "regwritew", 0 0, v0x1ae4520_0;
v0x1ad8dd0_0 .var "writereg", 4 0;
v0x1ad8ef0_0 .alias "writeregm", 4 0, v0x1ae5160_0;
v0x1ad8f70_0 .alias "writeregw", 4 0, v0x1ae51e0_0;
E_0x1ad0ce0 .event posedge, v0x1ad88d0_0;
S_0x1ad82b0 .scope module, "mux_wb" "mux" 4 235, 5 1, S_0x1ad7140;
 .timescale -9 -9;
v0x1ad83a0_0 .alias "in1", 31 0, v0x1ae4060_0;
v0x1ad8420_0 .alias "in2", 31 0, v0x1ae27c0_0;
v0x1ad84a0_0 .var "out", 31 0;
v0x1ad8540_0 .alias "select", 0 0, v0x1ae3790_0;
E_0x1ad1030 .event edge, v0x1ad8540_0, v0x1ad83a0_0, v0x1ad8420_0;
S_0x1ad7230 .scope module, "hazard" "hazard" 4 242, 17 4, S_0x1ad7140;
 .timescale -9 -9;
v0x1ad73b0_0 .alias "BranchD", 0 0, v0x1ae2a70_0;
v0x1ad7430_0 .var "FlushE", 0 0;
v0x1ad74b0_0 .var "ForwardAD", 0 0;
v0x1ad7530_0 .var "ForwardAE", 1 0;
v0x1ad75b0_0 .var "ForwardBD", 0 0;
v0x1ad7630_0 .var "ForwardBE", 1 0;
v0x1ad76b0_0 .alias "MemtoRegE", 0 0, v0x1ae3650_0;
v0x1ad7730_0 .alias "MemtoRegM", 0 0, v0x1ae3520_0;
v0x1ad7800_0 .alias "RegWriteE", 0 0, v0x1ae43b0_0;
v0x1ad7880_0 .alias "RegWriteM", 0 0, v0x1ae4670_0;
v0x1ad7900_0 .alias "RegWriteW", 0 0, v0x1ae4520_0;
v0x1ad7980_0 .alias "RsD", 4 0, v0x1ae48f0_0;
v0x1ad7a00_0 .alias "RsE", 4 0, v0x1ae4970_0;
v0x1ad7a80_0 .alias "RtD", 4 0, v0x1ae46f0_0;
v0x1ad7b80_0 .alias "RtE", 4 0, v0x1ae47c0_0;
v0x1ad7c00_0 .var "StallD", 0 0;
v0x1ad7b00_0 .var "StallF", 0 0;
v0x1ad7d50_0 .alias "WriteRegE", 4 0, v0x1ae53c0_0;
v0x1ad7e70_0 .alias "WriteRegM", 4 0, v0x1ae5160_0;
v0x1ad7ef0_0 .alias "WriteRegW", 4 0, v0x1ae51e0_0;
v0x1ad7dd0_0 .var "branchstall", 0 0;
v0x1ad8020_0 .var "branchstall_1", 0 0;
v0x1ad7f70_0 .var "branchstall_2", 0 0;
v0x1ad8160_0 .var "lwstall", 0 0;
E_0x1ac86e0/0 .event edge, v0x1ad7b80_0, v0x1ad7980_0, v0x1ad7a80_0, v0x1ad76b0_0;
E_0x1ac86e0/1 .event edge, v0x1ad73b0_0, v0x1ad7800_0, v0x1ad7d50_0, v0x1ad7730_0;
E_0x1ac86e0/2 .event edge, v0x1ad7e70_0, v0x1ad8020_0, v0x1ad7f70_0, v0x1ad8160_0;
E_0x1ac86e0/3 .event edge, v0x1ad7dd0_0, v0x1ad7880_0, v0x1ad7a00_0, v0x1ad7ef0_0;
E_0x1ac86e0/4 .event edge, v0x1ad7900_0;
E_0x1ac86e0 .event/or E_0x1ac86e0/0, E_0x1ac86e0/1, E_0x1ac86e0/2, E_0x1ac86e0/3, E_0x1ac86e0/4;
    .scope S_0x1a90140;
T_0 ;
    %movi 8, 4194352, 32;
    %set/v v0x1ac7c00_0, 8, 32;
    %end;
    .thread T_0;
    .scope S_0x1a90140;
T_1 ;
    %wait E_0x1a92520;
    %load/v 8, v0x1ac7ca0_0, 32;
    %set/v v0x1ac7c00_0, 8, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ad37a0;
T_2 ;
    %movi 8, 4194352, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad3a30_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x1ad37a0;
T_3 ;
    %wait E_0x1ad3890;
    %load/v 8, v0x1ad3ae0_0, 1;
    %inv 8, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0x1ad38c0_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0x1ad39b0_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %set/v v0x1ad3a30_0, 9, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1ad3360;
T_4 ;
    %movi 8, 1048584, 32;
    %set/v v0x1ad3640_0, 8, 32;
    %end;
    .thread T_4;
    .scope S_0x1ad3360;
T_5 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1ad36f0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %inv 4, 1;
    %jmp/0xz  T_5.0, 4;
    %load/v 8, v0x1ad34f0_0, 32;
    %set/v v0x1ad3640_0, 8, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ad1560;
T_6 ;
    %vpi_call 7 11 "$readmemh", "hello.s", v0x1ad1ba0;
    %end;
    .thread T_6;
    .scope S_0x1ad1560;
T_7 ;
    %wait E_0x1ad1650;
    %load/v 40, v0x1ad3210_0, 30;
    %mov 70, 0, 1;
    %mov 71, 0, 1;
    %subi 40, 1048576, 32;
    %ix/get/s 3, 40, 32;
    %load/av 8, v0x1ad1ba0, 32;
    %set/v v0x1ad32b0_0, 8, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1ad1310;
T_8 ;
    %wait E_0x1ad1400;
    %load/v 8, v0x1ad1430_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0x1ad14b0_0, 8, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1ad0d10;
T_9 ;
    %set/v v0x1ad0f00_0, 0, 32;
    %set/v v0x1ad1060_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x1ad0d10;
T_10 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1ad1260_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1ad0e80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x1ad11e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad0f00_0, 0, 8;
    %load/v 8, v0x1ad1160_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad1060_0, 0, 8;
T_10.0 ;
    %load/v 8, v0x1ad0e80_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad0f00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad1060_0, 0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1ad02a0;
T_11 ;
    %set/v v0x1ad0780_0, 0, 1;
    %set/v v0x1ad0580_0, 0, 1;
    %set/v v0x1ad04b0_0, 0, 1;
    %set/v v0x1ad0600_0, 0, 1;
    %set/v v0x1ad0680_0, 0, 1;
    %set/v v0x1ad0430_0, 0, 3;
    %set/v v0x1ad0880_0, 0, 1;
    %set/v v0x1ad0390_0, 0, 1;
    %set/v v0x1ad0700_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x1ad02a0;
T_12 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1ad0a30_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad0ab0_0, 6;
    %cmp/u 9, 2, 6;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 10 33 "$display", "control module: instruction being decoded: %x", v0x1ad0a30_0;
    %load/v 8, v0x1ad0ab0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_12.4, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_12.5, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_12.6, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_12.8, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_12.9, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_12.10, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_12.11, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_12.12, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_12.13, 6;
    %vpi_call 10 147 "$display", "%b: That's not a supported instruction!", v0x1ad0ab0_0;
    %jmp T_12.15;
T_12.2 ;
    %vpi_call 10 36 "$display", "%b: ADDI", v0x1ad0ab0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0390_0, 0, 1;
    %jmp T_12.15;
T_12.3 ;
    %vpi_call 10 42 "$display", "%b: ORI", v0x1ad0ab0_0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0390_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %vpi_call 10 48 "$display", "%b: LW", v0x1ad0ab0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0680_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0390_0, 0, 1;
    %jmp T_12.15;
T_12.5 ;
    %vpi_call 10 56 "$display", "%b: SW", v0x1ad0ab0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0390_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0700_0, 0, 1;
    %jmp T_12.15;
T_12.6 ;
    %vpi_call 10 62 "$display", "%b: BEQ", v0x1ad0ab0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad04b0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %jmp T_12.15;
T_12.7 ;
    %vpi_call 10 67 "$display", "%b: BNE", v0x1ad0ab0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad04b0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %jmp T_12.15;
T_12.8 ;
    %vpi_call 10 72 "$display", "%b: J", v0x1ad0ab0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0580_0, 0, 1;
    %jmp T_12.15;
T_12.9 ;
    %vpi_call 10 76 "$display", "%b: JAL", v0x1ad0ab0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0580_0, 0, 1;
    %jmp T_12.15;
T_12.10 ;
    %vpi_call 10 80 "$display", "%b: ADDIU", v0x1ad0ab0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0390_0, 0, 1;
    %jmp T_12.15;
T_12.11 ;
    %vpi_call 10 86 "$display", "%b: SLTIU", v0x1ad0ab0_0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0390_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %vpi_call 10 92 "$display", "%b: LUI", v0x1ad0ab0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0390_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %vpi_call 10 98 "$display", "Special instruction detected: %x", v0x1ad0a30_0;
    %vpi_call 10 99 "$display", "%b: SPECIAL", v0x1ad0ab0_0;
    %load/v 8, v0x1ad09b0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_12.16, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_12.17, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_12.18, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_12.19, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_12.20, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_12.21, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_12.22, 6;
    %vpi_call 10 143 "$display", "funct: %b: That's not a supported funct!", v0x1ad09b0_0;
    %jmp T_12.24;
T_12.16 ;
    %vpi_call 10 102 "$display", "funct: %b: ADD", v0x1ad09b0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0780_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %jmp T_12.24;
T_12.17 ;
    %vpi_call 10 108 "$display", "funct: %b: SUB", v0x1ad09b0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0780_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %jmp T_12.24;
T_12.18 ;
    %vpi_call 10 114 "$display", "funct: %b: AND", v0x1ad09b0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0780_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %jmp T_12.24;
T_12.19 ;
    %vpi_call 10 120 "$display", "funct: %b: OR", v0x1ad09b0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0780_0, 0, 1;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %jmp T_12.24;
T_12.20 ;
    %vpi_call 10 126 "$display", "funct: %b: SLT", v0x1ad09b0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0780_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad0430_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0880_0, 0, 1;
    %jmp T_12.24;
T_12.21 ;
    %vpi_call 10 132 "$display", "funct: %b: JR", v0x1ad09b0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad0580_0, 0, 1;
    %jmp T_12.24;
T_12.22 ;
    %load/v 8, v0x1ad0c60_0, 32;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_12.25, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_12.26, 6;
    %vpi_call 10 139 "$display", "vreg = %x, Syscall, but not a supported one!", v0x1ad0c60_0;
    %jmp T_12.28;
T_12.25 ;
    %vpi_call 10 137 "$display", "%s", v0x1ad0b30_0;
    %jmp T_12.28;
T_12.26 ;
    %vpi_call 10 138 "$finish";
    %jmp T_12.28;
T_12.28 ;
    %jmp T_12.24;
T_12.24 ;
    %jmp T_12.15;
T_12.15 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1acf6d0;
T_13 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0x1acfe60, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x1acfe60, 0, 32;
    %set/v v0x1acf920_0, 0, 32;
    %set/v v0x1acf9c0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x1acf6d0;
T_14 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1acfd40_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x1ad0120_0, 32;
    %ix/getv 3, v0x1ad0220_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1acfe60, 8, 32;
t_0 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1acf6d0;
T_15 ;
    %wait E_0x1acf7c0;
    %ix/getv 3, v0x1acfbe0_0;
    %load/av 8, v0x1acfe60, 32;
    %set/v v0x1acf920_0, 8, 32;
    %ix/getv 3, v0x1acfca0_0;
    %load/av 8, v0x1acfe60, 32;
    %set/v v0x1acf9c0_0, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1acfe60, 32;
    %set/v v0x1ad0080_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1acfe60, 32;
    %set/v v0x1acff60_0, 8, 32;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1acf300;
T_16 ;
    %wait E_0x1acf3f0;
    %load/v 8, v0x1acf5f0_0, 1;
    %inv 8, 1;
    %jmp/0  T_16.0, 8;
    %load/v 9, v0x1acf420_0, 32;
    %jmp/1  T_16.2, 8;
T_16.0 ; End of true expr.
    %load/v 41, v0x1acf4f0_0, 32;
    %jmp/0  T_16.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_16.2;
T_16.1 ;
    %mov 9, 41, 32; Return false value
T_16.2 ;
    %set/v v0x1acf570_0, 9, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1acef20;
T_17 ;
    %wait E_0x1acedd0;
    %load/v 8, v0x1acf220_0, 1;
    %inv 8, 1;
    %jmp/0  T_17.0, 8;
    %load/v 9, v0x1acf050_0, 32;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %load/v 41, v0x1acf120_0, 32;
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 41, 32; Return false value
T_17.2 ;
    %set/v v0x1acf1a0_0, 9, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1aceae0;
T_18 ;
    %wait E_0x1ace6a0;
    %load/v 8, v0x1acee00_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.0, 4;
    %load/x1p 56, v0x1acee00_0, 1;
    %jmp T_18.1;
T_18.0 ;
    %mov 56, 2, 1;
T_18.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %set/v v0x1aced50_0, 8, 32;
    %load/v 8, v0x1aced50_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x1acee80_0, 8, 32;
    %load/v 8, v0x1aced50_0, 32;
    %set/v v0x1acecd0_0, 8, 32;
    %load/v 8, v0x1acee80_0, 32;
    %load/v 40, v0x1acec50_0, 32;
    %add 8, 40, 32;
    %set/v v0x1acebd0_0, 8, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1acd010;
T_19 ;
    %set/v v0x1acd970_0, 0, 32;
    %set/v v0x1acdd60_0, 0, 32;
    %set/v v0x1ace780_0, 0, 32;
    %set/v v0x1ace280_0, 0, 1;
    %set/v v0x1acd6f0_0, 0, 1;
    %set/v v0x1acd870_0, 0, 1;
    %set/v v0x1acd310_0, 0, 1;
    %set/v v0x1acdf10_0, 0, 1;
    %set/v v0x1acd100_0, 0, 3;
    %set/v v0x1ace300_0, 0, 5;
    %set/v v0x1ace700_0, 0, 5;
    %set/v v0x1acda90_0, 0, 5;
    %end;
    .thread T_19;
    .scope S_0x1acd010;
T_20 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1acd640_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x1ace1a0_0, 1;
    %set/v v0x1ace280_0, 8, 1;
    %load/v 8, v0x1acd770_0, 1;
    %set/v v0x1acd6f0_0, 8, 1;
    %load/v 8, v0x1acd8f0_0, 1;
    %set/v v0x1acd870_0, 8, 1;
    %load/v 8, v0x1acd3c0_0, 1;
    %set/v v0x1acd310_0, 8, 1;
    %load/v 8, v0x1ace120_0, 1;
    %set/v v0x1acdf10_0, 8, 1;
    %load/v 8, v0x1acd1c0_0, 3;
    %set/v v0x1acd100_0, 8, 3;
    %load/v 8, v0x1acdbc0_0, 32;
    %set/v v0x1acd970_0, 8, 32;
    %load/v 8, v0x1acdc40_0, 32;
    %set/v v0x1acdd60_0, 8, 32;
    %load/v 8, v0x1ace800_0, 32;
    %set/v v0x1ace780_0, 8, 32;
    %load/v 8, v0x1ace570_0, 5;
    %set/v v0x1ace300_0, 8, 5;
    %load/v 8, v0x1ace5f0_0, 5;
    %set/v v0x1ace700_0, 8, 5;
    %load/v 8, v0x1acdde0_0, 5;
    %set/v v0x1acda90_0, 8, 5;
    %jmp T_20.1;
T_20.0 ;
    %set/v v0x1ace280_0, 0, 1;
    %set/v v0x1acd6f0_0, 0, 1;
    %set/v v0x1acd870_0, 0, 1;
    %set/v v0x1acd310_0, 0, 1;
    %set/v v0x1acdf10_0, 0, 1;
    %set/v v0x1acd100_0, 0, 3;
    %set/v v0x1acd970_0, 0, 32;
    %set/v v0x1acdd60_0, 0, 32;
    %set/v v0x1ace780_0, 0, 32;
    %set/v v0x1ace300_0, 0, 5;
    %set/v v0x1ace700_0, 0, 5;
    %set/v v0x1acda90_0, 0, 5;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1acccc0;
T_21 ;
    %wait E_0x1accdb0;
    %load/v 8, v0x1accf90_0, 1;
    %inv 8, 1;
    %jmp/0  T_21.0, 8;
    %load/v 9, v0x1accde0_0, 5;
    %jmp/1  T_21.2, 8;
T_21.0 ; End of true expr.
    %load/v 14, v0x1acce90_0, 5;
    %jmp/0  T_21.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_21.2;
T_21.1 ;
    %mov 9, 14, 5; Return false value
T_21.2 ;
    %set/v v0x1accf10_0, 9, 5;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1acc7b0;
T_22 ;
    %wait E_0x1acc8a0;
    %load/v 8, v0x1accc10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_22.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_22.4;
T_22.0 ;
    %load/v 8, v0x1acc900_0, 32;
    %set/v v0x1accb60_0, 8, 32;
    %jmp T_22.4;
T_22.1 ;
    %load/v 8, v0x1acc980_0, 32;
    %set/v v0x1accb60_0, 8, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/v 8, v0x1acca50_0, 32;
    %set/v v0x1accb60_0, 8, 32;
    %jmp T_22.4;
T_22.4 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1acc2f0;
T_23 ;
    %wait E_0x1acc3e0;
    %load/v 8, v0x1acc730_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_23.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_23.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_23.4;
T_23.0 ;
    %load/v 8, v0x1acc440_0, 32;
    %set/v v0x1acc630_0, 8, 32;
    %jmp T_23.4;
T_23.1 ;
    %load/v 8, v0x1acc500_0, 32;
    %set/v v0x1acc630_0, 8, 32;
    %jmp T_23.4;
T_23.2 ;
    %load/v 8, v0x1acc5b0_0, 32;
    %set/v v0x1acc630_0, 8, 32;
    %jmp T_23.4;
T_23.4 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1acbee0;
T_24 ;
    %wait E_0x1acbfd0;
    %load/v 8, v0x1acc240_0, 1;
    %inv 8, 1;
    %jmp/0  T_24.0, 8;
    %load/v 9, v0x1acc040_0, 32;
    %jmp/1  T_24.2, 8;
T_24.0 ; End of true expr.
    %load/v 41, v0x1acc110_0, 32;
    %jmp/0  T_24.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_24.2;
T_24.1 ;
    %mov 9, 41, 32; Return false value
T_24.2 ;
    %set/v v0x1acc190_0, 9, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1acbb30;
T_25 ;
    %wait E_0x1aca040;
    %load/v 8, v0x1acbc40_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_25.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_25.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_25.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_25.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_25.4, 6;
    %vpi_call 13 22 "$display", "That's not a supported ALUop!";
    %jmp T_25.6;
T_25.0 ;
    %load/v 8, v0x1acbdb0_0, 32;
    %load/v 40, v0x1acbe30_0, 32;
    %and 8, 40, 32;
    %set/v v0x1acbd00_0, 8, 32;
    %jmp T_25.6;
T_25.1 ;
    %load/v 8, v0x1acbdb0_0, 32;
    %load/v 40, v0x1acbe30_0, 32;
    %or 8, 40, 32;
    %set/v v0x1acbd00_0, 8, 32;
    %jmp T_25.6;
T_25.2 ;
    %load/v 8, v0x1acbdb0_0, 32;
    %load/v 40, v0x1acbe30_0, 32;
    %add 8, 40, 32;
    %set/v v0x1acbd00_0, 8, 32;
    %jmp T_25.6;
T_25.3 ;
    %load/v 8, v0x1acbdb0_0, 32;
    %load/v 40, v0x1acbe30_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1acbd00_0, 8, 32;
    %jmp T_25.6;
T_25.4 ;
    %load/v 8, v0x1acbdb0_0, 32;
    %load/v 40, v0x1acbe30_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_25.7, 5;
    %load/v 8, v0x1acbdb0_0, 32;
    %set/v v0x1acbd00_0, 8, 32;
    %jmp T_25.8;
T_25.7 ;
    %load/v 8, v0x1acbe30_0, 32;
    %set/v v0x1acbd00_0, 8, 32;
T_25.8 ;
    %jmp T_25.6;
T_25.6 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1acae40;
T_26 ;
    %set/v v0x1acaf30_0, 0, 32;
    %set/v v0x1acb760_0, 0, 5;
    %set/v v0x1acb560_0, 0, 1;
    %set/v v0x1acb1a0_0, 0, 1;
    %set/v v0x1acb370_0, 0, 1;
    %set/v v0x1acb760_0, 0, 5;
    %end;
    .thread T_26;
    .scope S_0x1acae40;
T_27 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1acb5e0_0, 1;
    %set/v v0x1acb560_0, 8, 1;
    %load/v 8, v0x1acb220_0, 1;
    %set/v v0x1acb1a0_0, 8, 1;
    %load/v 8, v0x1acb440_0, 1;
    %set/v v0x1acb370_0, 8, 1;
    %load/v 8, v0x1acafb0_0, 32;
    %set/v v0x1acaf30_0, 8, 32;
    %load/v 8, v0x1acb7e0_0, 32;
    %set/v v0x1acb6e0_0, 8, 32;
    %load/v 8, v0x1acb990_0, 5;
    %set/v v0x1acb760_0, 8, 5;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1aca1b0;
T_28 ;
    %vpi_call 15 14 "$readmemh", "hello.s", v0x1acaae0;
    %end;
    .thread T_28;
    .scope S_0x1aca1b0;
T_29 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1aca9e0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %load/v 8, v0x1acadc0_0, 32;
    %load/v 40, v0x1aca830_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1acaae0, 0, 8;
t_1 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1ac9560;
T_30 ;
    %set/v v0x1ac96c0_0, 0, 32;
    %set/v v0x1ac9b30_0, 0, 32;
    %set/v v0x1ac9ce0_0, 0, 1;
    %set/v v0x1ac9980_0, 0, 1;
    %set/v v0x1ac9ec0_0, 0, 5;
    %end;
    .thread T_30;
    .scope S_0x1ac9560;
T_31 ;
    %wait E_0x1ac9650;
    %load/v 8, v0x1ac9d60_0, 1;
    %set/v v0x1ac9ce0_0, 8, 1;
    %load/v 8, v0x1ac9a00_0, 1;
    %set/v v0x1ac9980_0, 8, 1;
    %load/v 8, v0x1ac9780_0, 32;
    %set/v v0x1ac96c0_0, 8, 32;
    %load/v 8, v0x1ac9bb0_0, 32;
    %set/v v0x1ac9b30_0, 8, 32;
    %load/v 8, v0x1ac9fc0_0, 5;
    %set/v v0x1ac9ec0_0, 8, 5;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1ac9220;
T_32 ;
    %wait E_0x1ac8280;
    %load/v 8, v0x1ac94b0_0, 1;
    %inv 8, 1;
    %jmp/0  T_32.0, 8;
    %load/v 9, v0x1ac9310_0, 32;
    %jmp/1  T_32.2, 8;
T_32.0 ; End of true expr.
    %load/v 41, v0x1ac9390_0, 32;
    %jmp/0  T_32.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_32.2;
T_32.1 ;
    %mov 9, 41, 32; Return false value
T_32.2 ;
    %set/v v0x1ac9410_0, 9, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1ac7e30;
T_33 ;
    %set/v v0x1ac90d0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x1ac7e30;
T_34 ;
    %set/v v0x1ac8d40_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x1ac7e30;
T_35 ;
    %set/v v0x1ac8f90_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x1ac7e30;
T_36 ;
    %set/v v0x1ac8ee0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x1ac7e30;
T_37 ;
    %set/v v0x1ac8a30_0, 0, 1;
    %set/v v0x1ac8b70_0, 0, 1;
    %set/v v0x1ac8160_0, 0, 1;
    %set/v v0x1ac82b0_0, 0, 1;
    %set/v v0x1ac8200_0, 0, 2;
    %set/v v0x1ac8350_0, 0, 2;
    %set/v v0x1ac80c0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x1ac7e30;
T_38 ;
    %wait E_0x1ac7f20;
    %load/v 8, v0x1ac8ad0_0, 5;
    %load/v 13, v0x1ac8800_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1ac8ad0_0, 5;
    %load/v 14, v0x1ac89b0_0, 5;
    %cmp/u 9, 14, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1ac8430_0, 1;
    %and 8, 9, 1;
    %set/v v0x1ac90d0_0, 8, 1;
    %load/v 8, v0x1ac8000_0, 1;
    %load/v 9, v0x1ac85c0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8cc0_0, 5;
    %load/v 14, v0x1ac8800_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1ac8cc0_0, 5;
    %load/v 15, v0x1ac89b0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1ac8f90_0, 8, 1;
    %load/v 8, v0x1ac8000_0, 1;
    %load/v 9, v0x1ac84d0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8de0_0, 5;
    %load/v 14, v0x1ac8800_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1ac8de0_0, 5;
    %load/v 15, v0x1ac89b0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1ac8ee0_0, 8, 1;
    %load/v 8, v0x1ac8f90_0, 1;
    %load/v 9, v0x1ac8ee0_0, 1;
    %or 8, 9, 1;
    %set/v v0x1ac8d40_0, 8, 1;
    %load/v 8, v0x1ac90d0_0, 1;
    %load/v 9, v0x1ac8d40_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_38.0, 8;
    %set/v v0x1ac8a30_0, 1, 1;
    %set/v v0x1ac8b70_0, 1, 1;
    %set/v v0x1ac80c0_0, 1, 1;
    %jmp T_38.1;
T_38.0 ;
    %set/v v0x1ac8a30_0, 0, 1;
    %set/v v0x1ac8b70_0, 0, 1;
    %set/v v0x1ac80c0_0, 0, 1;
T_38.1 ;
    %load/v 8, v0x1ac8800_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ac8800_0, 5;
    %load/v 14, v0x1ac8de0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8660_0, 1;
    %and 8, 9, 1;
    %set/v v0x1ac8160_0, 8, 1;
    %load/v 8, v0x1ac89b0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ac89b0_0, 5;
    %load/v 14, v0x1ac8de0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8660_0, 1;
    %and 8, 9, 1;
    %set/v v0x1ac82b0_0, 8, 1;
    %load/v 8, v0x1ac8910_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ac8910_0, 5;
    %load/v 14, v0x1ac8de0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8660_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.2, 8;
    %movi 8, 2, 2;
    %set/v v0x1ac8200_0, 8, 2;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x1ac8910_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ac8910_0, 5;
    %load/v 14, v0x1ac8e60_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8760_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.4, 8;
    %movi 8, 1, 2;
    %set/v v0x1ac8200_0, 8, 2;
    %jmp T_38.5;
T_38.4 ;
    %set/v v0x1ac8200_0, 0, 2;
T_38.5 ;
T_38.3 ;
    %load/v 8, v0x1ac8ad0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ac8ad0_0, 5;
    %load/v 14, v0x1ac8de0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8660_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.6, 8;
    %movi 8, 2, 2;
    %set/v v0x1ac8350_0, 8, 2;
    %jmp T_38.7;
T_38.6 ;
    %load/v 8, v0x1ac8ad0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ac8ad0_0, 5;
    %load/v 14, v0x1ac8e60_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ac8760_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.8, 8;
    %movi 8, 1, 2;
    %set/v v0x1ac8350_0, 8, 2;
    %jmp T_38.9;
T_38.8 ;
    %set/v v0x1ac8350_0, 0, 2;
T_38.9 ;
T_38.7 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1ac7d40;
T_39 ;
    %vpi_call 4 264 "$monitor", $time, " instrD= %x, instrF = %x, RD1_D = %x, RD2_D = %x", v0x1acf890_0, v0x1ad7040_0, v0x1ad5340_0, v0x1ad54c0_0;
    %end;
    .thread T_39;
    .scope S_0x1a6f110;
T_40 ;
    %set/v v0x1ad70c0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x1a6f110;
T_41 ;
    %delay 1, 0;
    %load/v 8, v0x1ad70c0_0, 1;
    %inv 8, 1;
    %set/v v0x1ad70c0_0, 8, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1a6f110;
T_42 ;
    %delay 100, 0;
    %vpi_call 3 7 "$finish";
    %end;
    .thread T_42;
    .scope S_0x1ae20e0;
T_43 ;
    %movi 8, 4194352, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ae2370_0, 0, 8;
    %end;
    .thread T_43;
    .scope S_0x1ae20e0;
T_44 ;
    %wait E_0x1ae21d0;
    %load/v 8, v0x1ae2420_0, 1;
    %inv 8, 1;
    %jmp/0  T_44.0, 8;
    %load/v 9, v0x1ae2200_0, 32;
    %jmp/1  T_44.2, 8;
T_44.0 ; End of true expr.
    %load/v 41, v0x1ae22f0_0, 32;
    %jmp/0  T_44.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_44.2;
T_44.1 ;
    %mov 9, 41, 32; Return false value
T_44.2 ;
    %set/v v0x1ae2370_0, 9, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1ae1ca0;
T_45 ;
    %movi 8, 1048584, 32;
    %set/v v0x1ae1f80_0, 8, 32;
    %end;
    .thread T_45;
    .scope S_0x1ae1ca0;
T_46 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1ae2030_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %inv 4, 1;
    %jmp/0xz  T_46.0, 4;
    %load/v 8, v0x1ae1e30_0, 32;
    %set/v v0x1ae1f80_0, 8, 32;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1adfea0;
T_47 ;
    %vpi_call 7 11 "$readmemh", "hello.s", v0x1ae04e0;
    %end;
    .thread T_47;
    .scope S_0x1adfea0;
T_48 ;
    %wait E_0x1adff90;
    %load/v 40, v0x1ae1b50_0, 30;
    %mov 70, 0, 1;
    %mov 71, 0, 1;
    %subi 40, 1048576, 32;
    %ix/get/s 3, 40, 32;
    %load/av 8, v0x1ae04e0, 32;
    %set/v v0x1ae1bf0_0, 8, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1adfc30;
T_49 ;
    %wait E_0x1adfd20;
    %load/v 8, v0x1adfd50_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0x1adfdf0_0, 8, 32;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1adf630;
T_50 ;
    %set/v v0x1adf820_0, 0, 32;
    %set/v v0x1adf980_0, 0, 32;
    %end;
    .thread T_50;
    .scope S_0x1adf630;
T_51 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1adfb80_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1adf7a0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.0, 8;
    %load/v 8, v0x1adfb00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1adf820_0, 0, 8;
    %load/v 8, v0x1adfa80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1adf980_0, 0, 8;
T_51.0 ;
    %load/v 8, v0x1adf7a0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_51.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1adf820_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1adf980_0, 0, 0;
T_51.2 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1adebf0;
T_52 ;
    %set/v v0x1adf0d0_0, 0, 1;
    %set/v v0x1adeed0_0, 0, 1;
    %set/v v0x1adee00_0, 0, 1;
    %set/v v0x1adef50_0, 0, 1;
    %set/v v0x1adefd0_0, 0, 1;
    %set/v v0x1aded80_0, 0, 3;
    %set/v v0x1adf1d0_0, 0, 1;
    %set/v v0x1adece0_0, 0, 1;
    %set/v v0x1adf050_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x1adebf0;
T_53 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1adf350_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1adf3d0_0, 6;
    %cmp/u 9, 2, 6;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_53.0, 8;
    %vpi_call 10 33 "$display", "control module: instruction being decoded: %x", v0x1adf350_0;
    %load/v 8, v0x1adf3d0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_53.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_53.3, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_53.4, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_53.5, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_53.6, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_53.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_53.8, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_53.9, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_53.10, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_53.11, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_53.12, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_53.13, 6;
    %vpi_call 10 147 "$display", "%b: That's not a supported instruction!", v0x1adf3d0_0;
    %jmp T_53.15;
T_53.2 ;
    %vpi_call 10 36 "$display", "%b: ADDI", v0x1adf3d0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adece0_0, 0, 1;
    %jmp T_53.15;
T_53.3 ;
    %vpi_call 10 42 "$display", "%b: ORI", v0x1adf3d0_0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adece0_0, 0, 1;
    %jmp T_53.15;
T_53.4 ;
    %vpi_call 10 48 "$display", "%b: LW", v0x1adf3d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adef50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adefd0_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adece0_0, 0, 1;
    %jmp T_53.15;
T_53.5 ;
    %vpi_call 10 56 "$display", "%b: SW", v0x1adf3d0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adece0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf050_0, 0, 1;
    %jmp T_53.15;
T_53.6 ;
    %vpi_call 10 62 "$display", "%b: BEQ", v0x1adf3d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adee00_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %jmp T_53.15;
T_53.7 ;
    %vpi_call 10 67 "$display", "%b: BNE", v0x1adf3d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adee00_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %jmp T_53.15;
T_53.8 ;
    %vpi_call 10 72 "$display", "%b: J", v0x1adf3d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adeed0_0, 0, 1;
    %jmp T_53.15;
T_53.9 ;
    %vpi_call 10 76 "$display", "%b: JAL", v0x1adf3d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adeed0_0, 0, 1;
    %jmp T_53.15;
T_53.10 ;
    %vpi_call 10 80 "$display", "%b: ADDIU", v0x1adf3d0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adece0_0, 0, 1;
    %jmp T_53.15;
T_53.11 ;
    %vpi_call 10 86 "$display", "%b: SLTIU", v0x1adf3d0_0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adece0_0, 0, 1;
    %jmp T_53.15;
T_53.12 ;
    %vpi_call 10 92 "$display", "%b: LUI", v0x1adf3d0_0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adece0_0, 0, 1;
    %jmp T_53.15;
T_53.13 ;
    %vpi_call 10 98 "$display", "Special instruction detected: %x", v0x1adf350_0;
    %vpi_call 10 99 "$display", "%b: SPECIAL", v0x1adf3d0_0;
    %load/v 8, v0x1adf2d0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_53.16, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_53.17, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_53.18, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_53.19, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_53.20, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_53.21, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_53.22, 6;
    %vpi_call 10 143 "$display", "funct: %b: That's not a supported funct!", v0x1adf2d0_0;
    %jmp T_53.24;
T_53.16 ;
    %vpi_call 10 102 "$display", "funct: %b: ADD", v0x1adf2d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf0d0_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %jmp T_53.24;
T_53.17 ;
    %vpi_call 10 108 "$display", "funct: %b: SUB", v0x1adf2d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf0d0_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %jmp T_53.24;
T_53.18 ;
    %vpi_call 10 114 "$display", "funct: %b: AND", v0x1adf2d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf0d0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %jmp T_53.24;
T_53.19 ;
    %vpi_call 10 120 "$display", "funct: %b: OR", v0x1adf2d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf0d0_0, 0, 1;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %jmp T_53.24;
T_53.20 ;
    %vpi_call 10 126 "$display", "funct: %b: SLT", v0x1adf2d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf0d0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1aded80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adf1d0_0, 0, 1;
    %jmp T_53.24;
T_53.21 ;
    %vpi_call 10 132 "$display", "funct: %b: JR", v0x1adf2d0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adeed0_0, 0, 1;
    %jmp T_53.24;
T_53.22 ;
    %load/v 8, v0x1adf580_0, 32;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_53.25, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_53.26, 6;
    %vpi_call 10 139 "$display", "vreg = %x, Syscall, but not a supported one!", v0x1adf580_0;
    %jmp T_53.28;
T_53.25 ;
    %vpi_call 10 137 "$display", "%s", v0x1adf450_0;
    %jmp T_53.28;
T_53.26 ;
    %vpi_call 10 138 "$finish";
    %jmp T_53.28;
T_53.28 ;
    %jmp T_53.24;
T_53.24 ;
    %jmp T_53.15;
T_53.15 ;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1ade060;
T_54 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0x1ade7b0, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x1ade7b0, 0, 32;
    %set/v v0x1ade2b0_0, 0, 32;
    %set/v v0x1ade350_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0x1ade060;
T_55 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1ade690_0, 1;
    %jmp/0xz  T_55.0, 8;
    %load/v 8, v0x1adea70_0, 32;
    %ix/getv 3, v0x1adeb70_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ade7b0, 8, 32;
t_2 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1ade060;
T_56 ;
    %wait E_0x1ade150;
    %ix/getv 3, v0x1ade570_0;
    %load/av 8, v0x1ade7b0, 32;
    %set/v v0x1ade2b0_0, 8, 32;
    %ix/getv 3, v0x1ade5f0_0;
    %load/av 8, v0x1ade7b0, 32;
    %set/v v0x1ade350_0, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ade7b0, 32;
    %set/v v0x1ade9d0_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ade7b0, 32;
    %set/v v0x1ade8b0_0, 8, 32;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1addc90;
T_57 ;
    %wait E_0x1addd80;
    %load/v 8, v0x1addf80_0, 1;
    %inv 8, 1;
    %jmp/0  T_57.0, 8;
    %load/v 9, v0x1adddb0_0, 32;
    %jmp/1  T_57.2, 8;
T_57.0 ; End of true expr.
    %load/v 41, v0x1adde80_0, 32;
    %jmp/0  T_57.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_57.2;
T_57.1 ;
    %mov 9, 41, 32; Return false value
T_57.2 ;
    %set/v v0x1addf00_0, 9, 32;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1add8b0;
T_58 ;
    %wait E_0x1add760;
    %load/v 8, v0x1addbb0_0, 1;
    %inv 8, 1;
    %jmp/0  T_58.0, 8;
    %load/v 9, v0x1add9e0_0, 32;
    %jmp/1  T_58.2, 8;
T_58.0 ; End of true expr.
    %load/v 41, v0x1addab0_0, 32;
    %jmp/0  T_58.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_58.2;
T_58.1 ;
    %mov 9, 41, 32; Return false value
T_58.2 ;
    %set/v v0x1addb30_0, 9, 32;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1add440;
T_59 ;
    %wait E_0x1adccb0;
    %load/v 8, v0x1add790_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_59.0, 4;
    %load/x1p 56, v0x1add790_0, 1;
    %jmp T_59.1;
T_59.0 ;
    %mov 56, 2, 1;
T_59.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %set/v v0x1add6e0_0, 8, 32;
    %load/v 8, v0x1add6e0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x1add810_0, 8, 32;
    %load/v 8, v0x1add6e0_0, 32;
    %set/v v0x1add630_0, 8, 32;
    %load/v 8, v0x1add810_0, 32;
    %load/v 40, v0x1add5b0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1add530_0, 8, 32;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1adbb40;
T_60 ;
    %set/v v0x1adc3e0_0, 0, 32;
    %set/v v0x1adc7d0_0, 0, 32;
    %set/v v0x1add060_0, 0, 32;
    %set/v v0x1adccf0_0, 0, 1;
    %set/v v0x1adc160_0, 0, 1;
    %set/v v0x1adc2e0_0, 0, 1;
    %set/v v0x1adbe10_0, 0, 1;
    %set/v v0x1adc980_0, 0, 1;
    %set/v v0x1adbc30_0, 0, 3;
    %set/v v0x1adcd70_0, 0, 5;
    %set/v v0x1adcf60_0, 0, 5;
    %set/v v0x1adc500_0, 0, 5;
    %end;
    .thread T_60;
    .scope S_0x1adbb40;
T_61 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1adc0e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_61.0, 8;
    %load/v 8, v0x1adcc10_0, 1;
    %set/v v0x1adccf0_0, 8, 1;
    %load/v 8, v0x1adc1e0_0, 1;
    %set/v v0x1adc160_0, 8, 1;
    %load/v 8, v0x1adc360_0, 1;
    %set/v v0x1adc2e0_0, 8, 1;
    %load/v 8, v0x1adbe90_0, 1;
    %set/v v0x1adbe10_0, 8, 1;
    %load/v 8, v0x1adcb90_0, 1;
    %set/v v0x1adc980_0, 8, 1;
    %load/v 8, v0x1adbcf0_0, 3;
    %set/v v0x1adbc30_0, 8, 3;
    %load/v 8, v0x1adc630_0, 32;
    %set/v v0x1adc3e0_0, 8, 32;
    %load/v 8, v0x1adc6b0_0, 32;
    %set/v v0x1adc7d0_0, 8, 32;
    %load/v 8, v0x1add0e0_0, 32;
    %set/v v0x1add060_0, 8, 32;
    %load/v 8, v0x1adcfe0_0, 5;
    %set/v v0x1adcd70_0, 8, 5;
    %load/v 8, v0x1add180_0, 5;
    %set/v v0x1adcf60_0, 8, 5;
    %load/v 8, v0x1adc850_0, 5;
    %set/v v0x1adc500_0, 8, 5;
    %jmp T_61.1;
T_61.0 ;
    %set/v v0x1adccf0_0, 0, 1;
    %set/v v0x1adc160_0, 0, 1;
    %set/v v0x1adc2e0_0, 0, 1;
    %set/v v0x1adbe10_0, 0, 1;
    %set/v v0x1adc980_0, 0, 1;
    %set/v v0x1adbc30_0, 0, 3;
    %set/v v0x1adc3e0_0, 0, 32;
    %set/v v0x1adc7d0_0, 0, 32;
    %set/v v0x1add060_0, 0, 32;
    %set/v v0x1adcd70_0, 0, 5;
    %set/v v0x1adcf60_0, 0, 5;
    %set/v v0x1adc500_0, 0, 5;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1adb850;
T_62 ;
    %wait E_0x1aca440;
    %load/v 8, v0x1adbac0_0, 1;
    %inv 8, 1;
    %jmp/0  T_62.0, 8;
    %load/v 9, v0x1adb940_0, 5;
    %jmp/1  T_62.2, 8;
T_62.0 ; End of true expr.
    %load/v 14, v0x1adb9c0_0, 5;
    %jmp/0  T_62.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_62.2;
T_62.1 ;
    %mov 9, 14, 5; Return false value
T_62.2 ;
    %set/v v0x1adba40_0, 9, 5;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1adb400;
T_63 ;
    %wait E_0x1ad3ab0;
    %load/v 8, v0x1adb7d0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_63.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_63.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_63.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_63.4;
T_63.0 ;
    %load/v 8, v0x1adb4f0_0, 32;
    %set/v v0x1adb750_0, 8, 32;
    %jmp T_63.4;
T_63.1 ;
    %load/v 8, v0x1adb570_0, 32;
    %set/v v0x1adb750_0, 8, 32;
    %jmp T_63.4;
T_63.2 ;
    %load/v 8, v0x1adb640_0, 32;
    %set/v v0x1adb750_0, 8, 32;
    %jmp T_63.4;
T_63.4 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1adb000;
T_64 ;
    %wait E_0x1acde60;
    %load/v 8, v0x1adb380_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_64.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_64.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_64.2, 6;
    %vpi_call 5 40 "$display", "Error in threemux";
    %jmp T_64.4;
T_64.0 ;
    %load/v 8, v0x1adb0f0_0, 32;
    %set/v v0x1adb2b0_0, 8, 32;
    %jmp T_64.4;
T_64.1 ;
    %load/v 8, v0x1adb1b0_0, 32;
    %set/v v0x1adb2b0_0, 8, 32;
    %jmp T_64.4;
T_64.2 ;
    %load/v 8, v0x1adb230_0, 32;
    %set/v v0x1adb2b0_0, 8, 32;
    %jmp T_64.4;
T_64.4 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1adacb0;
T_65 ;
    %wait E_0x1ace0d0;
    %load/v 8, v0x1adaf80_0, 1;
    %inv 8, 1;
    %jmp/0  T_65.0, 8;
    %load/v 9, v0x1adade0_0, 32;
    %jmp/1  T_65.2, 8;
T_65.0 ; End of true expr.
    %load/v 41, v0x1adae80_0, 32;
    %jmp/0  T_65.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_65.2;
T_65.1 ;
    %mov 9, 41, 32; Return false value
T_65.2 ;
    %set/v v0x1adaf00_0, 9, 32;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1ada960;
T_66 ;
    %wait E_0x1ad5490;
    %load/v 8, v0x1adaa70_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_66.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_66.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_66.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_66.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_66.4, 6;
    %vpi_call 13 22 "$display", "That's not a supported ALUop!";
    %jmp T_66.6;
T_66.0 ;
    %load/v 8, v0x1adabb0_0, 32;
    %load/v 40, v0x1adac30_0, 32;
    %and 8, 40, 32;
    %set/v v0x1adab30_0, 8, 32;
    %jmp T_66.6;
T_66.1 ;
    %load/v 8, v0x1adabb0_0, 32;
    %load/v 40, v0x1adac30_0, 32;
    %or 8, 40, 32;
    %set/v v0x1adab30_0, 8, 32;
    %jmp T_66.6;
T_66.2 ;
    %load/v 8, v0x1adabb0_0, 32;
    %load/v 40, v0x1adac30_0, 32;
    %add 8, 40, 32;
    %set/v v0x1adab30_0, 8, 32;
    %jmp T_66.6;
T_66.3 ;
    %load/v 8, v0x1adabb0_0, 32;
    %load/v 40, v0x1adac30_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1adab30_0, 8, 32;
    %jmp T_66.6;
T_66.4 ;
    %load/v 8, v0x1adabb0_0, 32;
    %load/v 40, v0x1adac30_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_66.7, 5;
    %load/v 8, v0x1adabb0_0, 32;
    %set/v v0x1adab30_0, 8, 32;
    %jmp T_66.8;
T_66.7 ;
    %load/v 8, v0x1adac30_0, 32;
    %set/v v0x1adab30_0, 8, 32;
T_66.8 ;
    %jmp T_66.6;
T_66.6 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1ad9ca0;
T_67 ;
    %set/v v0x1ad9d90_0, 0, 32;
    %set/v v0x1ada5c0_0, 0, 5;
    %set/v v0x1ada3c0_0, 0, 1;
    %set/v v0x1ada000_0, 0, 1;
    %set/v v0x1ada1d0_0, 0, 1;
    %set/v v0x1ada5c0_0, 0, 5;
    %end;
    .thread T_67;
    .scope S_0x1ad9ca0;
T_68 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1ada440_0, 1;
    %set/v v0x1ada3c0_0, 8, 1;
    %load/v 8, v0x1ada080_0, 1;
    %set/v v0x1ada000_0, 8, 1;
    %load/v 8, v0x1ada2a0_0, 1;
    %set/v v0x1ada1d0_0, 8, 1;
    %load/v 8, v0x1ad9e10_0, 32;
    %set/v v0x1ad9d90_0, 8, 32;
    %load/v 8, v0x1ada640_0, 32;
    %set/v v0x1ada540_0, 8, 32;
    %load/v 8, v0x1ada7f0_0, 5;
    %set/v v0x1ada5c0_0, 8, 5;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1ad9080;
T_69 ;
    %vpi_call 15 14 "$readmemh", "hello.s", v0x1ad9970;
    %end;
    .thread T_69;
    .scope S_0x1ad9080;
T_70 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1ad9870_0, 1;
    %jmp/0xz  T_70.0, 8;
    %load/v 8, v0x1ad9c20_0, 32;
    %load/v 40, v0x1ad96f0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1ad9970, 0, 8;
t_3 ;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1ad85c0;
T_71 ;
    %set/v v0x1ad86f0_0, 0, 32;
    %set/v v0x1ad8ad0_0, 0, 32;
    %set/v v0x1ad8c50_0, 0, 1;
    %set/v v0x1ad8950_0, 0, 1;
    %set/v v0x1ad8dd0_0, 0, 5;
    %end;
    .thread T_71;
    .scope S_0x1ad85c0;
T_72 ;
    %wait E_0x1ad0ce0;
    %load/v 8, v0x1ad8cd0_0, 1;
    %set/v v0x1ad8c50_0, 8, 1;
    %load/v 8, v0x1ad89d0_0, 1;
    %set/v v0x1ad8950_0, 8, 1;
    %load/v 8, v0x1ad87b0_0, 32;
    %set/v v0x1ad86f0_0, 8, 32;
    %load/v 8, v0x1ad8b50_0, 32;
    %set/v v0x1ad8ad0_0, 8, 32;
    %load/v 8, v0x1ad8ef0_0, 5;
    %set/v v0x1ad8dd0_0, 8, 5;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1ad82b0;
T_73 ;
    %wait E_0x1ad1030;
    %load/v 8, v0x1ad8540_0, 1;
    %inv 8, 1;
    %jmp/0  T_73.0, 8;
    %load/v 9, v0x1ad83a0_0, 32;
    %jmp/1  T_73.2, 8;
T_73.0 ; End of true expr.
    %load/v 41, v0x1ad8420_0, 32;
    %jmp/0  T_73.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_73.2;
T_73.1 ;
    %mov 9, 41, 32; Return false value
T_73.2 ;
    %set/v v0x1ad84a0_0, 9, 32;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1ad7230;
T_74 ;
    %set/v v0x1ad8160_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_0x1ad7230;
T_75 ;
    %set/v v0x1ad7dd0_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x1ad7230;
T_76 ;
    %set/v v0x1ad8020_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x1ad7230;
T_77 ;
    %set/v v0x1ad7f70_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x1ad7230;
T_78 ;
    %set/v v0x1ad7b00_0, 0, 1;
    %set/v v0x1ad7c00_0, 0, 1;
    %set/v v0x1ad74b0_0, 0, 1;
    %set/v v0x1ad75b0_0, 0, 1;
    %set/v v0x1ad7530_0, 0, 2;
    %set/v v0x1ad7630_0, 0, 2;
    %set/v v0x1ad7430_0, 0, 1;
    %end;
    .thread T_78;
    .scope S_0x1ad7230;
T_79 ;
    %wait E_0x1ac86e0;
    %load/v 8, v0x1ad7b80_0, 5;
    %load/v 13, v0x1ad7980_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7b80_0, 5;
    %load/v 14, v0x1ad7a80_0, 5;
    %cmp/u 9, 14, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1ad76b0_0, 1;
    %and 8, 9, 1;
    %set/v v0x1ad8160_0, 8, 1;
    %load/v 8, v0x1ad73b0_0, 1;
    %load/v 9, v0x1ad7800_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7d50_0, 5;
    %load/v 14, v0x1ad7980_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1ad7d50_0, 5;
    %load/v 15, v0x1ad7a80_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1ad8020_0, 8, 1;
    %load/v 8, v0x1ad73b0_0, 1;
    %load/v 9, v0x1ad7730_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7e70_0, 5;
    %load/v 14, v0x1ad7980_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1ad7e70_0, 5;
    %load/v 15, v0x1ad7a80_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1ad7f70_0, 8, 1;
    %load/v 8, v0x1ad8020_0, 1;
    %load/v 9, v0x1ad7f70_0, 1;
    %or 8, 9, 1;
    %set/v v0x1ad7dd0_0, 8, 1;
    %load/v 8, v0x1ad8160_0, 1;
    %load/v 9, v0x1ad7dd0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_79.0, 8;
    %set/v v0x1ad7b00_0, 1, 1;
    %set/v v0x1ad7c00_0, 1, 1;
    %set/v v0x1ad7430_0, 1, 1;
    %jmp T_79.1;
T_79.0 ;
    %set/v v0x1ad7b00_0, 0, 1;
    %set/v v0x1ad7c00_0, 0, 1;
    %set/v v0x1ad7430_0, 0, 1;
T_79.1 ;
    %load/v 8, v0x1ad7980_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7980_0, 5;
    %load/v 14, v0x1ad7e70_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7880_0, 1;
    %and 8, 9, 1;
    %set/v v0x1ad74b0_0, 8, 1;
    %load/v 8, v0x1ad7a80_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7a80_0, 5;
    %load/v 14, v0x1ad7e70_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7880_0, 1;
    %and 8, 9, 1;
    %set/v v0x1ad75b0_0, 8, 1;
    %load/v 8, v0x1ad7a00_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7a00_0, 5;
    %load/v 14, v0x1ad7e70_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7880_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.2, 8;
    %movi 8, 2, 2;
    %set/v v0x1ad7530_0, 8, 2;
    %jmp T_79.3;
T_79.2 ;
    %load/v 8, v0x1ad7a00_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7a00_0, 5;
    %load/v 14, v0x1ad7ef0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7900_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.4, 8;
    %movi 8, 1, 2;
    %set/v v0x1ad7530_0, 8, 2;
    %jmp T_79.5;
T_79.4 ;
    %set/v v0x1ad7530_0, 0, 2;
T_79.5 ;
T_79.3 ;
    %load/v 8, v0x1ad7b80_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7b80_0, 5;
    %load/v 14, v0x1ad7e70_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7880_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.6, 8;
    %movi 8, 2, 2;
    %set/v v0x1ad7630_0, 8, 2;
    %jmp T_79.7;
T_79.6 ;
    %load/v 8, v0x1ad7b80_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7b80_0, 5;
    %load/v 14, v0x1ad7ef0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad7900_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.8, 8;
    %movi 8, 1, 2;
    %set/v v0x1ad7630_0, 8, 2;
    %jmp T_79.9;
T_79.8 ;
    %set/v v0x1ad7630_0, 0, 2;
T_79.9 ;
T_79.7 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x1ad7140;
T_80 ;
    %vpi_call 4 264 "$monitor", $time, " instrD= %x, instrF = %x, RD1_D = %x, RD2_D = %x", v0x1ade220_0, v0x1ae58e0_0, v0x1ae3c80_0, v0x1ae3e00_0;
    %end;
    .thread T_80;
    .scope S_0x1a8b4f0;
T_81 ;
    %set/v v0x1ae5960_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x1a8b4f0;
T_82 ;
    %load/v 8, v0x1ae5960_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ae5960_0, 0, 8;
    %delay 5, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x1a8b4f0;
T_83 ;
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "pc.v";
    "test.v";
    "cpu.v";
    "mux.v";
    "if_reg.v";
    "inst_memory.v";
    "add4.v";
    "id_reg.v";
    "control.v";
    "registers.v";
    "ex_reg.v";
    "ALU.v";
    "mem_reg.v";
    "data_memory.v";
    "wb_reg.v";
    "hazard_unit.v";
    "test_cpu.v";
