Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May 14 21:52:10 2019
| Host         : parallels-vm running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file ping_pong_leds_control_sets_placed.rpt
| Design       : ping_pong_leds
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            3 |
|      5 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           14 |
| No           | No                    | Yes                    |               7 |            5 |
| No           | Yes                   | No                     |              52 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+------------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+---------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG           |               |                        |                2 |              2 |
|  u2/CLK                  |               | reset_IBUF             |                1 |              2 |
|  u5/count_reg[3]_i_2_n_0 |               |                        |                2 |              4 |
|  u5/cnt1_reg[3]_i_2_n_0  |               |                        |                1 |              4 |
|  u5/cnt0_reg[3]_i_2_n_0  |               |                        |                1 |              4 |
|  u1/CLK                  |               | reset_IBUF             |                4 |              5 |
|  u5/leds                 |               |                        |                8 |             16 |
|  clk_IBUF_BUFG           |               | u1/count[0]_i_1_n_0    |                7 |             26 |
|  clk_IBUF_BUFG           |               | u2/count[0]_i_1__0_n_0 |                7 |             26 |
+--------------------------+---------------+------------------------+------------------+----------------+


