-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "12/22/2016 17:22:18"

-- 
-- Device: Altera EP4CGX15BF14C6 Package FBGA169
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CAN_CONTROLLER IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	resetn_reset_n : IN std_logic;
	conduit_end_rx_i : IN std_logic;
	conduit_end_tx_o : OUT std_logic;
	conduit_end_bus_off_on : OUT std_logic;
	conduit_end_irq_on : OUT std_logic;
	conduit_end_clkout_o : OUT std_logic
	);
END CAN_CONTROLLER;

-- Design Ports Information
-- conduit_end_tx_o	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- conduit_end_bus_off_on	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- conduit_end_irq_on	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- conduit_end_clkout_o	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- conduit_end_rx_i	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- resetn_reset_n	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_A1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CAN_CONTROLLER IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_resetn_reset_n : std_logic;
SIGNAL ww_conduit_end_rx_i : std_logic;
SIGNAL ww_conduit_end_tx_o : std_logic;
SIGNAL ww_conduit_end_bus_off_on : std_logic;
SIGNAL ww_conduit_end_irq_on : std_logic;
SIGNAL ww_conduit_end_clkout_o : std_logic;
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal133~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|Add2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|always10~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|out_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|always10~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_new_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_done~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_ld_stall~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_st~q\ : std_logic;
SIGNAL \nios2_qsys_0|d_write_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[31]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[14]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[31]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|address_reg[5]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_tx_data_6~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[22]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out[4]~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out[4]~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out[4]~37_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_tx_data_6~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_tx_data_6~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out[4]~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~12_combout\ : std_logic;
SIGNAL \can_hw_controller_0|process_1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[26]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[27]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[31]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[30]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[30]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[29]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[21]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[23]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[19]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[19]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[28]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[25]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[25]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[24]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[24]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[23]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[23]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[21]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[20]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[20]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[19]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[18]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[18]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[17]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[17]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[16]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[15]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[15]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[13]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[11]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[13]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[12]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[12]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[2]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[13]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[11]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~83_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[31]~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[6]~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~35_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~39_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[30]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~84_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[30]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[29]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[29]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~85_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~62_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[29]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[28]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[28]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~86_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[28]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[27]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~87_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[27]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[27]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[26]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[26]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~88_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[26]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~18_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~17_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~19_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~89_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[25]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~70_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[25]~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[24]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~74_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[24]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[7]~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~33_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~38_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[7]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[23]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~90_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[23]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[22]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[22]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[6]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[22]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[21]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[21]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~76_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~44_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[5]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[21]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[22]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[20]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[20]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[20]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[21]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[21]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[19]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[19]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~78_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[19]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[11]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[11]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[11]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[11]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[11]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[12]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|byteen_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_acceptance_code_0~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|we_mode~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~14_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~13_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~15_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[18]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[18]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[19]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[1]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[17]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[17]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[16]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[16]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~73_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[16]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[14]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[13]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[12]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[11]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[10]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[8]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[7]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[1]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[31]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[30]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[29]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[28]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[26]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[25]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[24]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[23]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[18]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[16]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[15]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~82_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[15]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[18]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[14]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[14]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[14]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[14]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[14]~81_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[14]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[17]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[5]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data_en~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[13]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[4]~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~26_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~25_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~27_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[12]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[11]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[10]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[1]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[1]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[9]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[8]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[8]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[8]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[8]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[8]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[8]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[7]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[7]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[7]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[7]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[7]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[7]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[5]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[5]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[5]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[5]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[0]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[6]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[5]~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~21_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~22_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~23_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[5]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[4]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[4]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[4]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~30_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~29_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~31_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|data_out~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[3]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[11]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[1]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[1]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[0]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[10]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[10]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[10]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[10]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[10]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[13]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[13]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[1]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[9]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[7]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[8]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[6]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[5]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[5]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[7]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[5]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[4]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[6]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[2]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[31]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[32]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[9]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[13]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_cmp_result~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[3]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~q\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[2]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[15]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[15]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[3]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[1]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[1]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[1]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[2]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[9]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[9]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[9]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[9]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|count[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|count[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|Add4~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|count[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|use_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|use_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|use_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_stall~combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|i_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[10]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[8]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[16]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[16]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_logic~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[13]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[4]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld~q\ : std_logic;
SIGNAL \nios2_qsys_0|d_read_nxt~combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_crst~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter|data_reg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \resetn_reset_n~input_o\ : std_logic;
SIGNAL \rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending~q\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[11]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[11]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_exception~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[10]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[12]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[10]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_break~q\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_wr_dst_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wren~combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~12_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add28~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|node_bus_off_q~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|reset_mode_q~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|reset_mode_q~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add28~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|seg2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|seg2~q\ : std_logic;
SIGNAL \conduit_end_rx_i~input_o\ : std_logic;
SIGNAL \can_hw_controller_0|rx_sync_tmp~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|rx_sync_tmp~q\ : std_logic;
SIGNAL \can_hw_controller_0|rx_sync~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sync_blocked~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[0]~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|Equal0~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[5]~18\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[6]~19_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|LessThan0~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[0]~8\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[1]~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[1]~10\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[2]~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[2]~12\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[3]~13_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[3]~14\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[4]~15_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[4]~16\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt[5]~17_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|Equal0~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_en~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|clk_en_q~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sync_blocked~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|resync~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|go_sync~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|go_sync~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|process_8~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|quant_cnt~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|quant_cnt~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|Equal1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|process_4~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|resync_latched~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|resync_latched~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|go_seg1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sync~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|go_seg1~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|quant_cnt~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_45~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_58~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_frame~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_frame~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|enable_error_cnt2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|first_compare_bit~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|first_compare_bit~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_50~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt[1]~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|LessThan8~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add14~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt[2]~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|stuff_err~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ack~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ack~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt2~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_point_xhdl4~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_point_xhdl4~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_point_xhdl4~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err_exc4~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt2~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_45~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt1[0]~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt1[1]~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt1[2]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt1[2]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|LessThan2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_frame_ended~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err_exc4~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ack_lim~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ack_lim~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_eof~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_eof~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|eof_cnt~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add3~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|eof_cnt~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|form_err~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|form_err~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|eof_cnt~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|eof_cnt~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_len[0]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~1\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~3\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~5\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~7\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_id2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_id2~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_id2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_rtr2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_rtr2~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_rtr2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_rtr2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_r1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_r1~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_r1~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_id1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_id1~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_rtr1~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_rtr1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_rtr1~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ide~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ide~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_ide~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_r0~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_r0~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_r0~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_dlc~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_dlc~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_dlc~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_20~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add6~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|ide~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|ide~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rtr2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rtr2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rtr1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rtr1~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|remote_rq~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_data~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_26~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_26~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_26~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_26~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt[1]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_data~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~9\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add2~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rst_crc_enable~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_data~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_data~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rst_crc_enable~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal3~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rst_crc_enable~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_crc~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_crc~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_crc_lim~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_ack~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_20~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal12~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_53~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_53~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_53~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt1[0]~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt1[1]~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal9~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_81~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_81~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_81~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~21_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~8\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~1\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~19_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~3\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~10\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~17_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~12\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~13_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~5\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_49~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_49~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_81~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_flag_over_latched~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_flag_over_latched~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_81~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_81~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~14_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~7\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~1\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~14\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~15_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|LessThan11~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~16\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~17_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~3\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~9\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|LessThan11~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|LessThan11~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_81~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~18\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~19_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~11\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~12_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~5\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~13\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~14_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~7\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~26_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~27_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~29_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~20\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~21_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~28_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~15\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add24~16_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~9\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add25~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~22\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~23_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Add23~25_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|temp_xhdl110~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_flag_over~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_flag_over~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|enable_error_cnt2~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt2[0]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt2~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt2~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_idle~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|form_err_latched~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|form_err_latched~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err_latched~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bit_err_latched~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|stuff_err_latched~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|stuff_err_latched~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|seg1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|seg1~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_next_sp~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal9~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_next_sp~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_next_sp~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|tx_next_sp~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|process_9~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|process_9~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|delay[0]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|process_11~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|Add3~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|quant_cnt~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|quant_cnt~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|process_11~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|go_seg2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_rx_idle~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|resync~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|hard_sync_blocked~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|hard_sync_blocked~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|hard_sync_blocked~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|hard_sync~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~13_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_enable~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_enable~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~15_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~12_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~14_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_in[0]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_25~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_in[2]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_in[8]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_in[10]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_in[12]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal14~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_err~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_err~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|crc_err~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sample_point_xhdl1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_87~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_87~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_85~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_87~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~13\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~14_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~15\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~16_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~17\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~18_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~19\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~20_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~21\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~22_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~23\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~24_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~25\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~26_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~27\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]~28_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_xhdl29~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|tx_xhdl29~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|temp_xhdl110~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|temp_xhdl110~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|error_status_q~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|node_bus_off_q~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|error_irq~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|error_irq~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|error_irq~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~20\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~21_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|id[0]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|process_16~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|id[1]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|id[2]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|id[4]~feeder_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~7_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|wr_fifo~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt[0]~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt[0]~5\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt[1]~6_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal15~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal15~3_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal15~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt[1]~7\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt[2]~8_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal15~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt[2]~9\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt[3]~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|Equal15~4_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|wr_fifo~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|wr_fifo~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~8\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~11_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~12\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~13_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~14\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~15_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~16\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~17_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~18\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~19_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|receive_irq~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|receive_irq~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|irq~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|irq_n_xhdl2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|clkout_cnt[1]~1_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|clkout_cnt[2]~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|clkout_cnt~2_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|clkout_tmp~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|clkout_tmp~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(87 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|F_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \can_hw_controller_0|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_registers|clkout_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_btl|quant_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_btl|delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_btl|clk_cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|passive_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|overload_cnt1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|id\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|error_cnt1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|eof_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|data_len\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|crc_in\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|bus_free_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|bit_cnt\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(87 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter|data_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|data_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|width_adapter_001|address_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][29]~q\ : std_logic;
SIGNAL \mm_interconnect_0|width_adapter_001|ALT_INV_use_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \can_hw_controller_0|i_can_registers|ALT_INV_irq_n_xhdl2~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|ALT_INV_node_bus_off_xhdl13~q\ : std_logic;
SIGNAL \can_hw_controller_0|i_can_bsp|ALT_INV_tx_xhdl29~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
ww_resetn_reset_n <= resetn_reset_n;
ww_conduit_end_rx_i <= conduit_end_rx_i;
conduit_end_tx_o <= ww_conduit_end_tx_o;
conduit_end_bus_off_on <= ww_conduit_end_bus_off_on;
conduit_end_irq_on <= ww_conduit_end_irq_on;
conduit_end_clkout_o <= ww_conduit_end_clkout_o;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_qsys_0|W_rf_wr_data[31]~26_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~27_combout\ & 
\nios2_qsys_0|W_rf_wr_data[29]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[28]~29_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~31_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~32_combout\ & 
\nios2_qsys_0|W_rf_wr_data[24]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[23]~33_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~20_combout\ & 
\nios2_qsys_0|W_rf_wr_data[19]~21_combout\ & \nios2_qsys_0|W_rf_wr_data[18]~22_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~23_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~25_combout\ & 
\nios2_qsys_0|W_rf_wr_data[14]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[13]~6_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~7_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~8_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~9_combout\ & 
\nios2_qsys_0|W_rf_wr_data[9]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[8]~3_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~11_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~13_combout\ & 
\nios2_qsys_0|W_rf_wr_data[4]~14_combout\ & \nios2_qsys_0|W_rf_wr_data[3]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~4_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~5_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~2_combout\);

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & 
\nios2_qsys_0|R_dst_regnum\(1) & \nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(26) & \nios2_qsys_0|D_iw\(25) & \nios2_qsys_0|D_iw\(24) & \nios2_qsys_0|D_iw\(23) & \nios2_qsys_0|D_iw\(22));

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~6_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~5_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~25_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~26_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~15_combout\ & gnd & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~13_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\
& \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\
& \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\
);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_qsys_0|W_rf_wr_data[31]~26_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~27_combout\ & 
\nios2_qsys_0|W_rf_wr_data[29]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[28]~29_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~31_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~32_combout\ & 
\nios2_qsys_0|W_rf_wr_data[24]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[23]~33_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~20_combout\ & 
\nios2_qsys_0|W_rf_wr_data[19]~21_combout\ & \nios2_qsys_0|W_rf_wr_data[18]~22_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~23_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~25_combout\ & 
\nios2_qsys_0|W_rf_wr_data[14]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[13]~6_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~7_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~8_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~9_combout\ & 
\nios2_qsys_0|W_rf_wr_data[9]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[8]~3_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~11_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~13_combout\ & 
\nios2_qsys_0|W_rf_wr_data[4]~14_combout\ & \nios2_qsys_0|W_rf_wr_data[3]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~4_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~5_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~2_combout\);

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & 
\nios2_qsys_0|R_dst_regnum\(1) & \nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(31) & \nios2_qsys_0|D_iw\(30) & \nios2_qsys_0|D_iw\(29) & \nios2_qsys_0|D_iw\(28) & \nios2_qsys_0|D_iw\(27));

\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ & 
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~9_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~8_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~7_combout\ & gnd & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~16_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~12_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17_combout\);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\
& \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\
& \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\
);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|merged_reset~0_combout\);

\rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|r_sync_rst~q\);
\rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller|r_sync_rst~clkctrl_outclk\;
\rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \rst_controller|merged_reset~0clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\;
\nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\ <= NOT \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\;
\nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios2_qsys_0|av_ld_rshift8~1_combout\;
\rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|r_early_rst~q\;
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\;
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\ <= NOT \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\;
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|ALT_INV_address\(8) <= NOT \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8);
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][29]~q\ <= NOT \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\;
\mm_interconnect_0|width_adapter_001|ALT_INV_use_reg~q\ <= NOT \mm_interconnect_0|width_adapter_001|use_reg~q\;
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0) <= NOT \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0);
\can_hw_controller_0|i_can_registers|ALT_INV_irq_n_xhdl2~q\ <= NOT \can_hw_controller_0|i_can_registers|irq_n_xhdl2~q\;
\can_hw_controller_0|i_can_bsp|ALT_INV_node_bus_off_xhdl13~q\ <= NOT \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\;
\can_hw_controller_0|i_can_bsp|ALT_INV_tx_xhdl29~q\ <= NOT \can_hw_controller_0|i_can_bsp|tx_xhdl29~q\;

-- Location: LCCOMB_X20_Y27_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y27_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\);

-- Location: IOOBUF_X14_Y31_N2
\conduit_end_tx_o~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \can_hw_controller_0|i_can_bsp|ALT_INV_tx_xhdl29~q\,
	devoe => ww_devoe,
	o => ww_conduit_end_tx_o);

-- Location: IOOBUF_X14_Y31_N9
\conduit_end_bus_off_on~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \can_hw_controller_0|i_can_bsp|ALT_INV_node_bus_off_xhdl13~q\,
	devoe => ww_devoe,
	o => ww_conduit_end_bus_off_on);

-- Location: IOOBUF_X12_Y0_N2
\conduit_end_irq_on~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \can_hw_controller_0|i_can_registers|ALT_INV_irq_n_xhdl2~q\,
	devoe => ww_devoe,
	o => ww_conduit_end_irq_on);

-- Location: IOOBUF_X22_Y31_N9
\conduit_end_clkout_o~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \can_hw_controller_0|i_can_registers|clkout_tmp~q\,
	devoe => ww_devoe,
	o => ww_conduit_end_clkout_o);

-- Location: IOOBUF_X1_Y31_N8
\altera_reserved_tdo~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X16_Y0_N15
\clk_clk~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G17
\clk_clk~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X14_Y19_N14
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X1_Y31_N1
\altera_reserved_tms~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X3_Y31_N8
\altera_reserved_tck~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X3_Y31_N1
\altera_reserved_tdi~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y30_N0
altera_internal_jtag : cycloneiv_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X22_Y27_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X24_Y28_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X24_Y28_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X24_Y28_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X24_Y28_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X24_Y28_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X24_Y28_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X24_Y28_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X24_Y28_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X24_Y28_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X24_Y28_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X24_Y28_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X24_Y28_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X22_Y27_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X22_Y27_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X21_Y28_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X21_Y28_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X21_Y28_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X21_Y28_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X21_Y28_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X21_Y28_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X21_Y28_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X21_Y28_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X21_Y28_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X21_Y28_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X23_Y27_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X23_Y27_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X23_Y27_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X23_Y27_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X23_Y27_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X23_Y27_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X23_Y27_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X23_Y27_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LCCOMB_X21_Y28_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X21_Y28_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X21_Y28_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X21_Y28_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X22_Y27_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: FF_X23_Y28_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X23_Y28_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X23_Y28_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X23_Y28_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X23_Y28_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X23_Y28_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X23_Y28_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X23_Y28_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X23_Y28_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X23_Y28_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X23_Y28_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X23_Y28_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X23_Y28_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y28_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y28_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X23_Y28_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X23_Y28_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X23_Y28_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X23_Y28_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X23_Y28_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X22_Y27_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCCOMB_X23_Y28_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X23_Y28_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X22_Y27_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X23_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\);

-- Location: LCCOMB_X14_Y19_N28
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X19_Y27_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \nios2_qsys_0|hbreak_enabled~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X19_Y27_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X19_Y27_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X19_Y27_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X19_Y27_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X21_Y27_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X21_Y28_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X22_Y27_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: FF_X22_Y27_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X22_Y27_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCCOMB_X22_Y27_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X22_Y27_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X22_Y27_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: FF_X22_Y27_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X20_Y27_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X22_Y27_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\);

-- Location: FF_X20_Y27_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X20_Y27_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X20_Y27_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X21_Y27_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X21_Y28_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X21_Y27_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCCOMB_X22_Y27_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: FF_X22_Y27_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X21_Y28_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: FF_X21_Y28_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X21_Y28_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X21_Y28_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X23_Y26_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\,
	asdata => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X22_Y27_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X22_Y27_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X22_Y27_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X22_Y27_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X18_Y26_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\altera_internal_jtag~TDIUTAP\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X19_Y27_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X20_Y27_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\);

-- Location: LCCOMB_X20_Y27_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: FF_X20_Y27_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X19_Y27_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: FF_X20_Y27_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X18_Y27_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ 
-- $ (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\);

-- Location: FF_X18_Y26_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X18_Y26_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(37) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X18_Y26_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X19_Y27_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X18_Y26_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X19_Y27_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X18_Y27_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X18_Y27_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(35) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ 
-- & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X19_Y27_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\nios2_qsys_0|t
-- he_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X18_Y27_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X18_Y27_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\,
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X18_Y26_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X18_Y26_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X18_Y26_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X18_Y26_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X18_Y26_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X18_Y26_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X18_Y26_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X15_Y27_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: FF_X18_Y26_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X18_Y26_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X18_Y26_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X18_Y26_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X18_Y26_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X18_Y26_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X18_Y26_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X17_Y26_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1));

-- Location: FF_X18_Y26_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: FF_X17_Y26_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X18_Y26_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X18_Y27_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X17_Y26_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X9_Y28_N8
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X9_Y28_N9
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X11_Y28_N0
\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: FF_X11_Y28_N1
\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X11_Y28_N24
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X10_Y28_N26
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: FF_X10_Y28_N25
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X9_Y27_N8
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ = \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y28_N22
\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ = (\nios2_qsys_0|d_read~q\ & !\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\);

-- Location: FF_X14_Y19_N29
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X14_Y19_N8
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X14_Y19_N9
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X14_Y19_N13
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X14_Y19_N16
\rst_controller|always2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X14_Y19_N17
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X6_Y20_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X8_Y26_N2
\nios2_qsys_0|F_pc_plus_one[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ = \nios2_qsys_0|F_pc\(0) $ (VCC)
-- \nios2_qsys_0|F_pc_plus_one[0]~1\ = CARRY(\nios2_qsys_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(0),
	datad => VCC,
	combout => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X8_Y26_N4
\nios2_qsys_0|F_pc_plus_one[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ = (\nios2_qsys_0|F_pc\(1) & (!\nios2_qsys_0|F_pc_plus_one[0]~1\)) # (!\nios2_qsys_0|F_pc\(1) & ((\nios2_qsys_0|F_pc_plus_one[0]~1\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[1]~3\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[0]~1\) # (!\nios2_qsys_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(1),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[0]~1\,
	combout => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X8_Y26_N6
\nios2_qsys_0|F_pc_plus_one[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ = (\nios2_qsys_0|F_pc\(2) & (\nios2_qsys_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios2_qsys_0|F_pc\(2) & (!\nios2_qsys_0|F_pc_plus_one[1]~3\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[2]~5\ = CARRY((\nios2_qsys_0|F_pc\(2) & !\nios2_qsys_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(2),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[1]~3\,
	combout => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X8_Y26_N8
\nios2_qsys_0|F_pc_plus_one[3]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ = (\nios2_qsys_0|F_pc\(3) & (!\nios2_qsys_0|F_pc_plus_one[2]~5\)) # (!\nios2_qsys_0|F_pc\(3) & ((\nios2_qsys_0|F_pc_plus_one[2]~5\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[3]~7\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[2]~5\) # (!\nios2_qsys_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(3),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[2]~5\,
	combout => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[3]~7\);

-- Location: FF_X11_Y21_N23
\nios2_qsys_0|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(3));

-- Location: LCCOMB_X8_Y21_N8
\nios2_qsys_0|Equal133~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal133~0_combout\ = (!\nios2_qsys_0|D_iw\(4) & !\nios2_qsys_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|Equal133~0_combout\);

-- Location: LCCOMB_X9_Y21_N26
\nios2_qsys_0|Equal101~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~2_combout\ = (\nios2_qsys_0|D_iw\(16) & (!\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|Equal101~2_combout\);

-- Location: FF_X8_Y21_N17
\nios2_qsys_0|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[24]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(8));

-- Location: LCCOMB_X6_Y25_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X12_Y19_N16
\nios2_qsys_0|D_logic_op[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[1]~0_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|D_logic_op[1]~0_combout\);

-- Location: FF_X12_Y19_N17
\nios2_qsys_0|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_logic_op\(1));

-- Location: LCCOMB_X8_Y26_N10
\nios2_qsys_0|F_pc_plus_one[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ = (\nios2_qsys_0|F_pc\(4) & (\nios2_qsys_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios2_qsys_0|F_pc\(4) & (!\nios2_qsys_0|F_pc_plus_one[3]~7\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[4]~9\ = CARRY((\nios2_qsys_0|F_pc\(4) & !\nios2_qsys_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(4),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[3]~7\,
	combout => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X8_Y25_N20
\nios2_qsys_0|W_status_reg_pie_inst_nxt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & !\nios2_qsys_0|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X9_Y25_N3
\nios2_qsys_0|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[4]~6_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(4));

-- Location: LCCOMB_X8_Y26_N12
\nios2_qsys_0|F_pc_plus_one[5]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ = (\nios2_qsys_0|F_pc\(5) & (!\nios2_qsys_0|F_pc_plus_one[4]~9\)) # (!\nios2_qsys_0|F_pc\(5) & ((\nios2_qsys_0|F_pc_plus_one[4]~9\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[5]~11\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[4]~9\) # (!\nios2_qsys_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(5),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[4]~9\,
	combout => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X8_Y26_N14
\nios2_qsys_0|F_pc_plus_one[6]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ = (\nios2_qsys_0|F_pc\(6) & (\nios2_qsys_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios2_qsys_0|F_pc\(6) & (!\nios2_qsys_0|F_pc_plus_one[5]~11\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[6]~13\ = CARRY((\nios2_qsys_0|F_pc\(6) & !\nios2_qsys_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(6),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[5]~11\,
	combout => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X8_Y26_N16
\nios2_qsys_0|F_pc_plus_one[7]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ = (\nios2_qsys_0|F_pc\(7) & (!\nios2_qsys_0|F_pc_plus_one[6]~13\)) # (!\nios2_qsys_0|F_pc\(7) & ((\nios2_qsys_0|F_pc_plus_one[6]~13\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[7]~15\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[6]~13\) # (!\nios2_qsys_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(7),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[6]~13\,
	combout => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X8_Y26_N18
\nios2_qsys_0|F_pc_plus_one[8]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ = (\nios2_qsys_0|F_pc\(8) & (\nios2_qsys_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios2_qsys_0|F_pc\(8) & (!\nios2_qsys_0|F_pc_plus_one[7]~15\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[8]~17\ = CARRY((\nios2_qsys_0|F_pc\(8) & !\nios2_qsys_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(8),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[7]~15\,
	combout => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X8_Y26_N20
\nios2_qsys_0|F_pc_plus_one[9]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ = (\nios2_qsys_0|F_pc\(9) & (!\nios2_qsys_0|F_pc_plus_one[8]~17\)) # (!\nios2_qsys_0|F_pc\(9) & ((\nios2_qsys_0|F_pc_plus_one[8]~17\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[9]~19\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[8]~17\) # (!\nios2_qsys_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(9),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[8]~17\,
	combout => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X14_Y28_N14
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- (\nios2_qsys_0|d_read~q\ & !\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X14_Y27_N4
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X14_Y27_N5
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: FF_X14_Y27_N25
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]~q\);

-- Location: LCCOMB_X14_Y27_N24
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]~q\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- !\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\)))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & ((!\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]~q\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X13_Y27_N0
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\) # 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X13_Y27_N1
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X14_Y27_N30
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X14_Y27_N6
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ 
-- & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X14_Y27_N7
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X14_Y27_N16
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) $ (((!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X14_Y28_N8
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \nios2_qsys_0|d_read~q\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X14_Y28_N20
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X14_Y28_N21
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X14_Y27_N11
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~q\);

-- Location: LCCOMB_X16_Y22_N28
\mm_interconnect_0|width_adapter_001|out_data[9]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\ = (!\mm_interconnect_0|width_adapter_001|address_reg\(0)) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	combout => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\);

-- Location: LCCOMB_X14_Y27_N2
\mm_interconnect_0|width_adapter_001|data_reg[8]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\ = ((!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\);

-- Location: FF_X16_Y22_N29
\mm_interconnect_0|width_adapter_001|address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(0));

-- Location: LCCOMB_X14_Y27_N8
\mm_interconnect_0|width_adapter_001|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|Add2~0_combout\ = \mm_interconnect_0|width_adapter_001|address_reg\(0) $ (\mm_interconnect_0|width_adapter_001|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	combout => \mm_interconnect_0|width_adapter_001|Add2~0_combout\);

-- Location: FF_X14_Y27_N9
\mm_interconnect_0|width_adapter_001|address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|Add2~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \mm_interconnect_0|width_adapter_001|ALT_INV_use_reg~q\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(1));

-- Location: LCCOMB_X14_Y27_N10
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~q\)))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]~q\,
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X13_Y27_N7
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\);

-- Location: FF_X14_Y28_N29
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LCCOMB_X14_Y28_N28
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]~q\) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X13_Y27_N15
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\);

-- Location: LCCOMB_X13_Y27_N24
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: LCCOMB_X13_Y27_N2
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\) # (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: FF_X13_Y27_N25
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: FF_X14_Y27_N13
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~q\);

-- Location: LCCOMB_X14_Y27_N12
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~q\)))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (\mm_interconnect_0|width_adapter_001|use_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X13_Y27_N31
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\);

-- Location: LCCOMB_X13_Y27_N16
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\)) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: FF_X13_Y27_N17
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X13_Y27_N30
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X13_Y27_N6
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X12_Y27_N8
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\ = 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ $ (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\);

-- Location: FF_X12_Y27_N9
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][29]~q\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X13_Y27_N12
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\)) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)) # 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]~q\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X13_Y27_N10
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\ = 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\ & !\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\);

-- Location: FF_X13_Y27_N11
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(0));

-- Location: LCCOMB_X13_Y27_N28
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\)))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(0)) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(0),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\);

-- Location: LCCOMB_X14_Y26_N10
\mm_interconnect_0|width_adapter|ShiftLeft2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\) # 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\);

-- Location: LCCOMB_X14_Y28_N6
\mm_interconnect_0|width_adapter_001|endofpacket_reg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\ = (\mm_interconnect_0|width_adapter_001|endofpacket_reg~q\) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\);

-- Location: FF_X14_Y28_N7
\mm_interconnect_0|width_adapter_001|endofpacket_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|endofpacket_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\);

-- Location: LCCOMB_X14_Y28_N16
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|width_adapter_001|count\(0) & 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|width_adapter_001|use_reg~q\ & !\mm_interconnect_0|width_adapter_001|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|count\(0),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|count\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X14_Y28_N27
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~q\);

-- Location: LCCOMB_X14_Y28_N26
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|width_adapter_001|endofpacket_reg~q\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~q\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|width_adapter_001|endofpacket_reg~q\ & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~q\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|endofpacket_reg~q\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X13_Y27_N5
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q\);

-- Location: LCCOMB_X13_Y27_N4
\mm_interconnect_0|width_adapter|always10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|always10~1_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q\) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	combout => \mm_interconnect_0|width_adapter|always10~1_combout\);

-- Location: LCCOMB_X13_Y27_N26
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X13_Y27_N20
\mm_interconnect_0|width_adapter|out_valid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|out_valid~0_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & ((\mm_interconnect_0|width_adapter|always10~1_combout\) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	datac => \mm_interconnect_0|width_adapter|always10~1_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \mm_interconnect_0|width_adapter|out_valid~0_combout\);

-- Location: LCCOMB_X14_Y26_N0
\mm_interconnect_0|width_adapter|always10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|always10~0_combout\ = ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q\) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \mm_interconnect_0|width_adapter|always10~0_combout\);

-- Location: LCCOMB_X14_Y22_N24
\nios2_qsys_0|av_ld_rshift8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~1_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\ & \nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_rshift8~1_combout\);

-- Location: FF_X16_Y22_N9
\mm_interconnect_0|width_adapter_001|address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(2));

-- Location: LCCOMB_X16_Y22_N24
\mm_interconnect_0|width_adapter_001|out_data[11]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(2)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	combout => \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\);

-- Location: LCCOMB_X16_Y22_N4
\can_hw_controller_0|i_can_registers|we_tx_data_6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\ & (((!\mm_interconnect_0|width_adapter_001|address_reg\(1) & !\mm_interconnect_0|width_adapter_001|address_reg\(0))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\,
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	combout => \can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\);

-- Location: LCCOMB_X8_Y21_N2
\nios2_qsys_0|R_src2_lo[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[0]~3_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(6)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(6),
	combout => \nios2_qsys_0|R_src2_lo[0]~3_combout\);

-- Location: FF_X8_Y21_N3
\nios2_qsys_0|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(0));

-- Location: LCCOMB_X10_Y20_N24
\nios2_qsys_0|d_writedata[25]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[25]~1_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[25]~1_combout\);

-- Location: FF_X10_Y20_N25
\nios2_qsys_0|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[25]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(9));

-- Location: LCCOMB_X10_Y20_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\nios2_qsys_0|d_writedata\(9) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(9),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X10_Y21_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X10_Y27_N8
\mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ & 
-- \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X11_Y28_N16
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X11_Y28_N17
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X11_Y28_N30
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ & 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\) # ((!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ & (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: FF_X13_Y28_N31
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]~q\);

-- Location: LCCOMB_X13_Y28_N30
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]~q\)))) # (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & ((\nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]~q\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: FF_X13_Y27_N9
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]~q\);

-- Location: LCCOMB_X13_Y27_N18
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & ((\mm_interconnect_0|width_adapter|always10~0_combout\ 
-- & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]~q\))) # (!\mm_interconnect_0|width_adapter|always10~0_combout\ & (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\)))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X11_Y28_N4
\mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: FF_X12_Y28_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LCCOMB_X10_Y28_N4
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- \nios2_qsys_0|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \nios2_qsys_0|d_read~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X10_Y28_N30
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X12_Y28_N10
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCCOMB_X12_Y28_N28
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\);

-- Location: FF_X12_Y28_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X12_Y28_N14
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X12_Y28_N0
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X12_Y28_N24
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X12_Y28_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X12_Y28_N20
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X12_Y28_N3
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LCCOMB_X12_Y28_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\) # 
-- ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0_combout\);

-- Location: LCCOMB_X12_Y26_N0
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ = (\nios2_qsys_0|d_read~q\ & (((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\) # 
-- (\mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0_combout\)))) # (!\nios2_qsys_0|d_read~q\ & (!\nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X12_Y26_N2
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\) # ((\nios2_qsys_0|d_write~q\ & 
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\);

-- Location: LCCOMB_X12_Y26_N18
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\) # 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~2_combout\);

-- Location: FF_X12_Y26_N19
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X12_Y28_N18
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|d_write~q\ & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X10_Y27_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\)) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\ & (((\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~0_combout\);

-- Location: FF_X10_Y27_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\);

-- Location: LCCOMB_X10_Y27_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ = ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X12_Y28_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\)) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~0_combout\);

-- Location: FF_X12_Y28_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\);

-- Location: LCCOMB_X10_Y27_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\ & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X10_Y27_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X10_Y27_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X10_Y27_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\ & ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X10_Y27_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X12_Y28_N12
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X12_Y28_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X12_Y28_N16
\mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X6_Y26_N26
\mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(4)) # ((\nios2_qsys_0|F_pc\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\nios2_qsys_0|F_pc\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|F_pc\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X6_Y26_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(2));

-- Location: LCCOMB_X6_Y26_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(2),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X15_Y27_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X15_Y27_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X14_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCCOMB_X17_Y26_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X18_Y26_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~q\) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X18_Y26_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X18_Y26_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X18_Y26_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: FF_X14_Y24_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X17_Y26_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X18_Y23_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X18_Y23_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X18_Y27_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X18_Y27_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X16_Y25_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X16_Y25_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X14_Y24_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(26),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X15_Y25_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(28) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(28) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCCOMB_X18_Y27_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\);

-- Location: FF_X15_Y25_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X15_Y27_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X15_Y27_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X15_Y26_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\) 
-- # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X15_Y26_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X15_Y26_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X15_Y26_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X6_Y26_N0
\mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\nios2_qsys_0|W_alu_result\(6) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(4))))) # (!\nios2_qsys_0|W_alu_result\(6) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\nios2_qsys_0|F_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(4),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X6_Y26_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(4));

-- Location: LCCOMB_X6_Y26_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(6))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(4),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X6_Y26_N4
\mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\nios2_qsys_0|W_alu_result\(7) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(5))))) # (!\nios2_qsys_0|W_alu_result\(7) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\nios2_qsys_0|F_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X6_Y26_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(5));

-- Location: LCCOMB_X18_Y23_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X18_Y23_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X15_Y26_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\) 
-- # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X15_Y26_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X15_Y26_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X6_Y26_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(7)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(5),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X6_Y24_N16
\mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(8)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(6))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\nios2_qsys_0|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(6),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X6_Y24_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(6));

-- Location: LCCOMB_X15_Y24_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X11_Y25_N22
\mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(9)) # ((\nios2_qsys_0|F_pc\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\nios2_qsys_0|F_pc\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(9),
	datac => \nios2_qsys_0|F_pc\(7),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X11_Y25_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(7));

-- Location: LCCOMB_X15_Y27_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X15_Y27_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X15_Y26_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X15_Y26_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ = 
-- CARRY((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X15_Y26_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X15_Y26_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X15_Y24_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(9)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(7),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X11_Y19_N28
\nios2_qsys_0|R_ctrl_br_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ = (\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X11_Y19_N29
\nios2_qsys_0|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_br~q\);

-- Location: LCCOMB_X11_Y25_N18
\nios2_qsys_0|F_valid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_valid~0_combout\ = (!\nios2_qsys_0|i_read~q\ & \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|i_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|F_valid~0_combout\);

-- Location: FF_X11_Y25_N19
\nios2_qsys_0|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_valid~q\);

-- Location: FF_X11_Y19_N19
\nios2_qsys_0|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|D_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_valid~q\);

-- Location: LCCOMB_X12_Y26_N6
\nios2_qsys_0|E_shift_rot_cnt[0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ = \nios2_qsys_0|E_shift_rot_cnt\(0) $ (VCC)
-- \nios2_qsys_0|E_shift_rot_cnt[0]~6\ = CARRY(\nios2_qsys_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[0]~6\);

-- Location: FF_X11_Y26_N9
\nios2_qsys_0|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|R_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_new_inst~q\);

-- Location: FF_X12_Y26_N7
\nios2_qsys_0|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	asdata => \nios2_qsys_0|E_src2\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X12_Y26_N8
\nios2_qsys_0|E_shift_rot_cnt[1]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(1) & (\nios2_qsys_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(1) & (!\nios2_qsys_0|E_shift_rot_cnt[0]~6\))
-- \nios2_qsys_0|E_shift_rot_cnt[1]~8\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(1) & !\nios2_qsys_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[0]~6\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[1]~8\);

-- Location: FF_X12_Y26_N9
\nios2_qsys_0|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	asdata => \nios2_qsys_0|E_src2\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X12_Y26_N10
\nios2_qsys_0|E_shift_rot_cnt[2]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(2) & ((GND) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))) # (!\nios2_qsys_0|E_shift_rot_cnt\(2) & (\nios2_qsys_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios2_qsys_0|E_shift_rot_cnt[2]~10\ = CARRY((\nios2_qsys_0|E_shift_rot_cnt\(2)) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[1]~8\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[2]~10\);

-- Location: FF_X12_Y26_N11
\nios2_qsys_0|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	asdata => \nios2_qsys_0|E_src2\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X11_Y26_N8
\nios2_qsys_0|E_shift_rot_done~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_done~0_combout\ = (!\nios2_qsys_0|E_shift_rot_cnt\(2) & (!\nios2_qsys_0|E_shift_rot_cnt\(1) & (!\nios2_qsys_0|E_new_inst~q\ & !\nios2_qsys_0|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datab => \nios2_qsys_0|E_shift_rot_cnt\(1),
	datac => \nios2_qsys_0|E_new_inst~q\,
	datad => \nios2_qsys_0|E_shift_rot_cnt\(0),
	combout => \nios2_qsys_0|E_shift_rot_done~0_combout\);

-- Location: LCCOMB_X12_Y26_N12
\nios2_qsys_0|E_shift_rot_cnt[3]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(3) & (\nios2_qsys_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(3) & (!\nios2_qsys_0|E_shift_rot_cnt[2]~10\))
-- \nios2_qsys_0|E_shift_rot_cnt[3]~12\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(3) & !\nios2_qsys_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[2]~10\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[3]~12\);

-- Location: FF_X12_Y26_N13
\nios2_qsys_0|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	asdata => \nios2_qsys_0|E_src2\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X12_Y26_N14
\nios2_qsys_0|E_shift_rot_cnt[4]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ = \nios2_qsys_0|E_shift_rot_cnt\(4) $ (\nios2_qsys_0|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(4),
	cin => \nios2_qsys_0|E_shift_rot_cnt[3]~12\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X12_Y26_N15
\nios2_qsys_0|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\,
	asdata => \nios2_qsys_0|E_src2\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X12_Y26_N24
\nios2_qsys_0|E_stall~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~1_combout\ = (\nios2_qsys_0|E_valid~q\ & (((\nios2_qsys_0|E_shift_rot_cnt\(4)) # (\nios2_qsys_0|E_shift_rot_cnt\(3))) # (!\nios2_qsys_0|E_shift_rot_done~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_done~0_combout\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|E_shift_rot_cnt\(4),
	datad => \nios2_qsys_0|E_shift_rot_cnt\(3),
	combout => \nios2_qsys_0|E_stall~1_combout\);

-- Location: LCCOMB_X12_Y26_N28
\nios2_qsys_0|E_ld_stall~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_ld_stall~0_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & \nios2_qsys_0|E_new_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|E_new_inst~q\,
	combout => \nios2_qsys_0|E_ld_stall~0_combout\);

-- Location: LCCOMB_X9_Y20_N30
\nios2_qsys_0|D_ctrl_shift_logical~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ = (\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(12) & !\nios2_qsys_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~5_combout\,
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\);

-- Location: FF_X9_Y20_N31
\nios2_qsys_0|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_rot~q\);

-- Location: LCCOMB_X13_Y19_N2
\nios2_qsys_0|D_ctrl_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_st~0_combout\ = (\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_st~0_combout\);

-- Location: FF_X13_Y19_N3
\nios2_qsys_0|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_st~q\);

-- Location: LCCOMB_X12_Y26_N20
\nios2_qsys_0|d_write_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_write_nxt~0_combout\ = (\nios2_qsys_0|E_new_inst~q\ & \nios2_qsys_0|R_ctrl_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|E_new_inst~q\,
	datad => \nios2_qsys_0|R_ctrl_st~q\,
	combout => \nios2_qsys_0|d_write_nxt~0_combout\);

-- Location: LCCOMB_X12_Y26_N26
\nios2_qsys_0|E_stall~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~2_combout\ = (\nios2_qsys_0|E_ld_stall~0_combout\) # ((\nios2_qsys_0|d_write_nxt~0_combout\) # ((\nios2_qsys_0|E_stall~1_combout\ & \nios2_qsys_0|R_ctrl_shift_rot~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~1_combout\,
	datab => \nios2_qsys_0|E_ld_stall~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datad => \nios2_qsys_0|d_write_nxt~0_combout\,
	combout => \nios2_qsys_0|E_stall~2_combout\);

-- Location: LCCOMB_X12_Y26_N4
\nios2_qsys_0|E_stall~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~3_combout\ = (\nios2_qsys_0|E_stall~2_combout\) # ((\nios2_qsys_0|d_write~q\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\) # 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \nios2_qsys_0|E_stall~2_combout\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \nios2_qsys_0|E_stall~3_combout\);

-- Location: LCCOMB_X11_Y26_N0
\nios2_qsys_0|E_stall~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~4_combout\ = (\nios2_qsys_0|E_stall~3_combout\) # ((\nios2_qsys_0|E_stall~0_combout\ & (\nios2_qsys_0|R_ctrl_ld~q\ & \nios2_qsys_0|E_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~0_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|E_stall~3_combout\,
	combout => \nios2_qsys_0|E_stall~4_combout\);

-- Location: LCCOMB_X11_Y26_N22
\nios2_qsys_0|E_valid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_valid~0_combout\ = (\nios2_qsys_0|R_valid~q\) # (\nios2_qsys_0|E_stall~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_valid~q\,
	datad => \nios2_qsys_0|E_stall~4_combout\,
	combout => \nios2_qsys_0|E_valid~0_combout\);

-- Location: FF_X11_Y26_N23
\nios2_qsys_0|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_valid~q\);

-- Location: LCCOMB_X10_Y19_N16
\nios2_qsys_0|D_ctrl_retaddr~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~2_combout\ = (!\nios2_qsys_0|D_iw\(14) & (((\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X10_Y19_N18
\nios2_qsys_0|D_ctrl_retaddr~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~3_combout\ = (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_retaddr~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X10_Y19_N2
\nios2_qsys_0|D_ctrl_retaddr~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~4_combout\ = ((\nios2_qsys_0|D_ctrl_retaddr~3_combout\) # ((\nios2_qsys_0|Equal2~10_combout\) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\))) # (!\nios2_qsys_0|D_ctrl_exception~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	datab => \nios2_qsys_0|D_ctrl_retaddr~3_combout\,
	datac => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	datad => \nios2_qsys_0|Equal2~10_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~4_combout\);

-- Location: FF_X10_Y19_N3
\nios2_qsys_0|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_retaddr~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X11_Y26_N24
\nios2_qsys_0|R_src1~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~41_combout\ = (\nios2_qsys_0|R_ctrl_br~q\ & ((\nios2_qsys_0|E_valid~q\) # ((\nios2_qsys_0|R_valid~q\ & \nios2_qsys_0|R_ctrl_retaddr~q\)))) # (!\nios2_qsys_0|R_ctrl_br~q\ & (\nios2_qsys_0|R_valid~q\ & 
-- ((\nios2_qsys_0|R_ctrl_retaddr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br~q\,
	datab => \nios2_qsys_0|R_valid~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|R_ctrl_retaddr~q\,
	combout => \nios2_qsys_0|R_src1~41_combout\);

-- Location: LCCOMB_X12_Y25_N28
\nios2_qsys_0|E_mem_byte_en[3]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[3]~5_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~1_combout\ & ((\nios2_qsys_0|E_arith_result[0]~2_combout\) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~1_combout\,
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X12_Y25_N29
\nios2_qsys_0|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(3));

-- Location: LCCOMB_X6_Y26_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X10_Y20_N26
\nios2_qsys_0|d_writedata[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[25]~feeder_combout\ = \nios2_qsys_0|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[25]~1_combout\,
	combout => \nios2_qsys_0|d_writedata[25]~feeder_combout\);

-- Location: LCCOMB_X14_Y26_N28
\mm_interconnect_0|width_adapter|ShiftLeft2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ = (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\);

-- Location: LCCOMB_X15_Y22_N4
\mm_interconnect_0|width_adapter|data_reg~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~6_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(11)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(11),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|width_adapter|data_reg~6_combout\);

-- Location: FF_X15_Y22_N5
\mm_interconnect_0|width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(11));

-- Location: LCCOMB_X15_Y22_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(11)) # 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(11),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11_combout\);

-- Location: LCCOMB_X8_Y20_N2
\nios2_qsys_0|d_writedata[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[28]~feeder_combout\ = \nios2_qsys_0|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata[28]~4_combout\,
	combout => \nios2_qsys_0|d_writedata[28]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N6
\mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X12_Y24_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X6_Y24_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(1),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X15_Y24_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y24_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]~8_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]~8_combout\);

-- Location: FF_X6_Y20_N13
\nios2_qsys_0|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(2));

-- Location: LCCOMB_X6_Y24_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\nios2_qsys_0|d_writedata\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(2),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X6_Y24_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(2));

-- Location: FF_X6_Y20_N27
\nios2_qsys_0|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(7));

-- Location: LCCOMB_X6_Y20_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\nios2_qsys_0|d_writedata\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(7),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X6_Y20_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(7));

-- Location: LCCOMB_X6_Y24_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(7))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(7),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19_combout\);

-- Location: LCCOMB_X12_Y19_N28
\nios2_qsys_0|Equal101~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~0_combout\ = (!\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(12) & !\nios2_qsys_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|Equal101~0_combout\);

-- Location: LCCOMB_X12_Y19_N12
\nios2_qsys_0|D_ctrl_br_cmp~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~3_combout\) # ((\nios2_qsys_0|Equal2~0_combout\ & \nios2_qsys_0|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~0_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~3_combout\,
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X11_Y19_N22
\nios2_qsys_0|Equal2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~7_combout\ = (!\nios2_qsys_0|D_iw\(1) & (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(4) & !\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|Equal2~7_combout\);

-- Location: LCCOMB_X13_Y19_N20
\nios2_qsys_0|Equal2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~4_combout\ = (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~4_combout\);

-- Location: LCCOMB_X11_Y19_N16
\nios2_qsys_0|D_ctrl_br_cmp~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ = (\nios2_qsys_0|Equal2~2_combout\) # ((\nios2_qsys_0|Equal2~7_combout\) # ((!\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~7_combout\,
	datad => \nios2_qsys_0|Equal2~4_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X11_Y19_N24
\nios2_qsys_0|D_ctrl_br_cmp~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ = (\nios2_qsys_0|R_ctrl_br_nxt~0_combout\) # ((!\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|D_ctrl_br_cmp~0_combout\) # (\nios2_qsys_0|D_ctrl_br_cmp~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\);

-- Location: FF_X11_Y19_N25
\nios2_qsys_0|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X12_Y25_N20
\nios2_qsys_0|E_mem_byte_en[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[2]~4_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~1_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~1_combout\,
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X12_Y25_N21
\nios2_qsys_0|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(2));

-- Location: LCCOMB_X11_Y25_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X6_Y20_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\nios2_qsys_0|d_writedata\(17) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(17),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X9_Y26_N24
\nios2_qsys_0|W_alu_result[31]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[31]~21_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~q\) # ((\nios2_qsys_0|E_alu_sub~q\ & !\nios2_qsys_0|R_ctrl_logic~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[31]~21_combout\);

-- Location: LCCOMB_X12_Y19_N18
\nios2_qsys_0|D_ctrl_shift_rot_right~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ = (\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|Equal2~5_combout\ & (!\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X12_Y19_N19
\nios2_qsys_0|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X12_Y19_N22
\nios2_qsys_0|Equal101~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~1_combout\ = (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|Equal101~1_combout\);

-- Location: LCCOMB_X12_Y19_N20
\nios2_qsys_0|D_ctrl_rot_right~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_rot_right~0_combout\ = (\nios2_qsys_0|Equal101~1_combout\ & (\nios2_qsys_0|Equal2~5_combout\ & (!\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~1_combout\,
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_rot_right~0_combout\);

-- Location: FF_X12_Y19_N21
\nios2_qsys_0|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X10_Y26_N6
\nios2_qsys_0|E_shift_rot_result_nxt[14]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[14]~11_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(15))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(15),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(13),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[14]~11_combout\);

-- Location: LCCOMB_X8_Y21_N12
\nios2_qsys_0|d_writedata[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[26]~feeder_combout\ = \nios2_qsys_0|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[26]~2_combout\,
	combout => \nios2_qsys_0|d_writedata[26]~feeder_combout\);

-- Location: LCCOMB_X8_Y27_N10
\nios2_qsys_0|W_alu_result[31]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[31]~20_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~q\) # (\nios2_qsys_0|R_ctrl_logic~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[31]~20_combout\);

-- Location: LCCOMB_X14_Y27_N22
\mm_interconnect_0|width_adapter_001|data_reg~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~20_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_writedata\(26),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~20_combout\);

-- Location: FF_X14_Y27_N23
\mm_interconnect_0|width_adapter_001|data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(18));

-- Location: LCCOMB_X13_Y25_N28
\mm_interconnect_0|width_adapter_001|data_reg~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~15_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(18)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(18),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|data_reg\(18),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~15_combout\);

-- Location: FF_X13_Y25_N29
\mm_interconnect_0|width_adapter_001|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(10));

-- Location: LCCOMB_X13_Y25_N22
\mm_interconnect_0|width_adapter_001|data_reg~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~10_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(10)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(10),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(10),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~10_combout\);

-- Location: FF_X13_Y25_N23
\mm_interconnect_0|width_adapter_001|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(2));

-- Location: LCCOMB_X13_Y25_N16
\mm_interconnect_0|width_adapter_001|out_data[2]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(2)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(2),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|data_reg\(2),
	combout => \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\);

-- Location: LCCOMB_X13_Y25_N12
\mm_interconnect_0|width_adapter_001|address_reg[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|address_reg[5]~feeder_combout\ = \nios2_qsys_0|W_alu_result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|width_adapter_001|address_reg[5]~feeder_combout\);

-- Location: FF_X13_Y25_N13
\mm_interconnect_0|width_adapter_001|address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|address_reg[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(5));

-- Location: FF_X13_Y25_N31
\mm_interconnect_0|width_adapter_001|address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(4));

-- Location: LCCOMB_X13_Y25_N30
\can_hw_controller_0|i_can_registers|we_tx_data_6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_tx_data_6~8_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (!\mm_interconnect_0|width_adapter_001|address_reg\(5) & (!\mm_interconnect_0|width_adapter_001|address_reg\(4)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((!\nios2_qsys_0|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|address_reg\(5),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(4),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \can_hw_controller_0|i_can_registers|we_tx_data_6~8_combout\);

-- Location: LCCOMB_X13_Y28_N24
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\nios2_qsys_0|W_alu_result\(9) & !\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0|W_alu_result\(9),
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X8_Y21_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\nios2_qsys_0|d_writedata\(18) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(18),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X8_Y21_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(18));

-- Location: LCCOMB_X8_Y21_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(18))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(18),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout\);

-- Location: LCCOMB_X8_Y20_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X8_Y20_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(20));

-- Location: LCCOMB_X16_Y24_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X16_Y24_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X8_Y20_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~26_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(20)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(20),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~26_combout\);

-- Location: LCCOMB_X9_Y21_N24
\nios2_qsys_0|E_src2[22]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[22]~0_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[22]~0_combout\);

-- Location: LCCOMB_X11_Y19_N26
\nios2_qsys_0|Equal2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~12_combout\ = (\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~4_combout\,
	combout => \nios2_qsys_0|Equal2~12_combout\);

-- Location: LCCOMB_X11_Y19_N20
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\nios2_qsys_0|Equal2~7_combout\ & (\nios2_qsys_0|D_iw\(2) $ ((\nios2_qsys_0|D_iw\(5))))) # (!\nios2_qsys_0|Equal2~7_combout\ & (\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|D_iw\(2) $ 
-- (\nios2_qsys_0|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~7_combout\,
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X11_Y19_N0
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\nios2_qsys_0|Equal2~12_combout\) # ((\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((!\nios2_qsys_0|D_iw\(11) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~12_combout\,
	datab => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X11_Y19_N1
\nios2_qsys_0|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X9_Y20_N4
\nios2_qsys_0|R_src2_hi~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi~0_combout\ = (\nios2_qsys_0|R_ctrl_force_src2_zero~q\) # (\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	datad => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios2_qsys_0|R_src2_hi~0_combout\);

-- Location: LCCOMB_X13_Y19_N8
\nios2_qsys_0|D_ctrl_hi_imm16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(1) & ((\nios2_qsys_0|D_iw\(4)) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X9_Y20_N20
\nios2_qsys_0|D_ctrl_hi_imm16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ = (\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X9_Y20_N21
\nios2_qsys_0|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_hi_imm16~q\);

-- Location: FF_X9_Y21_N25
\nios2_qsys_0|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[22]~0_combout\,
	asdata => \nios2_qsys_0|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(22));

-- Location: LCCOMB_X14_Y26_N24
\mm_interconnect_0|width_adapter|ShiftLeft2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- !\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\);

-- Location: LCCOMB_X14_Y26_N30
\nios2_qsys_0|av_ld_byte3_data_nxt~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\);

-- Location: LCCOMB_X16_Y22_N16
\can_hw_controller_0|i_can_registers|we_acceptance_code_0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & 
-- \can_hw_controller_0|i_can_registers|we_acceptance_code_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~2_combout\,
	combout => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\);

-- Location: FF_X15_Y19_N25
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(0));

-- Location: LCCOMB_X16_Y22_N10
\can_hw_controller_0|data_out[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out[4]~6_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (!\mm_interconnect_0|width_adapter_001|address_reg\(1) & (!\mm_interconnect_0|width_adapter_001|address_reg\(2)))) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((!\nios2_qsys_0|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \can_hw_controller_0|data_out[4]~6_combout\);

-- Location: LCCOMB_X16_Y22_N26
\can_hw_controller_0|data_out[4]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out[4]~7_combout\ = (\can_hw_controller_0|data_out[4]~6_combout\ & (((\mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\ & !\mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datac => \can_hw_controller_0|data_out[4]~6_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\,
	combout => \can_hw_controller_0|data_out[4]~7_combout\);

-- Location: LCCOMB_X16_Y21_N14
\can_hw_controller_0|data_out[4]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out[4]~37_combout\ = (\mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\) # ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|address_reg\(0) & 
-- \can_hw_controller_0|data_out[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \can_hw_controller_0|data_out[4]~6_combout\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\,
	combout => \can_hw_controller_0|data_out[4]~37_combout\);

-- Location: LCCOMB_X16_Y22_N12
\mm_interconnect_0|width_adapter_001|out_data[10]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\) # (!\mm_interconnect_0|width_adapter_001|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\);

-- Location: FF_X13_Y25_N9
\mm_interconnect_0|width_adapter_001|address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|W_alu_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|address_reg\(3));

-- Location: LCCOMB_X13_Y25_N8
\can_hw_controller_0|i_can_registers|we_tx_data_6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_tx_data_6~9_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((!\mm_interconnect_0|width_adapter_001|address_reg\(3))))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(3),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \can_hw_controller_0|i_can_registers|we_tx_data_6~9_combout\);

-- Location: LCCOMB_X13_Y25_N14
\can_hw_controller_0|i_can_registers|we_tx_data_6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_tx_data_6~10_combout\ = (\can_hw_controller_0|i_can_registers|we_tx_data_6~8_combout\ & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\ & 
-- (\can_hw_controller_0|i_can_registers|we_tx_data_6~9_combout\ & \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|we_tx_data_6~8_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\,
	datac => \can_hw_controller_0|i_can_registers|we_tx_data_6~9_combout\,
	datad => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|i_can_registers|we_tx_data_6~10_combout\);

-- Location: LCCOMB_X16_Y22_N2
\can_hw_controller_0|i_can_registers|we_tx_data_2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\ & 
-- (!\mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\ & \can_hw_controller_0|i_can_registers|we_tx_data_6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	datad => \can_hw_controller_0|i_can_registers|we_tx_data_6~10_combout\,
	combout => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\);

-- Location: FF_X15_Y21_N27
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(0));

-- Location: LCCOMB_X16_Y21_N18
\can_hw_controller_0|data_out~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~10_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(0)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|data_out~10_combout\);

-- Location: LCCOMB_X16_Y22_N14
\can_hw_controller_0|data_out[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out[4]~8_combout\ = ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|address_reg\(1)) # (\mm_interconnect_0|width_adapter_001|address_reg\(0))))) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	combout => \can_hw_controller_0|data_out[4]~8_combout\);

-- Location: LCCOMB_X16_Y22_N0
\can_hw_controller_0|i_can_registers|we_tx_data_6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\ = (\can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\ & \can_hw_controller_0|i_can_registers|we_tx_data_6~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\,
	datac => \can_hw_controller_0|i_can_registers|we_tx_data_6~10_combout\,
	combout => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\);

-- Location: FF_X16_Y21_N1
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(0));

-- Location: LCCOMB_X16_Y21_N0
\can_hw_controller_0|data_out~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~9_combout\ = (\can_hw_controller_0|data_out[4]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\)))) # 
-- (!\can_hw_controller_0|data_out[4]~8_combout\ & (((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\,
	datab => \can_hw_controller_0|data_out[4]~8_combout\,
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(0),
	datad => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	combout => \can_hw_controller_0|data_out~9_combout\);

-- Location: LCCOMB_X16_Y21_N28
\can_hw_controller_0|data_out~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~11_combout\ = (\can_hw_controller_0|data_out[4]~37_combout\ & (((\can_hw_controller_0|data_out[4]~6_combout\) # (\can_hw_controller_0|data_out~9_combout\)))) # (!\can_hw_controller_0|data_out[4]~37_combout\ & 
-- (\can_hw_controller_0|data_out~10_combout\ & (!\can_hw_controller_0|data_out[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out[4]~37_combout\,
	datab => \can_hw_controller_0|data_out~10_combout\,
	datac => \can_hw_controller_0|data_out[4]~6_combout\,
	datad => \can_hw_controller_0|data_out~9_combout\,
	combout => \can_hw_controller_0|data_out~11_combout\);

-- Location: LCCOMB_X15_Y20_N0
\can_hw_controller_0|data_out~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~12_combout\ = (\can_hw_controller_0|data_out[4]~7_combout\ & ((\can_hw_controller_0|data_out~11_combout\ & (\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(0))) # 
-- (!\can_hw_controller_0|data_out~11_combout\ & ((!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))) # (!\can_hw_controller_0|data_out[4]~7_combout\ & (((\can_hw_controller_0|data_out~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(0),
	datab => \can_hw_controller_0|data_out[4]~7_combout\,
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|data_out~11_combout\,
	combout => \can_hw_controller_0|data_out~12_combout\);

-- Location: LCCOMB_X13_Y25_N26
\can_hw_controller_0|process_1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|process_1~0_combout\ = (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\ & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datab => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\,
	combout => \can_hw_controller_0|process_1~0_combout\);

-- Location: FF_X15_Y20_N1
\can_hw_controller_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~12_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(0));

-- Location: FF_X14_Y23_N25
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X8_Y21_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\nios2_qsys_0|d_writedata\(10) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(10),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X8_Y21_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(10));

-- Location: LCCOMB_X15_Y24_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) $ 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCCOMB_X6_Y23_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X6_Y23_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(13));

-- Location: LCCOMB_X17_Y25_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X17_Y25_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X14_Y25_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X14_Y25_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X19_Y27_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~83_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~83_combout\);

-- Location: FF_X19_Y27_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~83_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X18_Y27_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X6_Y21_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X6_Y21_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(14));

-- Location: LCCOMB_X6_Y21_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(14)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(14),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14_combout\);

-- Location: LCCOMB_X8_Y23_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X8_Y23_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(15));

-- Location: LCCOMB_X8_Y23_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~16_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(15))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(15),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~16_combout\);

-- Location: LCCOMB_X6_Y25_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\nios2_qsys_0|d_writedata\(24) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(24),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X6_Y25_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(24));

-- Location: LCCOMB_X6_Y25_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~7_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(24))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(24),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~7_combout\);

-- Location: LCCOMB_X10_Y20_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\nios2_qsys_0|d_writedata\(25) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(25),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X10_Y20_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(25));

-- Location: LCCOMB_X10_Y20_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~8_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(25))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(25),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~8_combout\);

-- Location: LCCOMB_X14_Y24_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\nios2_qsys_0|d_writedata\(26) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(26),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X14_Y24_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(26));

-- Location: LCCOMB_X14_Y24_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~9_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(26)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(26),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~9_combout\);

-- Location: LCCOMB_X8_Y20_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X8_Y20_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(28));

-- Location: LCCOMB_X6_Y23_N10
\nios2_qsys_0|d_writedata[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[29]~feeder_combout\ = \nios2_qsys_0|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata[29]~5_combout\,
	combout => \nios2_qsys_0|d_writedata[29]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N26
\nios2_qsys_0|d_writedata[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[27]~feeder_combout\ = \nios2_qsys_0|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata[27]~3_combout\,
	combout => \nios2_qsys_0|d_writedata[27]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N6
\nios2_qsys_0|E_src2[26]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[26]~11_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[26]~11_combout\);

-- Location: FF_X9_Y21_N7
\nios2_qsys_0|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[26]~11_combout\,
	asdata => \nios2_qsys_0|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(26));

-- Location: LCCOMB_X14_Y25_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~29_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~29_combout\);

-- Location: FF_X14_Y25_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(27));

-- Location: FF_X15_Y22_N1
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X15_Y22_N0
\nios2_qsys_0|av_ld_byte3_data_nxt~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X15_Y22_N10
\nios2_qsys_0|av_ld_byte3_data_nxt~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\ = (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\) # ((\nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~18_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X11_Y24_N30
\nios2_qsys_0|av_ld_byte3_data_nxt~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\ = (\nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\) # ((\nios2_qsys_0|av_ld_aligning_data~q\ & \nios2_qsys_0|av_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~19_combout\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\);

-- Location: FF_X11_Y24_N31
\nios2_qsys_0|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(3));

-- Location: LCCOMB_X9_Y21_N28
\nios2_qsys_0|E_src2[27]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[27]~10_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[27]~10_combout\);

-- Location: FF_X9_Y21_N29
\nios2_qsys_0|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[27]~10_combout\,
	asdata => \nios2_qsys_0|D_iw\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(27));

-- Location: LCCOMB_X15_Y23_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~32_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~32_combout\);

-- Location: FF_X15_Y23_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(30));

-- Location: FF_X15_Y23_N19
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X15_Y23_N18
\nios2_qsys_0|av_ld_byte3_data_nxt~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X6_Y21_N10
\nios2_qsys_0|d_writedata[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[30]~feeder_combout\ = \nios2_qsys_0|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata[30]~6_combout\,
	combout => \nios2_qsys_0|d_writedata[30]~feeder_combout\);

-- Location: M9K_X7_Y21_N0
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X9_Y21_N12
\nios2_qsys_0|R_src2_hi[15]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~1_combout\ = (\nios2_qsys_0|R_ctrl_hi_imm16~q\ & (((\nios2_qsys_0|D_iw\(21))))) # (!\nios2_qsys_0|R_ctrl_hi_imm16~q\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X9_Y20_N10
\nios2_qsys_0|R_src2_hi[15]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~2_combout\ = (\nios2_qsys_0|R_src2_hi[15]~1_combout\ & (!\nios2_qsys_0|R_ctrl_force_src2_zero~q\ & !\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_src2_hi[15]~1_combout\,
	datac => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	datad => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios2_qsys_0|R_src2_hi[15]~2_combout\);

-- Location: FF_X9_Y20_N11
\nios2_qsys_0|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_hi[15]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(31));

-- Location: LCCOMB_X9_Y20_N12
\nios2_qsys_0|E_logic_result[31]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[31]~24_combout\ = (\nios2_qsys_0|E_src1\(31) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(31)))))) # (!\nios2_qsys_0|E_src1\(31) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(31)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(31),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(31),
	combout => \nios2_qsys_0|E_logic_result[31]~24_combout\);

-- Location: LCCOMB_X13_Y19_N6
\nios2_qsys_0|Equal2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~6_combout\ = (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(3) & \nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~6_combout\);

-- Location: LCCOMB_X13_Y19_N14
\nios2_qsys_0|D_ctrl_logic~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~9_combout\ = (\nios2_qsys_0|D_iw\(0)) # ((\nios2_qsys_0|D_iw\(1)) # (\nios2_qsys_0|D_iw\(4) $ (!\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X13_Y19_N16
\nios2_qsys_0|Equal2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~1_combout\ = (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(3) & \nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~1_combout\);

-- Location: LCCOMB_X13_Y19_N26
\nios2_qsys_0|E_invert_arith_src_msb~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~0_combout\ = (\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|Equal2~6_combout\) # ((\nios2_qsys_0|Equal2~1_combout\)))) # (!\nios2_qsys_0|D_iw\(2) & (((!\nios2_qsys_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~6_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_logic~9_combout\,
	datad => \nios2_qsys_0|Equal2~1_combout\,
	combout => \nios2_qsys_0|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X12_Y19_N6
\nios2_qsys_0|D_ctrl_alu_subtract~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\ = \nios2_qsys_0|D_iw\(15) $ (\nios2_qsys_0|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\);

-- Location: LCCOMB_X12_Y19_N24
\nios2_qsys_0|D_ctrl_alu_subtract~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\ = (((\nios2_qsys_0|D_iw\(16)) # (!\nios2_qsys_0|Equal2~5_combout\)) # (!\nios2_qsys_0|Equal101~0_combout\)) # (!\nios2_qsys_0|D_ctrl_alu_subtract~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_subtract~6_combout\,
	datab => \nios2_qsys_0|Equal101~0_combout\,
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X9_Y20_N6
\nios2_qsys_0|E_invert_arith_src_msb~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~1_combout\ = (\nios2_qsys_0|R_valid~q\ & (((\nios2_qsys_0|E_invert_arith_src_msb~0_combout\ & !\nios2_qsys_0|D_iw\(5))) # (!\nios2_qsys_0|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_invert_arith_src_msb~0_combout\,
	datab => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|R_valid~q\,
	combout => \nios2_qsys_0|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X9_Y20_N7
\nios2_qsys_0|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_invert_arith_src_msb~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X9_Y20_N24
\nios2_qsys_0|E_arith_src2[31]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src2\(31) = \nios2_qsys_0|E_invert_arith_src_msb~q\ $ (\nios2_qsys_0|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_invert_arith_src_msb~q\,
	datad => \nios2_qsys_0|E_src2\(31),
	combout => \nios2_qsys_0|E_arith_src2\(31));

-- Location: M9K_X7_Y22_N0
\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X8_Y22_N4
\nios2_qsys_0|R_src1[30]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[30]~54_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[30]~54_combout\);

-- Location: FF_X8_Y22_N5
\nios2_qsys_0|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[30]~54_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(30));

-- Location: LCCOMB_X9_Y21_N22
\nios2_qsys_0|E_src2[30]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[30]~7_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[30]~7_combout\);

-- Location: FF_X9_Y21_N23
\nios2_qsys_0|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[30]~7_combout\,
	asdata => \nios2_qsys_0|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(30));

-- Location: LCCOMB_X9_Y21_N8
\nios2_qsys_0|E_src2[29]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[29]~8_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[29]~8_combout\);

-- Location: LCCOMB_X14_Y25_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~22_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~22_combout\);

-- Location: FF_X14_Y25_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(19));

-- Location: FF_X11_Y21_N15
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X6_Y23_N4
\nios2_qsys_0|E_st_data[21]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[21]~6_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_qsys_0|E_st_data[21]~6_combout\);

-- Location: FF_X6_Y23_N5
\nios2_qsys_0|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[21]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(21));

-- Location: LCCOMB_X6_Y23_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\nios2_qsys_0|d_writedata\(21) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(21),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X6_Y21_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X8_Y23_N0
\nios2_qsys_0|E_st_data[23]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[23]~4_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \nios2_qsys_0|E_st_data[23]~4_combout\);

-- Location: FF_X8_Y23_N1
\nios2_qsys_0|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[23]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(23));

-- Location: LCCOMB_X8_Y23_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: M9K_X7_Y25_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X11_Y21_N24
\nios2_qsys_0|F_iw[19]~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[19]~40_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	combout => \nios2_qsys_0|F_iw[19]~40_combout\);

-- Location: LCCOMB_X11_Y21_N12
\nios2_qsys_0|F_iw[19]~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[19]~41_combout\ = (\nios2_qsys_0|F_iw[19]~40_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[19]~40_combout\,
	combout => \nios2_qsys_0|F_iw[19]~41_combout\);

-- Location: FF_X11_Y21_N13
\nios2_qsys_0|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[19]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(19));

-- Location: FF_X9_Y21_N9
\nios2_qsys_0|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[29]~8_combout\,
	asdata => \nios2_qsys_0|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(29));

-- Location: LCCOMB_X9_Y21_N2
\nios2_qsys_0|E_src2[28]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[28]~9_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[28]~9_combout\);

-- Location: LCCOMB_X10_Y27_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X10_Y27_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X10_Y27_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X7_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"15851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D",
	mem_init1 => X"0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5A0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D468A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6",
	mem_init0 => X"FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E52394F8C81F9917ACB0896008447CB8CAE480C2E0F2D62508C66234D2FC901E24169B812693B5565243205B66B4D391D01C79A90CA7B04834089C6EA9456744828858F475135D28B273DDFA4D288D056BA3F8F95EA35982D50016D14D2ED77E91924314A15150CF3593912032680C7C13721FCF4436991DE86445BED9851582B5E23270B9CACE35D2D172070097CB2227A044562D2A908A47C0683D28C549188FC0500BA59A257626426F32438DB8350F9C428414B850C2037BA7946D0182189A620E98D1685680A9B2282196D4C0930B11FAD15525532F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y23_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X14_Y23_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X8_Y23_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X8_Y23_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(23));

-- Location: LCCOMB_X8_Y23_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~6_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(23))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(23),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~6_combout\);

-- Location: LCCOMB_X13_Y24_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~24_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~24_combout\);

-- Location: FF_X13_Y24_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(18));

-- Location: FF_X11_Y20_N5
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X11_Y20_N14
\nios2_qsys_0|F_iw[18]~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~44_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \nios2_qsys_0|F_iw[18]~44_combout\);

-- Location: LCCOMB_X11_Y21_N30
\nios2_qsys_0|F_iw[18]~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~45_combout\ = (\nios2_qsys_0|F_iw[18]~44_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[18]~44_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[18]~45_combout\);

-- Location: FF_X11_Y21_N31
\nios2_qsys_0|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[18]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(18));

-- Location: FF_X9_Y21_N3
\nios2_qsys_0|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[28]~9_combout\,
	asdata => \nios2_qsys_0|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(28));

-- Location: LCCOMB_X8_Y22_N12
\nios2_qsys_0|R_src1[25]~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[25]~59_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[25]~59_combout\);

-- Location: FF_X8_Y22_N13
\nios2_qsys_0|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[25]~59_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(25));

-- Location: LCCOMB_X9_Y21_N16
\nios2_qsys_0|E_src2[25]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[25]~12_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[25]~12_combout\);

-- Location: FF_X9_Y21_N17
\nios2_qsys_0|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[25]~12_combout\,
	asdata => \nios2_qsys_0|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(25));

-- Location: LCCOMB_X9_Y20_N16
\nios2_qsys_0|E_src2[24]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[24]~13_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[24]~13_combout\);

-- Location: FF_X9_Y20_N17
\nios2_qsys_0|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[24]~13_combout\,
	asdata => \nios2_qsys_0|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(24));

-- Location: LCCOMB_X9_Y22_N16
\nios2_qsys_0|R_src1[24]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[24]~60_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios2_qsys_0|R_src1~41_combout\,
	combout => \nios2_qsys_0|R_src1[24]~60_combout\);

-- Location: FF_X9_Y22_N17
\nios2_qsys_0|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[24]~60_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(24));

-- Location: LCCOMB_X9_Y20_N2
\nios2_qsys_0|E_src2[23]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[23]~14_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[23]~14_combout\);

-- Location: FF_X9_Y20_N3
\nios2_qsys_0|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[23]~14_combout\,
	asdata => \nios2_qsys_0|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(23));

-- Location: LCCOMB_X8_Y22_N22
\nios2_qsys_0|R_src1[23]~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[23]~61_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|R_src1~41_combout\,
	combout => \nios2_qsys_0|R_src1[23]~61_combout\);

-- Location: FF_X8_Y22_N23
\nios2_qsys_0|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[23]~61_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(23));

-- Location: LCCOMB_X9_Y21_N18
\nios2_qsys_0|E_src2[21]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[21]~1_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[21]~1_combout\);

-- Location: FF_X9_Y21_N19
\nios2_qsys_0|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[21]~1_combout\,
	asdata => \nios2_qsys_0|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(21));

-- Location: LCCOMB_X8_Y22_N24
\nios2_qsys_0|R_src1[20]~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[20]~46_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[20]~46_combout\);

-- Location: FF_X8_Y22_N25
\nios2_qsys_0|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[20]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(20));

-- Location: LCCOMB_X9_Y21_N4
\nios2_qsys_0|E_src2[20]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[20]~2_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[20]~2_combout\);

-- Location: LCCOMB_X13_Y24_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~25_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~25_combout\);

-- Location: FF_X13_Y24_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(10));

-- Location: FF_X12_Y20_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X12_Y20_N14
\nios2_qsys_0|F_iw[10]~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~46_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & 
-- (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[10]~46_combout\);

-- Location: LCCOMB_X12_Y20_N6
\nios2_qsys_0|F_iw[10]~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~47_combout\ = (\nios2_qsys_0|F_iw[10]~46_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_iw[10]~46_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[10]~47_combout\);

-- Location: FF_X12_Y20_N7
\nios2_qsys_0|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[10]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(10));

-- Location: FF_X9_Y21_N5
\nios2_qsys_0|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[20]~2_combout\,
	asdata => \nios2_qsys_0|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(20));

-- Location: LCCOMB_X8_Y22_N2
\nios2_qsys_0|R_src1[19]~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[19]~47_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \nios2_qsys_0|R_src1~41_combout\,
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[19]~47_combout\);

-- Location: FF_X8_Y22_N3
\nios2_qsys_0|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[19]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(19));

-- Location: LCCOMB_X8_Y22_N28
\nios2_qsys_0|R_src1[18]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[18]~48_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[18]~48_combout\);

-- Location: FF_X8_Y22_N29
\nios2_qsys_0|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[18]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(18));

-- Location: LCCOMB_X9_Y21_N0
\nios2_qsys_0|E_src2[18]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[18]~4_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[18]~4_combout\);

-- Location: LCCOMB_X8_Y23_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: M9K_X7_Y19_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X6_Y21_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X6_Y21_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(30));

-- Location: LCCOMB_X17_Y26_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(30)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(30),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X8_Y23_N18
\nios2_qsys_0|d_writedata[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[31]~feeder_combout\ = \nios2_qsys_0|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata[31]~7_combout\,
	combout => \nios2_qsys_0|d_writedata[31]~feeder_combout\);

-- Location: FF_X8_Y23_N19
\nios2_qsys_0|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[31]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(31));

-- Location: LCCOMB_X8_Y23_N14
\mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X8_Y23_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(31));

-- Location: LCCOMB_X6_Y26_N28
\mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0|d_byteenable\(3),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X6_Y26_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X6_Y26_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(3),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X7_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C4459",
	mem_init1 => X"31C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C6402299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA570399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1",
	mem_init0 => X"735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE255018F2EA62B98CAA82EB247EE2150CD7CDB573648CCE4AB25305D78BBD1CEF0F0EC3CCF0291C400673274AC424F0347CB73C3517CC94CAF864322298D18C71FADD3E5C04184FE7F56BD020984A2889EB42D89110397AA75D6EC751D5C6E5201A4B85A08BDCAE4168B35C4B5610A07E51160800E8102921C4FC70A6C3AE67F1605E9963399FC9A0B325344F641ACBA0468BB48AD507888CC5D752508AA35DB9C764B12109B8D1223D054293E928820A261913010151B88EB53D34CA2D8340510CDF58AB438AE5E239A23005B798CAA5B24C641455B95107A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y23_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X14_Y23_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X14_Y23_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(31)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(31),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X13_Y24_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~19_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~19_combout\);

-- Location: FF_X13_Y24_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(8));

-- Location: FF_X11_Y20_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X11_Y20_N18
\nios2_qsys_0|F_iw[8]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~34_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \nios2_qsys_0|F_iw[8]~34_combout\);

-- Location: LCCOMB_X11_Y20_N30
\nios2_qsys_0|F_iw[8]~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~35_combout\ = (\nios2_qsys_0|F_iw[8]~34_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[8]~34_combout\,
	combout => \nios2_qsys_0|F_iw[8]~35_combout\);

-- Location: FF_X11_Y20_N31
\nios2_qsys_0|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[8]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(8));

-- Location: FF_X9_Y21_N1
\nios2_qsys_0|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[18]~4_combout\,
	asdata => \nios2_qsys_0|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(18));

-- Location: LCCOMB_X8_Y22_N14
\nios2_qsys_0|R_src1[17]~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[17]~49_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[17]~49_combout\);

-- Location: FF_X8_Y22_N15
\nios2_qsys_0|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[17]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(17));

-- Location: LCCOMB_X9_Y21_N10
\nios2_qsys_0|E_src2[17]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[17]~5_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios2_qsys_0|E_src2[17]~5_combout\);

-- Location: FF_X9_Y21_N11
\nios2_qsys_0|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[17]~5_combout\,
	asdata => \nios2_qsys_0|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(17));

-- Location: LCCOMB_X9_Y21_N20
\nios2_qsys_0|E_src2[16]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[16]~6_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[16]~6_combout\);

-- Location: FF_X9_Y21_N21
\nios2_qsys_0|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[16]~6_combout\,
	asdata => \nios2_qsys_0|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(16));

-- Location: LCCOMB_X8_Y23_N6
\nios2_qsys_0|R_src2_lo[15]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[15]~16_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(21),
	datac => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \nios2_qsys_0|R_src2_lo[15]~16_combout\);

-- Location: FF_X8_Y23_N7
\nios2_qsys_0|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[15]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(15));

-- Location: LCCOMB_X9_Y22_N12
\nios2_qsys_0|R_src1[15]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[15]~52_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|R_src1~41_combout\,
	combout => \nios2_qsys_0|R_src1[15]~52_combout\);

-- Location: FF_X9_Y22_N13
\nios2_qsys_0|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[15]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(15));

-- Location: LCCOMB_X6_Y22_N26
\nios2_qsys_0|E_src1[13]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[13]~0_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~40_combout\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_qsys_0|D_iw\(17),
	combout => \nios2_qsys_0|E_src1[13]~0_combout\);

-- Location: LCCOMB_X8_Y25_N18
\nios2_qsys_0|F_pc_no_crst_nxt[11]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[11]~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & ((\nios2_qsys_0|F_pc_sel_nxt~0_combout\) # ((\nios2_qsys_0|R_ctrl_break~q\) # (\nios2_qsys_0|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_exception~q\,
	datab => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[11]~0_combout\);

-- Location: LCCOMB_X6_Y23_N20
\nios2_qsys_0|R_src2_lo[13]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[13]~4_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(19)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_qsys_0|D_iw\(19),
	combout => \nios2_qsys_0|R_src2_lo[13]~4_combout\);

-- Location: FF_X6_Y23_N21
\nios2_qsys_0|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[13]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(13));

-- Location: LCCOMB_X9_Y22_N8
\nios2_qsys_0|E_src1[12]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[12]~1_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[12]~1_combout\);

-- Location: LCCOMB_X8_Y26_N22
\nios2_qsys_0|F_pc_plus_one[10]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ = (\nios2_qsys_0|F_pc\(10) & (!\nios2_qsys_0|F_pc_plus_one[9]~19\ & VCC)) # (!\nios2_qsys_0|F_pc\(10) & (\nios2_qsys_0|F_pc_plus_one[9]~19\ $ (GND)))
-- \nios2_qsys_0|F_pc_plus_one[10]~21\ = CARRY((!\nios2_qsys_0|F_pc\(10) & !\nios2_qsys_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[9]~19\,
	combout => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[10]~21\);

-- Location: FF_X9_Y22_N9
\nios2_qsys_0|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[12]~1_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(12));

-- Location: LCCOMB_X8_Y20_N4
\nios2_qsys_0|R_src2_lo[12]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[12]~5_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(18))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(18),
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[12]~5_combout\);

-- Location: FF_X8_Y20_N5
\nios2_qsys_0|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[12]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(12));

-- Location: LCCOMB_X9_Y22_N0
\nios2_qsys_0|E_src1[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[6]~11_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(10),
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[6]~11_combout\);

-- Location: FF_X9_Y22_N1
\nios2_qsys_0|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[6]~11_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(6));

-- Location: LCCOMB_X6_Y23_N14
\nios2_qsys_0|R_src2_lo[5]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[5]~12_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(11)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(11),
	combout => \nios2_qsys_0|R_src2_lo[5]~12_combout\);

-- Location: FF_X6_Y23_N15
\nios2_qsys_0|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[5]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(5));

-- Location: LCCOMB_X9_Y22_N20
\nios2_qsys_0|E_src1[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[4]~8_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|E_src1[4]~8_combout\);

-- Location: FF_X9_Y22_N21
\nios2_qsys_0|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[4]~8_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(4));

-- Location: LCCOMB_X6_Y22_N16
\nios2_qsys_0|E_src1[2]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[2]~7_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~40_combout\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|D_iw\(6),
	combout => \nios2_qsys_0|E_src1[2]~7_combout\);

-- Location: FF_X6_Y22_N17
\nios2_qsys_0|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[2]~7_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(2));

-- Location: LCCOMB_X10_Y25_N16
\nios2_qsys_0|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~0_combout\ = (\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) $ (VCC))) # (!\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) & VCC))
-- \nios2_qsys_0|Add2~1\ = CARRY((\nios2_qsys_0|E_src2\(0) & \nios2_qsys_0|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add2~0_combout\,
	cout => \nios2_qsys_0|Add2~1\);

-- Location: LCCOMB_X10_Y25_N18
\nios2_qsys_0|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~2_combout\ = (\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & (\nios2_qsys_0|Add2~1\ & VCC)) # (!\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|Add2~1\)))) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & 
-- (!\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|Add2~1\) # (GND)))))
-- \nios2_qsys_0|Add2~3\ = CARRY((\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|E_src1\(1) & !\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src2\(1) & ((!\nios2_qsys_0|Add2~1\) # (!\nios2_qsys_0|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(1),
	datab => \nios2_qsys_0|E_src1\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~1\,
	combout => \nios2_qsys_0|Add2~2_combout\,
	cout => \nios2_qsys_0|Add2~3\);

-- Location: LCCOMB_X10_Y25_N20
\nios2_qsys_0|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~4_combout\ = ((\nios2_qsys_0|E_src1\(2) $ (\nios2_qsys_0|E_src2\(2) $ (!\nios2_qsys_0|Add2~3\)))) # (GND)
-- \nios2_qsys_0|Add2~5\ = CARRY((\nios2_qsys_0|E_src1\(2) & ((\nios2_qsys_0|E_src2\(2)) # (!\nios2_qsys_0|Add2~3\))) # (!\nios2_qsys_0|E_src1\(2) & (\nios2_qsys_0|E_src2\(2) & !\nios2_qsys_0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(2),
	datab => \nios2_qsys_0|E_src2\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~3\,
	combout => \nios2_qsys_0|Add2~4_combout\,
	cout => \nios2_qsys_0|Add2~5\);

-- Location: LCCOMB_X10_Y25_N22
\nios2_qsys_0|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~6_combout\ = (\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & (\nios2_qsys_0|Add2~5\ & VCC)) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|Add2~5\)))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|E_src2\(3) & 
-- (!\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|Add2~5\) # (GND)))))
-- \nios2_qsys_0|Add2~7\ = CARRY((\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|E_src2\(3) & !\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((!\nios2_qsys_0|Add2~5\) # (!\nios2_qsys_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(3),
	datab => \nios2_qsys_0|E_src2\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~5\,
	combout => \nios2_qsys_0|Add2~6_combout\,
	cout => \nios2_qsys_0|Add2~7\);

-- Location: LCCOMB_X10_Y25_N24
\nios2_qsys_0|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~8_combout\ = ((\nios2_qsys_0|E_src1\(4) $ (\nios2_qsys_0|E_src2\(4) $ (!\nios2_qsys_0|Add2~7\)))) # (GND)
-- \nios2_qsys_0|Add2~9\ = CARRY((\nios2_qsys_0|E_src1\(4) & ((\nios2_qsys_0|E_src2\(4)) # (!\nios2_qsys_0|Add2~7\))) # (!\nios2_qsys_0|E_src1\(4) & (\nios2_qsys_0|E_src2\(4) & !\nios2_qsys_0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(4),
	datab => \nios2_qsys_0|E_src2\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~7\,
	combout => \nios2_qsys_0|Add2~8_combout\,
	cout => \nios2_qsys_0|Add2~9\);

-- Location: LCCOMB_X10_Y25_N26
\nios2_qsys_0|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~10_combout\ = (\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & (\nios2_qsys_0|Add2~9\ & VCC)) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add2~9\)))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & 
-- (!\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|Add2~9\) # (GND)))))
-- \nios2_qsys_0|Add2~11\ = CARRY((\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|E_src2\(5) & !\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((!\nios2_qsys_0|Add2~9\) # (!\nios2_qsys_0|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(5),
	datab => \nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~9\,
	combout => \nios2_qsys_0|Add2~10_combout\,
	cout => \nios2_qsys_0|Add2~11\);

-- Location: LCCOMB_X10_Y25_N28
\nios2_qsys_0|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~12_combout\ = ((\nios2_qsys_0|E_src1\(6) $ (\nios2_qsys_0|E_src2\(6) $ (!\nios2_qsys_0|Add2~11\)))) # (GND)
-- \nios2_qsys_0|Add2~13\ = CARRY((\nios2_qsys_0|E_src1\(6) & ((\nios2_qsys_0|E_src2\(6)) # (!\nios2_qsys_0|Add2~11\))) # (!\nios2_qsys_0|E_src1\(6) & (\nios2_qsys_0|E_src2\(6) & !\nios2_qsys_0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(6),
	datab => \nios2_qsys_0|E_src2\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~11\,
	combout => \nios2_qsys_0|Add2~12_combout\,
	cout => \nios2_qsys_0|Add2~13\);

-- Location: LCCOMB_X10_Y25_N30
\nios2_qsys_0|Add2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~14_combout\ = (\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & (\nios2_qsys_0|Add2~13\ & VCC)) # (!\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|Add2~13\)))) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & 
-- (!\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|Add2~13\) # (GND)))))
-- \nios2_qsys_0|Add2~15\ = CARRY((\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|E_src2\(7) & !\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((!\nios2_qsys_0|Add2~13\) # (!\nios2_qsys_0|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(7),
	datab => \nios2_qsys_0|E_src2\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~13\,
	combout => \nios2_qsys_0|Add2~14_combout\,
	cout => \nios2_qsys_0|Add2~15\);

-- Location: LCCOMB_X10_Y24_N0
\nios2_qsys_0|Add2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~16_combout\ = ((\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|E_src2\(8) $ (!\nios2_qsys_0|Add2~15\)))) # (GND)
-- \nios2_qsys_0|Add2~17\ = CARRY((\nios2_qsys_0|E_src1\(8) & ((\nios2_qsys_0|E_src2\(8)) # (!\nios2_qsys_0|Add2~15\))) # (!\nios2_qsys_0|E_src1\(8) & (\nios2_qsys_0|E_src2\(8) & !\nios2_qsys_0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(8),
	datab => \nios2_qsys_0|E_src2\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~15\,
	combout => \nios2_qsys_0|Add2~16_combout\,
	cout => \nios2_qsys_0|Add2~17\);

-- Location: LCCOMB_X10_Y24_N2
\nios2_qsys_0|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~18_combout\ = (\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & (\nios2_qsys_0|Add2~17\ & VCC)) # (!\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|Add2~17\)))) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & 
-- (!\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|Add2~17\) # (GND)))))
-- \nios2_qsys_0|Add2~19\ = CARRY((\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|E_src1\(9) & !\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src2\(9) & ((!\nios2_qsys_0|Add2~17\) # (!\nios2_qsys_0|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(9),
	datab => \nios2_qsys_0|E_src1\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~17\,
	combout => \nios2_qsys_0|Add2~18_combout\,
	cout => \nios2_qsys_0|Add2~19\);

-- Location: LCCOMB_X10_Y24_N4
\nios2_qsys_0|Add2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~20_combout\ = ((\nios2_qsys_0|E_src1\(10) $ (\nios2_qsys_0|E_src2\(10) $ (!\nios2_qsys_0|Add2~19\)))) # (GND)
-- \nios2_qsys_0|Add2~21\ = CARRY((\nios2_qsys_0|E_src1\(10) & ((\nios2_qsys_0|E_src2\(10)) # (!\nios2_qsys_0|Add2~19\))) # (!\nios2_qsys_0|E_src1\(10) & (\nios2_qsys_0|E_src2\(10) & !\nios2_qsys_0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(10),
	datab => \nios2_qsys_0|E_src2\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~19\,
	combout => \nios2_qsys_0|Add2~20_combout\,
	cout => \nios2_qsys_0|Add2~21\);

-- Location: LCCOMB_X10_Y24_N6
\nios2_qsys_0|Add2~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~22_combout\ = (\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11) & (\nios2_qsys_0|Add2~21\ & VCC)) # (!\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|Add2~21\)))) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11) & 
-- (!\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|Add2~21\) # (GND)))))
-- \nios2_qsys_0|Add2~23\ = CARRY((\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|E_src2\(11) & !\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((!\nios2_qsys_0|Add2~21\) # (!\nios2_qsys_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(11),
	datab => \nios2_qsys_0|E_src2\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~21\,
	combout => \nios2_qsys_0|Add2~22_combout\,
	cout => \nios2_qsys_0|Add2~23\);

-- Location: LCCOMB_X10_Y24_N8
\nios2_qsys_0|Add2~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~24_combout\ = ((\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|E_src2\(12) $ (!\nios2_qsys_0|Add2~23\)))) # (GND)
-- \nios2_qsys_0|Add2~25\ = CARRY((\nios2_qsys_0|E_src1\(12) & ((\nios2_qsys_0|E_src2\(12)) # (!\nios2_qsys_0|Add2~23\))) # (!\nios2_qsys_0|E_src1\(12) & (\nios2_qsys_0|E_src2\(12) & !\nios2_qsys_0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(12),
	datab => \nios2_qsys_0|E_src2\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~23\,
	combout => \nios2_qsys_0|Add2~24_combout\,
	cout => \nios2_qsys_0|Add2~25\);

-- Location: LCCOMB_X10_Y24_N10
\nios2_qsys_0|Add2~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~26_combout\ = (\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13) & (\nios2_qsys_0|Add2~25\ & VCC)) # (!\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|Add2~25\)))) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13) & 
-- (!\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|Add2~25\) # (GND)))))
-- \nios2_qsys_0|Add2~27\ = CARRY((\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|E_src2\(13) & !\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((!\nios2_qsys_0|Add2~25\) # (!\nios2_qsys_0|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(13),
	datab => \nios2_qsys_0|E_src2\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~25\,
	combout => \nios2_qsys_0|Add2~26_combout\,
	cout => \nios2_qsys_0|Add2~27\);

-- Location: LCCOMB_X9_Y25_N16
\nios2_qsys_0|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~0_combout\ = (\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) $ (VCC))) # (!\nios2_qsys_0|E_src2\(0) & ((\nios2_qsys_0|E_src1\(0)) # (GND)))
-- \nios2_qsys_0|Add1~1\ = CARRY((\nios2_qsys_0|E_src1\(0)) # (!\nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add1~0_combout\,
	cout => \nios2_qsys_0|Add1~1\);

-- Location: LCCOMB_X9_Y25_N18
\nios2_qsys_0|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~2_combout\ = (\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|Add1~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|Add1~1\) # (GND))))) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & 
-- (\nios2_qsys_0|Add1~1\ & VCC)) # (!\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|Add1~1\))))
-- \nios2_qsys_0|Add1~3\ = CARRY((\nios2_qsys_0|E_src2\(1) & ((!\nios2_qsys_0|Add1~1\) # (!\nios2_qsys_0|E_src1\(1)))) # (!\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|E_src1\(1) & !\nios2_qsys_0|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(1),
	datab => \nios2_qsys_0|E_src1\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~1\,
	combout => \nios2_qsys_0|Add1~2_combout\,
	cout => \nios2_qsys_0|Add1~3\);

-- Location: LCCOMB_X9_Y25_N20
\nios2_qsys_0|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~4_combout\ = ((\nios2_qsys_0|E_src2\(2) $ (\nios2_qsys_0|E_src1\(2) $ (\nios2_qsys_0|Add1~3\)))) # (GND)
-- \nios2_qsys_0|Add1~5\ = CARRY((\nios2_qsys_0|E_src2\(2) & (\nios2_qsys_0|E_src1\(2) & !\nios2_qsys_0|Add1~3\)) # (!\nios2_qsys_0|E_src2\(2) & ((\nios2_qsys_0|E_src1\(2)) # (!\nios2_qsys_0|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(2),
	datab => \nios2_qsys_0|E_src1\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~3\,
	combout => \nios2_qsys_0|Add1~4_combout\,
	cout => \nios2_qsys_0|Add1~5\);

-- Location: LCCOMB_X9_Y25_N22
\nios2_qsys_0|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~6_combout\ = (\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|Add1~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|Add1~5\) # (GND))))) # (!\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|E_src1\(3) & 
-- (\nios2_qsys_0|Add1~5\ & VCC)) # (!\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|Add1~5\))))
-- \nios2_qsys_0|Add1~7\ = CARRY((\nios2_qsys_0|E_src2\(3) & ((!\nios2_qsys_0|Add1~5\) # (!\nios2_qsys_0|E_src1\(3)))) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|E_src1\(3) & !\nios2_qsys_0|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(3),
	datab => \nios2_qsys_0|E_src1\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~5\,
	combout => \nios2_qsys_0|Add1~6_combout\,
	cout => \nios2_qsys_0|Add1~7\);

-- Location: LCCOMB_X9_Y25_N24
\nios2_qsys_0|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~8_combout\ = ((\nios2_qsys_0|E_src2\(4) $ (\nios2_qsys_0|E_src1\(4) $ (\nios2_qsys_0|Add1~7\)))) # (GND)
-- \nios2_qsys_0|Add1~9\ = CARRY((\nios2_qsys_0|E_src2\(4) & (\nios2_qsys_0|E_src1\(4) & !\nios2_qsys_0|Add1~7\)) # (!\nios2_qsys_0|E_src2\(4) & ((\nios2_qsys_0|E_src1\(4)) # (!\nios2_qsys_0|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(4),
	datab => \nios2_qsys_0|E_src1\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~7\,
	combout => \nios2_qsys_0|Add1~8_combout\,
	cout => \nios2_qsys_0|Add1~9\);

-- Location: LCCOMB_X9_Y25_N26
\nios2_qsys_0|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~10_combout\ = (\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add1~9\)) # (!\nios2_qsys_0|E_src2\(5) & (\nios2_qsys_0|Add1~9\ & VCC)))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & 
-- ((\nios2_qsys_0|Add1~9\) # (GND))) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add1~9\))))
-- \nios2_qsys_0|Add1~11\ = CARRY((\nios2_qsys_0|E_src1\(5) & (\nios2_qsys_0|E_src2\(5) & !\nios2_qsys_0|Add1~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5)) # (!\nios2_qsys_0|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(5),
	datab => \nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~9\,
	combout => \nios2_qsys_0|Add1~10_combout\,
	cout => \nios2_qsys_0|Add1~11\);

-- Location: LCCOMB_X9_Y25_N28
\nios2_qsys_0|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~12_combout\ = ((\nios2_qsys_0|E_src2\(6) $ (\nios2_qsys_0|E_src1\(6) $ (\nios2_qsys_0|Add1~11\)))) # (GND)
-- \nios2_qsys_0|Add1~13\ = CARRY((\nios2_qsys_0|E_src2\(6) & (\nios2_qsys_0|E_src1\(6) & !\nios2_qsys_0|Add1~11\)) # (!\nios2_qsys_0|E_src2\(6) & ((\nios2_qsys_0|E_src1\(6)) # (!\nios2_qsys_0|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(6),
	datab => \nios2_qsys_0|E_src1\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~11\,
	combout => \nios2_qsys_0|Add1~12_combout\,
	cout => \nios2_qsys_0|Add1~13\);

-- Location: LCCOMB_X9_Y25_N30
\nios2_qsys_0|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~14_combout\ = (\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|Add1~13\)) # (!\nios2_qsys_0|E_src2\(7) & (\nios2_qsys_0|Add1~13\ & VCC)))) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7) & 
-- ((\nios2_qsys_0|Add1~13\) # (GND))) # (!\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|Add1~13\))))
-- \nios2_qsys_0|Add1~15\ = CARRY((\nios2_qsys_0|E_src1\(7) & (\nios2_qsys_0|E_src2\(7) & !\nios2_qsys_0|Add1~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|E_src2\(7)) # (!\nios2_qsys_0|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(7),
	datab => \nios2_qsys_0|E_src2\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~13\,
	combout => \nios2_qsys_0|Add1~14_combout\,
	cout => \nios2_qsys_0|Add1~15\);

-- Location: LCCOMB_X9_Y24_N0
\nios2_qsys_0|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~16_combout\ = ((\nios2_qsys_0|E_src2\(8) $ (\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|Add1~15\)))) # (GND)
-- \nios2_qsys_0|Add1~17\ = CARRY((\nios2_qsys_0|E_src2\(8) & (\nios2_qsys_0|E_src1\(8) & !\nios2_qsys_0|Add1~15\)) # (!\nios2_qsys_0|E_src2\(8) & ((\nios2_qsys_0|E_src1\(8)) # (!\nios2_qsys_0|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(8),
	datab => \nios2_qsys_0|E_src1\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~15\,
	combout => \nios2_qsys_0|Add1~16_combout\,
	cout => \nios2_qsys_0|Add1~17\);

-- Location: LCCOMB_X9_Y24_N2
\nios2_qsys_0|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~18_combout\ = (\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|Add1~17\)) # (!\nios2_qsys_0|E_src2\(9) & (\nios2_qsys_0|Add1~17\ & VCC)))) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9) & 
-- ((\nios2_qsys_0|Add1~17\) # (GND))) # (!\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|Add1~17\))))
-- \nios2_qsys_0|Add1~19\ = CARRY((\nios2_qsys_0|E_src1\(9) & (\nios2_qsys_0|E_src2\(9) & !\nios2_qsys_0|Add1~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|E_src2\(9)) # (!\nios2_qsys_0|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(9),
	datab => \nios2_qsys_0|E_src2\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~17\,
	combout => \nios2_qsys_0|Add1~18_combout\,
	cout => \nios2_qsys_0|Add1~19\);

-- Location: LCCOMB_X9_Y24_N4
\nios2_qsys_0|Add1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~20_combout\ = ((\nios2_qsys_0|E_src1\(10) $ (\nios2_qsys_0|E_src2\(10) $ (\nios2_qsys_0|Add1~19\)))) # (GND)
-- \nios2_qsys_0|Add1~21\ = CARRY((\nios2_qsys_0|E_src1\(10) & ((!\nios2_qsys_0|Add1~19\) # (!\nios2_qsys_0|E_src2\(10)))) # (!\nios2_qsys_0|E_src1\(10) & (!\nios2_qsys_0|E_src2\(10) & !\nios2_qsys_0|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(10),
	datab => \nios2_qsys_0|E_src2\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~19\,
	combout => \nios2_qsys_0|Add1~20_combout\,
	cout => \nios2_qsys_0|Add1~21\);

-- Location: LCCOMB_X9_Y24_N6
\nios2_qsys_0|Add1~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~22_combout\ = (\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|Add1~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|Add1~21\) # (GND))))) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & 
-- (\nios2_qsys_0|Add1~21\ & VCC)) # (!\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|Add1~21\))))
-- \nios2_qsys_0|Add1~23\ = CARRY((\nios2_qsys_0|E_src2\(11) & ((!\nios2_qsys_0|Add1~21\) # (!\nios2_qsys_0|E_src1\(11)))) # (!\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|E_src1\(11) & !\nios2_qsys_0|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(11),
	datab => \nios2_qsys_0|E_src1\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~21\,
	combout => \nios2_qsys_0|Add1~22_combout\,
	cout => \nios2_qsys_0|Add1~23\);

-- Location: LCCOMB_X9_Y24_N8
\nios2_qsys_0|Add1~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~24_combout\ = ((\nios2_qsys_0|E_src2\(12) $ (\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|Add1~23\)))) # (GND)
-- \nios2_qsys_0|Add1~25\ = CARRY((\nios2_qsys_0|E_src2\(12) & (\nios2_qsys_0|E_src1\(12) & !\nios2_qsys_0|Add1~23\)) # (!\nios2_qsys_0|E_src2\(12) & ((\nios2_qsys_0|E_src1\(12)) # (!\nios2_qsys_0|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(12),
	datab => \nios2_qsys_0|E_src1\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~23\,
	combout => \nios2_qsys_0|Add1~24_combout\,
	cout => \nios2_qsys_0|Add1~25\);

-- Location: LCCOMB_X9_Y24_N10
\nios2_qsys_0|Add1~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~26_combout\ = (\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|Add1~25\)) # (!\nios2_qsys_0|E_src2\(13) & (\nios2_qsys_0|Add1~25\ & VCC)))) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13) & 
-- ((\nios2_qsys_0|Add1~25\) # (GND))) # (!\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|Add1~25\))))
-- \nios2_qsys_0|Add1~27\ = CARRY((\nios2_qsys_0|E_src1\(13) & (\nios2_qsys_0|E_src2\(13) & !\nios2_qsys_0|Add1~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|E_src2\(13)) # (!\nios2_qsys_0|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(13),
	datab => \nios2_qsys_0|E_src2\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~25\,
	combout => \nios2_qsys_0|Add1~26_combout\,
	cout => \nios2_qsys_0|Add1~27\);

-- Location: LCCOMB_X9_Y20_N0
\nios2_qsys_0|E_arith_result[13]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[13]~0_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~26_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~26_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~26_combout\,
	combout => \nios2_qsys_0|E_arith_result[13]~0_combout\);

-- Location: LCCOMB_X8_Y25_N6
\nios2_qsys_0|F_pc_no_crst_nxt[11]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[11]~1_combout\ = (\nios2_qsys_0|F_pc_no_crst_nxt[11]~0_combout\ & (((\nios2_qsys_0|R_ctrl_break~q\) # (\nios2_qsys_0|E_arith_result[13]~0_combout\)) # (!\nios2_qsys_0|F_pc_sel_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[11]~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|E_arith_result[13]~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[11]~1_combout\);

-- Location: FF_X8_Y25_N7
\nios2_qsys_0|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[11]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(11));

-- Location: LCCOMB_X8_Y26_N24
\nios2_qsys_0|F_pc_plus_one[11]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ = \nios2_qsys_0|F_pc\(11) $ (\nios2_qsys_0|F_pc_plus_one[10]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(11),
	cin => \nios2_qsys_0|F_pc_plus_one[10]~21\,
	combout => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\);

-- Location: FF_X6_Y22_N27
\nios2_qsys_0|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[13]~0_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(13));

-- Location: LCCOMB_X10_Y24_N12
\nios2_qsys_0|Add2~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~28_combout\ = ((\nios2_qsys_0|E_src2\(14) $ (\nios2_qsys_0|E_src1\(14) $ (!\nios2_qsys_0|Add2~27\)))) # (GND)
-- \nios2_qsys_0|Add2~29\ = CARRY((\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|E_src1\(14)) # (!\nios2_qsys_0|Add2~27\))) # (!\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|E_src1\(14) & !\nios2_qsys_0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(14),
	datab => \nios2_qsys_0|E_src1\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~27\,
	combout => \nios2_qsys_0|Add2~28_combout\,
	cout => \nios2_qsys_0|Add2~29\);

-- Location: LCCOMB_X10_Y24_N14
\nios2_qsys_0|Add2~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~30_combout\ = (\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & (\nios2_qsys_0|Add2~29\ & VCC)) # (!\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|Add2~29\)))) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & 
-- (!\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|Add2~29\) # (GND)))))
-- \nios2_qsys_0|Add2~31\ = CARRY((\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|E_src1\(15) & !\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src2\(15) & ((!\nios2_qsys_0|Add2~29\) # (!\nios2_qsys_0|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(15),
	datab => \nios2_qsys_0|E_src1\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~29\,
	combout => \nios2_qsys_0|Add2~30_combout\,
	cout => \nios2_qsys_0|Add2~31\);

-- Location: LCCOMB_X10_Y24_N16
\nios2_qsys_0|Add2~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~32_combout\ = ((\nios2_qsys_0|E_src2\(16) $ (\nios2_qsys_0|E_src1\(16) $ (!\nios2_qsys_0|Add2~31\)))) # (GND)
-- \nios2_qsys_0|Add2~33\ = CARRY((\nios2_qsys_0|E_src2\(16) & ((\nios2_qsys_0|E_src1\(16)) # (!\nios2_qsys_0|Add2~31\))) # (!\nios2_qsys_0|E_src2\(16) & (\nios2_qsys_0|E_src1\(16) & !\nios2_qsys_0|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(16),
	datab => \nios2_qsys_0|E_src1\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~31\,
	combout => \nios2_qsys_0|Add2~32_combout\,
	cout => \nios2_qsys_0|Add2~33\);

-- Location: LCCOMB_X10_Y24_N18
\nios2_qsys_0|Add2~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~34_combout\ = (\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|E_src2\(17) & (\nios2_qsys_0|Add2~33\ & VCC)) # (!\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|Add2~33\)))) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|E_src2\(17) & 
-- (!\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|Add2~33\) # (GND)))))
-- \nios2_qsys_0|Add2~35\ = CARRY((\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|E_src2\(17) & !\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((!\nios2_qsys_0|Add2~33\) # (!\nios2_qsys_0|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(17),
	datab => \nios2_qsys_0|E_src2\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~33\,
	combout => \nios2_qsys_0|Add2~34_combout\,
	cout => \nios2_qsys_0|Add2~35\);

-- Location: LCCOMB_X10_Y24_N20
\nios2_qsys_0|Add2~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~36_combout\ = ((\nios2_qsys_0|E_src1\(18) $ (\nios2_qsys_0|E_src2\(18) $ (!\nios2_qsys_0|Add2~35\)))) # (GND)
-- \nios2_qsys_0|Add2~37\ = CARRY((\nios2_qsys_0|E_src1\(18) & ((\nios2_qsys_0|E_src2\(18)) # (!\nios2_qsys_0|Add2~35\))) # (!\nios2_qsys_0|E_src1\(18) & (\nios2_qsys_0|E_src2\(18) & !\nios2_qsys_0|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(18),
	datab => \nios2_qsys_0|E_src2\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~35\,
	combout => \nios2_qsys_0|Add2~36_combout\,
	cout => \nios2_qsys_0|Add2~37\);

-- Location: LCCOMB_X10_Y24_N22
\nios2_qsys_0|Add2~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~38_combout\ = (\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & (\nios2_qsys_0|Add2~37\ & VCC)) # (!\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|Add2~37\)))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & 
-- (!\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|Add2~37\) # (GND)))))
-- \nios2_qsys_0|Add2~39\ = CARRY((\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|E_src2\(19) & !\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((!\nios2_qsys_0|Add2~37\) # (!\nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(19),
	datab => \nios2_qsys_0|E_src2\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~37\,
	combout => \nios2_qsys_0|Add2~38_combout\,
	cout => \nios2_qsys_0|Add2~39\);

-- Location: LCCOMB_X10_Y24_N24
\nios2_qsys_0|Add2~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~40_combout\ = ((\nios2_qsys_0|E_src1\(20) $ (\nios2_qsys_0|E_src2\(20) $ (!\nios2_qsys_0|Add2~39\)))) # (GND)
-- \nios2_qsys_0|Add2~41\ = CARRY((\nios2_qsys_0|E_src1\(20) & ((\nios2_qsys_0|E_src2\(20)) # (!\nios2_qsys_0|Add2~39\))) # (!\nios2_qsys_0|E_src1\(20) & (\nios2_qsys_0|E_src2\(20) & !\nios2_qsys_0|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(20),
	datab => \nios2_qsys_0|E_src2\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~39\,
	combout => \nios2_qsys_0|Add2~40_combout\,
	cout => \nios2_qsys_0|Add2~41\);

-- Location: LCCOMB_X10_Y24_N26
\nios2_qsys_0|Add2~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~42_combout\ = (\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & (\nios2_qsys_0|Add2~41\ & VCC)) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|Add2~41\)))) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & 
-- (!\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|Add2~41\) # (GND)))))
-- \nios2_qsys_0|Add2~43\ = CARRY((\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|E_src2\(21) & !\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((!\nios2_qsys_0|Add2~41\) # (!\nios2_qsys_0|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(21),
	datab => \nios2_qsys_0|E_src2\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~41\,
	combout => \nios2_qsys_0|Add2~42_combout\,
	cout => \nios2_qsys_0|Add2~43\);

-- Location: LCCOMB_X10_Y24_N28
\nios2_qsys_0|Add2~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~44_combout\ = ((\nios2_qsys_0|E_src2\(22) $ (\nios2_qsys_0|E_src1\(22) $ (!\nios2_qsys_0|Add2~43\)))) # (GND)
-- \nios2_qsys_0|Add2~45\ = CARRY((\nios2_qsys_0|E_src2\(22) & ((\nios2_qsys_0|E_src1\(22)) # (!\nios2_qsys_0|Add2~43\))) # (!\nios2_qsys_0|E_src2\(22) & (\nios2_qsys_0|E_src1\(22) & !\nios2_qsys_0|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(22),
	datab => \nios2_qsys_0|E_src1\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~43\,
	combout => \nios2_qsys_0|Add2~44_combout\,
	cout => \nios2_qsys_0|Add2~45\);

-- Location: LCCOMB_X10_Y24_N30
\nios2_qsys_0|Add2~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~46_combout\ = (\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & (\nios2_qsys_0|Add2~45\ & VCC)) # (!\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|Add2~45\)))) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & 
-- (!\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|Add2~45\) # (GND)))))
-- \nios2_qsys_0|Add2~47\ = CARRY((\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|E_src1\(23) & !\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src2\(23) & ((!\nios2_qsys_0|Add2~45\) # (!\nios2_qsys_0|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(23),
	datab => \nios2_qsys_0|E_src1\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~45\,
	combout => \nios2_qsys_0|Add2~46_combout\,
	cout => \nios2_qsys_0|Add2~47\);

-- Location: LCCOMB_X10_Y23_N0
\nios2_qsys_0|Add2~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~48_combout\ = ((\nios2_qsys_0|E_src2\(24) $ (\nios2_qsys_0|E_src1\(24) $ (!\nios2_qsys_0|Add2~47\)))) # (GND)
-- \nios2_qsys_0|Add2~49\ = CARRY((\nios2_qsys_0|E_src2\(24) & ((\nios2_qsys_0|E_src1\(24)) # (!\nios2_qsys_0|Add2~47\))) # (!\nios2_qsys_0|E_src2\(24) & (\nios2_qsys_0|E_src1\(24) & !\nios2_qsys_0|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(24),
	datab => \nios2_qsys_0|E_src1\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~47\,
	combout => \nios2_qsys_0|Add2~48_combout\,
	cout => \nios2_qsys_0|Add2~49\);

-- Location: LCCOMB_X10_Y23_N2
\nios2_qsys_0|Add2~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~50_combout\ = (\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & (\nios2_qsys_0|Add2~49\ & VCC)) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|Add2~49\)))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & 
-- (!\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|Add2~49\) # (GND)))))
-- \nios2_qsys_0|Add2~51\ = CARRY((\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|E_src2\(25) & !\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((!\nios2_qsys_0|Add2~49\) # (!\nios2_qsys_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(25),
	datab => \nios2_qsys_0|E_src2\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~49\,
	combout => \nios2_qsys_0|Add2~50_combout\,
	cout => \nios2_qsys_0|Add2~51\);

-- Location: LCCOMB_X10_Y23_N4
\nios2_qsys_0|Add2~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~52_combout\ = ((\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|E_src1\(26) $ (!\nios2_qsys_0|Add2~51\)))) # (GND)
-- \nios2_qsys_0|Add2~53\ = CARRY((\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|E_src1\(26)) # (!\nios2_qsys_0|Add2~51\))) # (!\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|E_src1\(26) & !\nios2_qsys_0|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(26),
	datab => \nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~51\,
	combout => \nios2_qsys_0|Add2~52_combout\,
	cout => \nios2_qsys_0|Add2~53\);

-- Location: LCCOMB_X10_Y23_N6
\nios2_qsys_0|Add2~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~54_combout\ = (\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & (\nios2_qsys_0|Add2~53\ & VCC)) # (!\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|Add2~53\)))) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & 
-- (!\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|Add2~53\) # (GND)))))
-- \nios2_qsys_0|Add2~55\ = CARRY((\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|E_src1\(27) & !\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src2\(27) & ((!\nios2_qsys_0|Add2~53\) # (!\nios2_qsys_0|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(27),
	datab => \nios2_qsys_0|E_src1\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~53\,
	combout => \nios2_qsys_0|Add2~54_combout\,
	cout => \nios2_qsys_0|Add2~55\);

-- Location: LCCOMB_X10_Y23_N8
\nios2_qsys_0|Add2~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~56_combout\ = ((\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|E_src1\(28) $ (!\nios2_qsys_0|Add2~55\)))) # (GND)
-- \nios2_qsys_0|Add2~57\ = CARRY((\nios2_qsys_0|E_src2\(28) & ((\nios2_qsys_0|E_src1\(28)) # (!\nios2_qsys_0|Add2~55\))) # (!\nios2_qsys_0|E_src2\(28) & (\nios2_qsys_0|E_src1\(28) & !\nios2_qsys_0|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(28),
	datab => \nios2_qsys_0|E_src1\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~55\,
	combout => \nios2_qsys_0|Add2~56_combout\,
	cout => \nios2_qsys_0|Add2~57\);

-- Location: LCCOMB_X10_Y23_N10
\nios2_qsys_0|Add2~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~58_combout\ = (\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & (\nios2_qsys_0|Add2~57\ & VCC)) # (!\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|Add2~57\)))) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & 
-- (!\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|Add2~57\) # (GND)))))
-- \nios2_qsys_0|Add2~59\ = CARRY((\nios2_qsys_0|E_src1\(29) & (!\nios2_qsys_0|E_src2\(29) & !\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((!\nios2_qsys_0|Add2~57\) # (!\nios2_qsys_0|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(29),
	datab => \nios2_qsys_0|E_src2\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~57\,
	combout => \nios2_qsys_0|Add2~58_combout\,
	cout => \nios2_qsys_0|Add2~59\);

-- Location: LCCOMB_X10_Y23_N12
\nios2_qsys_0|Add2~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~60_combout\ = ((\nios2_qsys_0|E_src1\(30) $ (\nios2_qsys_0|E_src2\(30) $ (!\nios2_qsys_0|Add2~59\)))) # (GND)
-- \nios2_qsys_0|Add2~61\ = CARRY((\nios2_qsys_0|E_src1\(30) & ((\nios2_qsys_0|E_src2\(30)) # (!\nios2_qsys_0|Add2~59\))) # (!\nios2_qsys_0|E_src1\(30) & (\nios2_qsys_0|E_src2\(30) & !\nios2_qsys_0|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(30),
	datab => \nios2_qsys_0|E_src2\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~59\,
	combout => \nios2_qsys_0|Add2~60_combout\,
	cout => \nios2_qsys_0|Add2~61\);

-- Location: LCCOMB_X10_Y23_N14
\nios2_qsys_0|Add2~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~62_combout\ = (\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31) & (\nios2_qsys_0|Add2~61\ & VCC)) # (!\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add2~61\)))) # (!\nios2_qsys_0|E_arith_src1\(31) & 
-- ((\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|Add2~61\) # (GND)))))
-- \nios2_qsys_0|Add2~63\ = CARRY((\nios2_qsys_0|E_arith_src1\(31) & (!\nios2_qsys_0|E_arith_src2\(31) & !\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((!\nios2_qsys_0|Add2~61\) # (!\nios2_qsys_0|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src1\(31),
	datab => \nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~61\,
	combout => \nios2_qsys_0|Add2~62_combout\,
	cout => \nios2_qsys_0|Add2~63\);

-- Location: LCCOMB_X9_Y24_N12
\nios2_qsys_0|Add1~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~28_combout\ = ((\nios2_qsys_0|E_src2\(14) $ (\nios2_qsys_0|E_src1\(14) $ (\nios2_qsys_0|Add1~27\)))) # (GND)
-- \nios2_qsys_0|Add1~29\ = CARRY((\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|E_src1\(14) & !\nios2_qsys_0|Add1~27\)) # (!\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|E_src1\(14)) # (!\nios2_qsys_0|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(14),
	datab => \nios2_qsys_0|E_src1\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~27\,
	combout => \nios2_qsys_0|Add1~28_combout\,
	cout => \nios2_qsys_0|Add1~29\);

-- Location: LCCOMB_X9_Y24_N14
\nios2_qsys_0|Add1~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~30_combout\ = (\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|Add1~29\)) # (!\nios2_qsys_0|E_src2\(15) & (\nios2_qsys_0|Add1~29\ & VCC)))) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & 
-- ((\nios2_qsys_0|Add1~29\) # (GND))) # (!\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|Add1~29\))))
-- \nios2_qsys_0|Add1~31\ = CARRY((\nios2_qsys_0|E_src1\(15) & (\nios2_qsys_0|E_src2\(15) & !\nios2_qsys_0|Add1~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15)) # (!\nios2_qsys_0|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(15),
	datab => \nios2_qsys_0|E_src2\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~29\,
	combout => \nios2_qsys_0|Add1~30_combout\,
	cout => \nios2_qsys_0|Add1~31\);

-- Location: LCCOMB_X9_Y24_N16
\nios2_qsys_0|Add1~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~32_combout\ = ((\nios2_qsys_0|E_src1\(16) $ (\nios2_qsys_0|E_src2\(16) $ (\nios2_qsys_0|Add1~31\)))) # (GND)
-- \nios2_qsys_0|Add1~33\ = CARRY((\nios2_qsys_0|E_src1\(16) & ((!\nios2_qsys_0|Add1~31\) # (!\nios2_qsys_0|E_src2\(16)))) # (!\nios2_qsys_0|E_src1\(16) & (!\nios2_qsys_0|E_src2\(16) & !\nios2_qsys_0|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(16),
	datab => \nios2_qsys_0|E_src2\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~31\,
	combout => \nios2_qsys_0|Add1~32_combout\,
	cout => \nios2_qsys_0|Add1~33\);

-- Location: LCCOMB_X9_Y24_N18
\nios2_qsys_0|Add1~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~34_combout\ = (\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|Add1~33\)) # (!\nios2_qsys_0|E_src2\(17) & (\nios2_qsys_0|Add1~33\ & VCC)))) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|E_src2\(17) & 
-- ((\nios2_qsys_0|Add1~33\) # (GND))) # (!\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|Add1~33\))))
-- \nios2_qsys_0|Add1~35\ = CARRY((\nios2_qsys_0|E_src1\(17) & (\nios2_qsys_0|E_src2\(17) & !\nios2_qsys_0|Add1~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|E_src2\(17)) # (!\nios2_qsys_0|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(17),
	datab => \nios2_qsys_0|E_src2\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~33\,
	combout => \nios2_qsys_0|Add1~34_combout\,
	cout => \nios2_qsys_0|Add1~35\);

-- Location: LCCOMB_X9_Y24_N20
\nios2_qsys_0|Add1~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~36_combout\ = ((\nios2_qsys_0|E_src1\(18) $ (\nios2_qsys_0|E_src2\(18) $ (\nios2_qsys_0|Add1~35\)))) # (GND)
-- \nios2_qsys_0|Add1~37\ = CARRY((\nios2_qsys_0|E_src1\(18) & ((!\nios2_qsys_0|Add1~35\) # (!\nios2_qsys_0|E_src2\(18)))) # (!\nios2_qsys_0|E_src1\(18) & (!\nios2_qsys_0|E_src2\(18) & !\nios2_qsys_0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(18),
	datab => \nios2_qsys_0|E_src2\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~35\,
	combout => \nios2_qsys_0|Add1~36_combout\,
	cout => \nios2_qsys_0|Add1~37\);

-- Location: LCCOMB_X9_Y24_N22
\nios2_qsys_0|Add1~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~38_combout\ = (\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|Add1~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|Add1~37\) # (GND))))) # (!\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|E_src1\(19) & 
-- (\nios2_qsys_0|Add1~37\ & VCC)) # (!\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|Add1~37\))))
-- \nios2_qsys_0|Add1~39\ = CARRY((\nios2_qsys_0|E_src2\(19) & ((!\nios2_qsys_0|Add1~37\) # (!\nios2_qsys_0|E_src1\(19)))) # (!\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|E_src1\(19) & !\nios2_qsys_0|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(19),
	datab => \nios2_qsys_0|E_src1\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~37\,
	combout => \nios2_qsys_0|Add1~38_combout\,
	cout => \nios2_qsys_0|Add1~39\);

-- Location: LCCOMB_X9_Y24_N24
\nios2_qsys_0|Add1~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~40_combout\ = ((\nios2_qsys_0|E_src1\(20) $ (\nios2_qsys_0|E_src2\(20) $ (\nios2_qsys_0|Add1~39\)))) # (GND)
-- \nios2_qsys_0|Add1~41\ = CARRY((\nios2_qsys_0|E_src1\(20) & ((!\nios2_qsys_0|Add1~39\) # (!\nios2_qsys_0|E_src2\(20)))) # (!\nios2_qsys_0|E_src1\(20) & (!\nios2_qsys_0|E_src2\(20) & !\nios2_qsys_0|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(20),
	datab => \nios2_qsys_0|E_src2\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~39\,
	combout => \nios2_qsys_0|Add1~40_combout\,
	cout => \nios2_qsys_0|Add1~41\);

-- Location: LCCOMB_X9_Y24_N26
\nios2_qsys_0|Add1~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~42_combout\ = (\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|Add1~41\) # (GND))))) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & 
-- (\nios2_qsys_0|Add1~41\ & VCC)) # (!\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\))))
-- \nios2_qsys_0|Add1~43\ = CARRY((\nios2_qsys_0|E_src2\(21) & ((!\nios2_qsys_0|Add1~41\) # (!\nios2_qsys_0|E_src1\(21)))) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|E_src1\(21) & !\nios2_qsys_0|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(21),
	datab => \nios2_qsys_0|E_src1\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~41\,
	combout => \nios2_qsys_0|Add1~42_combout\,
	cout => \nios2_qsys_0|Add1~43\);

-- Location: LCCOMB_X9_Y24_N28
\nios2_qsys_0|Add1~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~44_combout\ = ((\nios2_qsys_0|E_src1\(22) $ (\nios2_qsys_0|E_src2\(22) $ (\nios2_qsys_0|Add1~43\)))) # (GND)
-- \nios2_qsys_0|Add1~45\ = CARRY((\nios2_qsys_0|E_src1\(22) & ((!\nios2_qsys_0|Add1~43\) # (!\nios2_qsys_0|E_src2\(22)))) # (!\nios2_qsys_0|E_src1\(22) & (!\nios2_qsys_0|E_src2\(22) & !\nios2_qsys_0|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(22),
	datab => \nios2_qsys_0|E_src2\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~43\,
	combout => \nios2_qsys_0|Add1~44_combout\,
	cout => \nios2_qsys_0|Add1~45\);

-- Location: LCCOMB_X9_Y24_N30
\nios2_qsys_0|Add1~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~46_combout\ = (\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add1~45\)) # (!\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|Add1~45\ & VCC)))) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & 
-- ((\nios2_qsys_0|Add1~45\) # (GND))) # (!\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add1~45\))))
-- \nios2_qsys_0|Add1~47\ = CARRY((\nios2_qsys_0|E_src1\(23) & (\nios2_qsys_0|E_src2\(23) & !\nios2_qsys_0|Add1~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23)) # (!\nios2_qsys_0|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(23),
	datab => \nios2_qsys_0|E_src2\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~45\,
	combout => \nios2_qsys_0|Add1~46_combout\,
	cout => \nios2_qsys_0|Add1~47\);

-- Location: LCCOMB_X9_Y23_N0
\nios2_qsys_0|Add1~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~48_combout\ = ((\nios2_qsys_0|E_src1\(24) $ (\nios2_qsys_0|E_src2\(24) $ (\nios2_qsys_0|Add1~47\)))) # (GND)
-- \nios2_qsys_0|Add1~49\ = CARRY((\nios2_qsys_0|E_src1\(24) & ((!\nios2_qsys_0|Add1~47\) # (!\nios2_qsys_0|E_src2\(24)))) # (!\nios2_qsys_0|E_src1\(24) & (!\nios2_qsys_0|E_src2\(24) & !\nios2_qsys_0|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(24),
	datab => \nios2_qsys_0|E_src2\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~47\,
	combout => \nios2_qsys_0|Add1~48_combout\,
	cout => \nios2_qsys_0|Add1~49\);

-- Location: LCCOMB_X9_Y23_N2
\nios2_qsys_0|Add1~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~50_combout\ = (\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|Add1~49\)) # (!\nios2_qsys_0|E_src2\(25) & (\nios2_qsys_0|Add1~49\ & VCC)))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & 
-- ((\nios2_qsys_0|Add1~49\) # (GND))) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|Add1~49\))))
-- \nios2_qsys_0|Add1~51\ = CARRY((\nios2_qsys_0|E_src1\(25) & (\nios2_qsys_0|E_src2\(25) & !\nios2_qsys_0|Add1~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25)) # (!\nios2_qsys_0|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(25),
	datab => \nios2_qsys_0|E_src2\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~49\,
	combout => \nios2_qsys_0|Add1~50_combout\,
	cout => \nios2_qsys_0|Add1~51\);

-- Location: LCCOMB_X9_Y23_N4
\nios2_qsys_0|Add1~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~52_combout\ = ((\nios2_qsys_0|E_src1\(26) $ (\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|Add1~51\)))) # (GND)
-- \nios2_qsys_0|Add1~53\ = CARRY((\nios2_qsys_0|E_src1\(26) & ((!\nios2_qsys_0|Add1~51\) # (!\nios2_qsys_0|E_src2\(26)))) # (!\nios2_qsys_0|E_src1\(26) & (!\nios2_qsys_0|E_src2\(26) & !\nios2_qsys_0|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(26),
	datab => \nios2_qsys_0|E_src2\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~51\,
	combout => \nios2_qsys_0|Add1~52_combout\,
	cout => \nios2_qsys_0|Add1~53\);

-- Location: LCCOMB_X9_Y23_N6
\nios2_qsys_0|Add1~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~54_combout\ = (\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|Add1~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|Add1~53\) # (GND))))) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & 
-- (\nios2_qsys_0|Add1~53\ & VCC)) # (!\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|Add1~53\))))
-- \nios2_qsys_0|Add1~55\ = CARRY((\nios2_qsys_0|E_src2\(27) & ((!\nios2_qsys_0|Add1~53\) # (!\nios2_qsys_0|E_src1\(27)))) # (!\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|E_src1\(27) & !\nios2_qsys_0|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(27),
	datab => \nios2_qsys_0|E_src1\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~53\,
	combout => \nios2_qsys_0|Add1~54_combout\,
	cout => \nios2_qsys_0|Add1~55\);

-- Location: LCCOMB_X9_Y23_N8
\nios2_qsys_0|Add1~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~56_combout\ = ((\nios2_qsys_0|E_src1\(28) $ (\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|Add1~55\)))) # (GND)
-- \nios2_qsys_0|Add1~57\ = CARRY((\nios2_qsys_0|E_src1\(28) & ((!\nios2_qsys_0|Add1~55\) # (!\nios2_qsys_0|E_src2\(28)))) # (!\nios2_qsys_0|E_src1\(28) & (!\nios2_qsys_0|E_src2\(28) & !\nios2_qsys_0|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(28),
	datab => \nios2_qsys_0|E_src2\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~55\,
	combout => \nios2_qsys_0|Add1~56_combout\,
	cout => \nios2_qsys_0|Add1~57\);

-- Location: LCCOMB_X9_Y23_N10
\nios2_qsys_0|Add1~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~58_combout\ = (\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|Add1~57\)) # (!\nios2_qsys_0|E_src2\(29) & (\nios2_qsys_0|Add1~57\ & VCC)))) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & 
-- ((\nios2_qsys_0|Add1~57\) # (GND))) # (!\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|Add1~57\))))
-- \nios2_qsys_0|Add1~59\ = CARRY((\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|E_src2\(29) & !\nios2_qsys_0|Add1~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29)) # (!\nios2_qsys_0|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(29),
	datab => \nios2_qsys_0|E_src2\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~57\,
	combout => \nios2_qsys_0|Add1~58_combout\,
	cout => \nios2_qsys_0|Add1~59\);

-- Location: LCCOMB_X9_Y23_N12
\nios2_qsys_0|Add1~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~60_combout\ = ((\nios2_qsys_0|E_src1\(30) $ (\nios2_qsys_0|E_src2\(30) $ (\nios2_qsys_0|Add1~59\)))) # (GND)
-- \nios2_qsys_0|Add1~61\ = CARRY((\nios2_qsys_0|E_src1\(30) & ((!\nios2_qsys_0|Add1~59\) # (!\nios2_qsys_0|E_src2\(30)))) # (!\nios2_qsys_0|E_src1\(30) & (!\nios2_qsys_0|E_src2\(30) & !\nios2_qsys_0|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(30),
	datab => \nios2_qsys_0|E_src2\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~59\,
	combout => \nios2_qsys_0|Add1~60_combout\,
	cout => \nios2_qsys_0|Add1~61\);

-- Location: LCCOMB_X9_Y23_N14
\nios2_qsys_0|Add1~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~62_combout\ = (\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add1~61\)) # (!\nios2_qsys_0|E_arith_src2\(31) & (\nios2_qsys_0|Add1~61\ & VCC)))) # (!\nios2_qsys_0|E_arith_src1\(31) & 
-- ((\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|Add1~61\) # (GND))) # (!\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add1~61\))))
-- \nios2_qsys_0|Add1~63\ = CARRY((\nios2_qsys_0|E_arith_src1\(31) & (\nios2_qsys_0|E_arith_src2\(31) & !\nios2_qsys_0|Add1~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31)) # (!\nios2_qsys_0|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src1\(31),
	datab => \nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~61\,
	combout => \nios2_qsys_0|Add1~62_combout\,
	cout => \nios2_qsys_0|Add1~63\);

-- Location: LCCOMB_X13_Y22_N24
\nios2_qsys_0|E_alu_result[31]~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~57_combout\ = (\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(31)) # ((!\nios2_qsys_0|W_alu_result[31]~21_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & 
-- (((\nios2_qsys_0|Add1~62_combout\ & \nios2_qsys_0|W_alu_result[31]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(31),
	datab => \nios2_qsys_0|Add1~62_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~57_combout\);

-- Location: LCCOMB_X13_Y22_N28
\nios2_qsys_0|E_alu_result[31]~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~83_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (((\nios2_qsys_0|E_alu_result[31]~57_combout\)))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|R_ctrl_br_cmp~q\ & 
-- ((\nios2_qsys_0|E_alu_result[31]~57_combout\))) # (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|Add2~62_combout\ & !\nios2_qsys_0|E_alu_result[31]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|Add2~62_combout\,
	datad => \nios2_qsys_0|E_alu_result[31]~57_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~83_combout\);

-- Location: LCCOMB_X13_Y22_N30
\nios2_qsys_0|E_alu_result[31]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~58_combout\ = (\nios2_qsys_0|E_alu_result[31]~83_combout\ & (((!\nios2_qsys_0|W_alu_result[31]~21_combout\ & !\nios2_qsys_0|E_alu_result[31]~57_combout\)))) # (!\nios2_qsys_0|E_alu_result[31]~83_combout\ & 
-- (\nios2_qsys_0|E_alu_result[31]~57_combout\ & ((\nios2_qsys_0|E_logic_result[31]~24_combout\) # (\nios2_qsys_0|W_alu_result[31]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[31]~24_combout\,
	datab => \nios2_qsys_0|E_alu_result[31]~83_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datad => \nios2_qsys_0|E_alu_result[31]~57_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~58_combout\);

-- Location: FF_X13_Y22_N31
\nios2_qsys_0|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[31]~58_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(31));

-- Location: LCCOMB_X14_Y23_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~33_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~33_combout\);

-- Location: FF_X14_Y23_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(31));

-- Location: FF_X14_Y23_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X14_Y23_N20
\nios2_qsys_0|av_ld_byte3_data_nxt~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X14_Y23_N12
\nios2_qsys_0|av_ld_byte3_data_nxt~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ = (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\) # ((\nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\);

-- Location: LCCOMB_X13_Y23_N6
\nios2_qsys_0|av_ld_byte3_data_nxt~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ = (\nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\) # ((\nios2_qsys_0|av_ld_aligning_data~q\ & \nios2_qsys_0|av_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\);

-- Location: FF_X13_Y23_N7
\nios2_qsys_0|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(7));

-- Location: LCCOMB_X13_Y22_N0
\nios2_qsys_0|W_rf_wr_data[31]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[31]~26_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(31) & ((!\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(31),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte3_data\(7),
	datad => \nios2_qsys_0|E_alu_result~36_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[31]~26_combout\);

-- Location: FF_X6_Y21_N11
\nios2_qsys_0|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[30]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(30));

-- Location: LCCOMB_X6_Y21_N4
\mm_interconnect_0|width_adapter_001|data_reg~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~23_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(30),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~23_combout\);

-- Location: FF_X6_Y21_N5
\mm_interconnect_0|width_adapter_001|data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(22));

-- Location: LCCOMB_X6_Y21_N26
\mm_interconnect_0|width_adapter_001|data_reg~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~18_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(22))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(22),
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~18_combout\);

-- Location: FF_X6_Y21_N27
\mm_interconnect_0|width_adapter_001|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(14));

-- Location: LCCOMB_X6_Y21_N30
\mm_interconnect_0|width_adapter_001|data_reg~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~13_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(14))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(14),
	datab => \nios2_qsys_0|d_writedata\(14),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~13_combout\);

-- Location: FF_X6_Y21_N31
\mm_interconnect_0|width_adapter_001|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(6));

-- Location: FF_X6_Y20_N1
\nios2_qsys_0|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(6));

-- Location: LCCOMB_X6_Y20_N16
\mm_interconnect_0|width_adapter_001|out_data[6]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[6]~8_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(6))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(6),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(6),
	combout => \mm_interconnect_0|width_adapter_001|out_data[6]~8_combout\);

-- Location: LCCOMB_X15_Y19_N10
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]~feeder_combout\ = \mm_interconnect_0|width_adapter_001|out_data[6]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|width_adapter_001|out_data[6]~8_combout\,
	combout => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]~feeder_combout\);

-- Location: FF_X15_Y19_N11
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]~feeder_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(6));

-- Location: FF_X15_Y21_N23
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[6]~8_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(6));

-- Location: LCCOMB_X15_Y21_N22
\can_hw_controller_0|data_out~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~35_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(1) & (((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(6)) # (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))))) # 
-- (!\mm_interconnect_0|width_adapter_001|address_reg\(1) & ((\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(6)) # ((\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(6),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(6),
	datad => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|data_out~35_combout\);

-- Location: LCCOMB_X16_Y22_N8
\can_hw_controller_0|data_out~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~39_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (!\mm_interconnect_0|width_adapter_001|address_reg\(2) & \can_hw_controller_0|data_out~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datad => \can_hw_controller_0|data_out~35_combout\,
	combout => \can_hw_controller_0|data_out~39_combout\);

-- Location: FF_X6_Y20_N17
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[6]~8_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(6));

-- Location: LCCOMB_X15_Y20_N18
\can_hw_controller_0|data_out~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~36_combout\ = (\can_hw_controller_0|data_out~39_combout\) # ((\can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(6)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \can_hw_controller_0|data_out~39_combout\,
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(6),
	datad => \can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\,
	combout => \can_hw_controller_0|data_out~36_combout\);

-- Location: FF_X15_Y20_N19
\can_hw_controller_0|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~36_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(6));

-- Location: FF_X14_Y26_N15
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X14_Y26_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6) & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\);

-- Location: LCCOMB_X11_Y24_N4
\nios2_qsys_0|av_ld_byte3_data_nxt~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~27_combout\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\);

-- Location: FF_X11_Y24_N5
\nios2_qsys_0|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(6));

-- Location: LCCOMB_X9_Y23_N26
\nios2_qsys_0|E_logic_result[30]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[30]~25_combout\ = (\nios2_qsys_0|E_src1\(30) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(30)))))) # (!\nios2_qsys_0|E_src1\(30) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(30)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(30),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(30),
	combout => \nios2_qsys_0|E_logic_result[30]~25_combout\);

-- Location: LCCOMB_X9_Y23_N28
\nios2_qsys_0|E_alu_result[30]~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~59_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(30))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (\nios2_qsys_0|E_logic_result[30]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|E_logic_result[30]~25_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(30),
	combout => \nios2_qsys_0|E_alu_result[30]~59_combout\);

-- Location: LCCOMB_X9_Y23_N22
\nios2_qsys_0|E_alu_result[30]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~60_combout\ = (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (((\nios2_qsys_0|E_alu_result[30]~59_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_alu_result[30]~59_combout\ & 
-- (\nios2_qsys_0|Add1~60_combout\)) # (!\nios2_qsys_0|E_alu_result[30]~59_combout\ & ((\nios2_qsys_0|Add2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~60_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|Add2~60_combout\,
	datad => \nios2_qsys_0|E_alu_result[30]~59_combout\,
	combout => \nios2_qsys_0|E_alu_result[30]~60_combout\);

-- Location: LCCOMB_X11_Y24_N18
\nios2_qsys_0|E_alu_result[30]~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~84_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[30]~60_combout\,
	combout => \nios2_qsys_0|E_alu_result[30]~84_combout\);

-- Location: FF_X11_Y24_N19
\nios2_qsys_0|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[30]~84_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(30));

-- Location: LCCOMB_X11_Y24_N16
\nios2_qsys_0|W_rf_wr_data[30]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[30]~27_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & ((\nios2_qsys_0|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data\(6),
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(30),
	combout => \nios2_qsys_0|W_rf_wr_data[30]~27_combout\);

-- Location: LCCOMB_X8_Y22_N6
\nios2_qsys_0|R_src1[29]~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[29]~55_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[29]~55_combout\);

-- Location: FF_X8_Y22_N7
\nios2_qsys_0|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[29]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(29));

-- Location: LCCOMB_X9_Y23_N20
\nios2_qsys_0|E_logic_result[29]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[29]~26_combout\ = (\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(29) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(29),
	datab => \nios2_qsys_0|E_src2\(29),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[29]~26_combout\);

-- Location: LCCOMB_X11_Y23_N30
\nios2_qsys_0|E_alu_result[29]~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~61_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(29)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & 
-- (\nios2_qsys_0|Add1~58_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & (\nios2_qsys_0|W_alu_result[31]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|Add1~58_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(29),
	combout => \nios2_qsys_0|E_alu_result[29]~61_combout\);

-- Location: LCCOMB_X11_Y23_N12
\nios2_qsys_0|E_alu_result[29]~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~85_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (((\nios2_qsys_0|E_alu_result[29]~61_combout\)))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[29]~61_combout\)) 
-- # (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|E_alu_result[29]~61_combout\ & \nios2_qsys_0|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|E_alu_result[29]~61_combout\,
	datad => \nios2_qsys_0|Add2~58_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~85_combout\);

-- Location: LCCOMB_X11_Y23_N14
\nios2_qsys_0|E_alu_result[29]~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~62_combout\ = (\nios2_qsys_0|E_alu_result[29]~61_combout\ & (!\nios2_qsys_0|E_alu_result[29]~85_combout\ & ((\nios2_qsys_0|W_alu_result[31]~21_combout\) # (\nios2_qsys_0|E_logic_result[29]~26_combout\)))) # 
-- (!\nios2_qsys_0|E_alu_result[29]~61_combout\ & (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|E_alu_result[29]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_logic_result[29]~26_combout\,
	datac => \nios2_qsys_0|E_alu_result[29]~61_combout\,
	datad => \nios2_qsys_0|E_alu_result[29]~85_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~62_combout\);

-- Location: FF_X11_Y23_N15
\nios2_qsys_0|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[29]~62_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(29));

-- Location: LCCOMB_X8_Y20_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X6_Y23_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X6_Y21_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X8_Y23_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: M9K_X7_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X13_Y20_N2
\nios2_qsys_0|av_ld_byte3_data_nxt~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCCOMB_X15_Y20_N20
\nios2_qsys_0|av_ld_byte3_data_nxt~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ = (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5) & 
-- \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X13_Y23_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ = (\nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\) # ((\nios2_qsys_0|av_fill_bit~0_combout\ & \nios2_qsys_0|av_ld_aligning_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X13_Y23_N15
\nios2_qsys_0|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(5));

-- Location: LCCOMB_X11_Y23_N16
\nios2_qsys_0|W_rf_wr_data[29]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[29]~28_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|W_alu_result\(29),
	datad => \nios2_qsys_0|av_ld_byte3_data\(5),
	combout => \nios2_qsys_0|W_rf_wr_data[29]~28_combout\);

-- Location: LCCOMB_X8_Y22_N0
\nios2_qsys_0|R_src1[28]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[28]~56_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[28]~56_combout\);

-- Location: FF_X8_Y22_N1
\nios2_qsys_0|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[28]~56_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(28));

-- Location: LCCOMB_X9_Y23_N30
\nios2_qsys_0|E_logic_result[28]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[28]~27_combout\ = (\nios2_qsys_0|E_src1\(28) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(28)))))) # (!\nios2_qsys_0|E_src1\(28) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(28)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(28),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(28),
	combout => \nios2_qsys_0|E_logic_result[28]~27_combout\);

-- Location: LCCOMB_X10_Y22_N0
\nios2_qsys_0|E_alu_result[28]~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~63_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(28))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (\nios2_qsys_0|E_logic_result[28]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|E_logic_result[28]~27_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_alu_result[28]~63_combout\);

-- Location: LCCOMB_X10_Y22_N26
\nios2_qsys_0|E_alu_result[28]~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~64_combout\ = (\nios2_qsys_0|E_alu_result[28]~63_combout\ & ((\nios2_qsys_0|Add1~56_combout\) # ((\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|E_alu_result[28]~63_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[31]~20_combout\ & \nios2_qsys_0|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~56_combout\,
	datab => \nios2_qsys_0|E_alu_result[28]~63_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|Add2~56_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~64_combout\);

-- Location: LCCOMB_X10_Y22_N6
\nios2_qsys_0|E_alu_result[28]~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~86_combout\ = (\nios2_qsys_0|E_alu_result[28]~64_combout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & !\nios2_qsys_0|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[28]~64_combout\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|E_alu_result[28]~86_combout\);

-- Location: FF_X10_Y22_N7
\nios2_qsys_0|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[28]~86_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(28));

-- Location: LCCOMB_X14_Y26_N6
\nios2_qsys_0|av_ld_byte3_data_nxt~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4) & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\);

-- Location: LCCOMB_X15_Y23_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~30_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~30_combout\);

-- Location: FF_X15_Y23_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(28));

-- Location: FF_X15_Y23_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X15_Y23_N12
\nios2_qsys_0|av_ld_byte3_data_nxt~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X13_Y23_N26
\nios2_qsys_0|av_ld_byte3_data_nxt~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (((\nios2_qsys_0|av_fill_bit~0_combout\)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~28_combout\,
	datac => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~16_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\);

-- Location: FF_X13_Y23_N27
\nios2_qsys_0|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(4));

-- Location: LCCOMB_X13_Y23_N30
\nios2_qsys_0|W_rf_wr_data[28]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[28]~29_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|W_alu_result\(28),
	datac => \nios2_qsys_0|av_ld_byte3_data\(4),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[28]~29_combout\);

-- Location: LCCOMB_X9_Y22_N6
\nios2_qsys_0|R_src1[27]~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[27]~57_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios2_qsys_0|R_src1~41_combout\,
	combout => \nios2_qsys_0|R_src1[27]~57_combout\);

-- Location: FF_X9_Y22_N7
\nios2_qsys_0|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[27]~57_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(27));

-- Location: LCCOMB_X11_Y23_N24
\nios2_qsys_0|E_alu_result[27]~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~65_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(27)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & 
-- (\nios2_qsys_0|Add1~54_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & (\nios2_qsys_0|W_alu_result[31]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|Add1~54_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(27),
	combout => \nios2_qsys_0|E_alu_result[27]~65_combout\);

-- Location: LCCOMB_X11_Y23_N22
\nios2_qsys_0|E_alu_result[27]~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~87_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (((\nios2_qsys_0|E_alu_result[27]~65_combout\)))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|R_ctrl_br_cmp~q\ & 
-- ((\nios2_qsys_0|E_alu_result[27]~65_combout\))) # (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|Add2~54_combout\ & !\nios2_qsys_0|E_alu_result[27]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|Add2~54_combout\,
	datad => \nios2_qsys_0|E_alu_result[27]~65_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~87_combout\);

-- Location: LCCOMB_X9_Y23_N24
\nios2_qsys_0|E_logic_result[27]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[27]~28_combout\ = (\nios2_qsys_0|E_src2\(27) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(27)))))) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(27)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(27),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(27),
	combout => \nios2_qsys_0|E_logic_result[27]~28_combout\);

-- Location: LCCOMB_X11_Y23_N2
\nios2_qsys_0|E_alu_result[27]~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~66_combout\ = (\nios2_qsys_0|E_alu_result[27]~87_combout\ & (((!\nios2_qsys_0|W_alu_result[31]~21_combout\ & !\nios2_qsys_0|E_alu_result[27]~65_combout\)))) # (!\nios2_qsys_0|E_alu_result[27]~87_combout\ & 
-- (\nios2_qsys_0|E_alu_result[27]~65_combout\ & ((\nios2_qsys_0|E_logic_result[27]~28_combout\) # (\nios2_qsys_0|W_alu_result[31]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[27]~87_combout\,
	datab => \nios2_qsys_0|E_logic_result[27]~28_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datad => \nios2_qsys_0|E_alu_result[27]~65_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~66_combout\);

-- Location: FF_X11_Y23_N3
\nios2_qsys_0|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[27]~66_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(27));

-- Location: LCCOMB_X11_Y23_N20
\nios2_qsys_0|W_rf_wr_data[27]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[27]~30_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte3_data\(3))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data\(3),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(27),
	combout => \nios2_qsys_0|W_rf_wr_data[27]~30_combout\);

-- Location: LCCOMB_X8_Y22_N26
\nios2_qsys_0|R_src1[26]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[26]~58_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[26]~58_combout\);

-- Location: FF_X8_Y22_N27
\nios2_qsys_0|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[26]~58_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(26));

-- Location: LCCOMB_X10_Y23_N18
\nios2_qsys_0|E_logic_result[26]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[26]~29_combout\ = (\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(26)))))) # (!\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(26)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(26),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src1\(26),
	combout => \nios2_qsys_0|E_logic_result[26]~29_combout\);

-- Location: LCCOMB_X10_Y23_N28
\nios2_qsys_0|E_alu_result[26]~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~67_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(26)) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|E_logic_result[26]~29_combout\ & (\nios2_qsys_0|W_alu_result[31]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_logic_result[26]~29_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(26),
	combout => \nios2_qsys_0|E_alu_result[26]~67_combout\);

-- Location: LCCOMB_X8_Y25_N22
\nios2_qsys_0|E_alu_result[26]~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~68_combout\ = (\nios2_qsys_0|E_alu_result[26]~67_combout\ & ((\nios2_qsys_0|Add1~52_combout\) # ((\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|E_alu_result[26]~67_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[31]~20_combout\ & \nios2_qsys_0|Add2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[26]~67_combout\,
	datab => \nios2_qsys_0|Add1~52_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|Add2~52_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~68_combout\);

-- Location: LCCOMB_X8_Y25_N2
\nios2_qsys_0|E_alu_result[26]~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~88_combout\ = (\nios2_qsys_0|E_alu_result[26]~68_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[26]~68_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[26]~88_combout\);

-- Location: FF_X8_Y25_N3
\nios2_qsys_0|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[26]~88_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(26));

-- Location: LCCOMB_X14_Y21_N0
\nios2_qsys_0|av_ld_byte3_data_nxt~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCCOMB_X14_Y23_N16
\nios2_qsys_0|av_ld_byte3_data_nxt~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\ = (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\) # ((\nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~21_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCCOMB_X13_Y23_N8
\nios2_qsys_0|av_ld_byte3_data_nxt~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\ = (\nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\) # ((\nios2_qsys_0|av_fill_bit~0_combout\ & \nios2_qsys_0|av_ld_aligning_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~22_combout\,
	datac => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\);

-- Location: FF_X13_Y23_N9
\nios2_qsys_0|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(2));

-- Location: LCCOMB_X8_Y25_N4
\nios2_qsys_0|W_rf_wr_data[26]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[26]~31_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|W_alu_result\(26),
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte3_data\(2),
	combout => \nios2_qsys_0|W_rf_wr_data[26]~31_combout\);

-- Location: FF_X10_Y21_N27
\nios2_qsys_0|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[27]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(27));

-- Location: LCCOMB_X10_Y21_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\nios2_qsys_0|d_writedata\(27) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(27),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X13_Y24_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~8_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~8_combout\);

-- Location: FF_X13_Y24_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(25));

-- Location: FF_X11_Y20_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X11_Y20_N16
\nios2_qsys_0|av_ld_byte3_data_nxt~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCCOMB_X10_Y20_N4
\mm_interconnect_0|width_adapter_001|data_reg~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~8_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_writedata\(25),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~8_combout\);

-- Location: FF_X10_Y20_N5
\mm_interconnect_0|width_adapter_001|data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(17));

-- Location: LCCOMB_X10_Y20_N2
\mm_interconnect_0|width_adapter_001|data_reg~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~6_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(17))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(17),
	datac => \nios2_qsys_0|d_writedata\(17),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~6_combout\);

-- Location: FF_X10_Y20_N3
\mm_interconnect_0|width_adapter_001|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(9));

-- Location: LCCOMB_X10_Y20_N0
\mm_interconnect_0|width_adapter_001|data_reg~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~3_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(9)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(9),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|data_reg\(9),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~3_combout\);

-- Location: FF_X10_Y20_N1
\mm_interconnect_0|width_adapter_001|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(1));

-- Location: LCCOMB_X15_Y21_N12
\mm_interconnect_0|width_adapter_001|out_data[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(1)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(1),
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(1),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\);

-- Location: FF_X15_Y21_N13
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(1));

-- Location: LCCOMB_X16_Y21_N22
\can_hw_controller_0|data_out~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~18_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(1)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(1),
	combout => \can_hw_controller_0|data_out~18_combout\);

-- Location: FF_X16_Y21_N21
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(1));

-- Location: LCCOMB_X16_Y21_N20
\can_hw_controller_0|data_out~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~17_combout\ = (\can_hw_controller_0|data_out[4]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\)))) # 
-- (!\can_hw_controller_0|data_out[4]~8_combout\ & (((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\,
	datab => \can_hw_controller_0|data_out[4]~8_combout\,
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(1),
	datad => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	combout => \can_hw_controller_0|data_out~17_combout\);

-- Location: LCCOMB_X16_Y21_N24
\can_hw_controller_0|data_out~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~19_combout\ = (\can_hw_controller_0|data_out[4]~6_combout\ & (((\can_hw_controller_0|data_out[4]~37_combout\)))) # (!\can_hw_controller_0|data_out[4]~6_combout\ & ((\can_hw_controller_0|data_out[4]~37_combout\ & 
-- ((\can_hw_controller_0|data_out~17_combout\))) # (!\can_hw_controller_0|data_out[4]~37_combout\ & (\can_hw_controller_0|data_out~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out~18_combout\,
	datab => \can_hw_controller_0|data_out[4]~6_combout\,
	datac => \can_hw_controller_0|data_out[4]~37_combout\,
	datad => \can_hw_controller_0|data_out~17_combout\,
	combout => \can_hw_controller_0|data_out~19_combout\);

-- Location: FF_X15_Y19_N27
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(1));

-- Location: LCCOMB_X16_Y20_N24
\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]~feeder_combout\ = \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|width_adapter_001|out_data[1]~3_combout\,
	combout => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]~feeder_combout\);

-- Location: FF_X16_Y20_N25
\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_registers|we_mode~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(0));

-- Location: LCCOMB_X15_Y20_N8
\can_hw_controller_0|data_out~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~20_combout\ = (\can_hw_controller_0|data_out~19_combout\ & (((\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(1))) # (!\can_hw_controller_0|data_out[4]~7_combout\))) # 
-- (!\can_hw_controller_0|data_out~19_combout\ & (\can_hw_controller_0|data_out[4]~7_combout\ & ((\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out~19_combout\,
	datab => \can_hw_controller_0|data_out[4]~7_combout\,
	datac => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(1),
	datad => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|data_out~20_combout\);

-- Location: FF_X15_Y20_N9
\can_hw_controller_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~20_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(1));

-- Location: FF_X15_Y20_N3
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X15_Y20_N2
\nios2_qsys_0|av_ld_byte3_data_nxt~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\ = (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1) & 
-- \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~24_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCCOMB_X13_Y23_N22
\nios2_qsys_0|av_ld_byte3_data_nxt~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\ = (\nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\) # ((\nios2_qsys_0|av_fill_bit~0_combout\ & \nios2_qsys_0|av_ld_aligning_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~25_combout\,
	datac => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\);

-- Location: FF_X13_Y23_N23
\nios2_qsys_0|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(1));

-- Location: LCCOMB_X11_Y23_N10
\nios2_qsys_0|E_alu_result[25]~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~69_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(25)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & 
-- (\nios2_qsys_0|Add1~50_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & (\nios2_qsys_0|W_alu_result[31]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|Add1~50_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(25),
	combout => \nios2_qsys_0|E_alu_result[25]~69_combout\);

-- Location: LCCOMB_X10_Y23_N22
\nios2_qsys_0|E_alu_result[25]~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~89_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (((\nios2_qsys_0|E_alu_result[25]~69_combout\)))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|E_alu_result[25]~69_combout\ & 
-- ((\nios2_qsys_0|R_ctrl_br_cmp~q\))) # (!\nios2_qsys_0|E_alu_result[25]~69_combout\ & (\nios2_qsys_0|Add2~50_combout\ & !\nios2_qsys_0|R_ctrl_br_cmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~50_combout\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|E_alu_result[25]~69_combout\,
	datad => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|E_alu_result[25]~89_combout\);

-- Location: LCCOMB_X10_Y23_N20
\nios2_qsys_0|E_logic_result[25]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[25]~30_combout\ = (\nios2_qsys_0|E_src1\(25) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(25) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(25),
	datab => \nios2_qsys_0|E_src2\(25),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[25]~30_combout\);

-- Location: LCCOMB_X10_Y23_N26
\nios2_qsys_0|E_alu_result[25]~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~70_combout\ = (\nios2_qsys_0|E_alu_result[25]~89_combout\ & (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & (!\nios2_qsys_0|E_alu_result[25]~69_combout\))) # (!\nios2_qsys_0|E_alu_result[25]~89_combout\ & 
-- (\nios2_qsys_0|E_alu_result[25]~69_combout\ & ((\nios2_qsys_0|W_alu_result[31]~21_combout\) # (\nios2_qsys_0|E_logic_result[25]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[25]~89_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datac => \nios2_qsys_0|E_alu_result[25]~69_combout\,
	datad => \nios2_qsys_0|E_logic_result[25]~30_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~70_combout\);

-- Location: FF_X10_Y23_N27
\nios2_qsys_0|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[25]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(25));

-- Location: LCCOMB_X13_Y23_N4
\nios2_qsys_0|W_rf_wr_data[25]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[25]~32_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte3_data\(1))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|av_ld_byte3_data\(1),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|W_alu_result\(25),
	combout => \nios2_qsys_0|W_rf_wr_data[25]~32_combout\);

-- Location: FF_X6_Y23_N11
\nios2_qsys_0|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[29]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(29));

-- Location: LCCOMB_X6_Y23_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X6_Y23_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(29));

-- Location: LCCOMB_X15_Y24_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y24_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\);

-- Location: FF_X14_Y24_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X6_Y23_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(29)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(29),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X15_Y23_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X15_Y23_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X15_Y27_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(28),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X14_Y25_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X14_Y25_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X10_Y21_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\nios2_qsys_0|d_writedata\(27) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(27),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X10_Y21_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(27));

-- Location: LCCOMB_X15_Y27_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(27))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(27),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X16_Y24_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X16_Y24_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X17_Y24_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X17_Y24_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X18_Y24_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(12)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(12),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X18_Y24_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(14))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X19_Y27_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\);

-- Location: FF_X18_Y24_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X18_Y24_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X18_Y24_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X17_Y24_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X17_Y24_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X17_Y26_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(13)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(13),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X18_Y24_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(15))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X18_Y24_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X18_Y24_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X18_Y24_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X17_Y24_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X17_Y24_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X18_Y27_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(14)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(14),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X18_Y27_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(15))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X18_Y27_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\,
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X18_Y27_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X18_Y27_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X16_Y25_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X16_Y25_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X17_Y25_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(15)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(15),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X17_Y25_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(17)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X17_Y25_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X18_Y27_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X18_Y27_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X15_Y23_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X15_Y23_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X17_Y26_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(13)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(13),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout\);

-- Location: LCCOMB_X13_Y24_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCCOMB_X16_Y26_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\)) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\);

-- Location: FF_X16_Y26_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X8_Y20_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X8_Y20_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(12));

-- Location: LCCOMB_X8_Y20_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~12_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(12))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(12),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~12_combout\);

-- Location: LCCOMB_X17_Y24_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\);

-- Location: FF_X17_Y24_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X10_Y21_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X10_Y21_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(11));

-- Location: LCCOMB_X18_Y24_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(11))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(11),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10_combout\);

-- Location: LCCOMB_X17_Y24_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10_combout\);

-- Location: FF_X17_Y24_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X18_Y24_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(10)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(10),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23_combout\);

-- Location: LCCOMB_X14_Y23_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~7_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~7_combout\);

-- Location: FF_X14_Y23_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(24));

-- Location: FF_X14_Y23_N7
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X14_Y23_N6
\nios2_qsys_0|av_ld_byte3_data_nxt~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X14_Y23_N24
\nios2_qsys_0|av_ld_byte3_data_nxt~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ = (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\) # ((\nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X13_Y23_N0
\nios2_qsys_0|av_ld_byte3_data_nxt~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ = (\nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\) # ((\nios2_qsys_0|av_ld_aligning_data~q\ & \nios2_qsys_0|av_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X13_Y23_N1
\nios2_qsys_0|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(0));

-- Location: LCCOMB_X10_Y23_N30
\nios2_qsys_0|E_logic_result[24]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[24]~31_combout\ = (\nios2_qsys_0|E_src2\(24) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(24)))))) # (!\nios2_qsys_0|E_src2\(24) & ((\nios2_qsys_0|E_src1\(24) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(24) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(24),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(24),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[24]~31_combout\);

-- Location: LCCOMB_X11_Y22_N6
\nios2_qsys_0|E_alu_result[24]~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~39_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(24))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (\nios2_qsys_0|E_logic_result[24]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|E_logic_result[24]~31_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(24),
	combout => \nios2_qsys_0|E_alu_result[24]~39_combout\);

-- Location: LCCOMB_X11_Y24_N0
\nios2_qsys_0|E_alu_result[24]~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~40_combout\ = (\nios2_qsys_0|E_alu_result[24]~39_combout\ & ((\nios2_qsys_0|Add1~48_combout\) # ((\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|E_alu_result[24]~39_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[31]~20_combout\ & \nios2_qsys_0|Add2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[24]~39_combout\,
	datab => \nios2_qsys_0|Add1~48_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|Add2~48_combout\,
	combout => \nios2_qsys_0|E_alu_result[24]~40_combout\);

-- Location: LCCOMB_X11_Y24_N2
\nios2_qsys_0|E_alu_result[24]~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~74_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[24]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[24]~40_combout\,
	combout => \nios2_qsys_0|E_alu_result[24]~74_combout\);

-- Location: FF_X11_Y24_N3
\nios2_qsys_0|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[24]~74_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(24));

-- Location: LCCOMB_X13_Y23_N28
\nios2_qsys_0|W_rf_wr_data[24]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[24]~17_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte3_data\(0))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|av_ld_byte3_data\(0),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|W_alu_result\(24),
	combout => \nios2_qsys_0|W_rf_wr_data[24]~17_combout\);

-- Location: LCCOMB_X8_Y23_N8
\nios2_qsys_0|d_writedata[31]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[31]~7_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[31]~7_combout\);

-- Location: FF_X8_Y23_N9
\nios2_qsys_0|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[31]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(15));

-- Location: LCCOMB_X8_Y23_N12
\mm_interconnect_0|width_adapter_001|data_reg~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~24_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(31),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~24_combout\);

-- Location: FF_X8_Y23_N13
\mm_interconnect_0|width_adapter_001|data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(23));

-- Location: LCCOMB_X8_Y23_N2
\mm_interconnect_0|width_adapter_001|data_reg~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~19_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(23))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(23),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~19_combout\);

-- Location: FF_X8_Y23_N3
\mm_interconnect_0|width_adapter_001|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(15));

-- Location: LCCOMB_X8_Y23_N30
\mm_interconnect_0|width_adapter_001|data_reg~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~14_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(15)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(15),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(15),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~14_combout\);

-- Location: FF_X8_Y23_N31
\mm_interconnect_0|width_adapter_001|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(7));

-- Location: LCCOMB_X6_Y20_N10
\mm_interconnect_0|width_adapter_001|out_data[7]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[7]~9_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(7)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_writedata\(7),
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(7),
	combout => \mm_interconnect_0|width_adapter_001|out_data[7]~9_combout\);

-- Location: FF_X6_Y20_N11
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[7]~9_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(7));

-- Location: LCCOMB_X15_Y19_N28
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]~feeder_combout\ = \mm_interconnect_0|width_adapter_001|out_data[7]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|width_adapter_001|out_data[7]~9_combout\,
	combout => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]~feeder_combout\);

-- Location: FF_X15_Y19_N29
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]~feeder_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(7));

-- Location: FF_X15_Y21_N29
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[7]~9_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(7));

-- Location: LCCOMB_X15_Y21_N28
\can_hw_controller_0|data_out~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~33_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(1) & (((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(7)) # (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))))) # 
-- (!\mm_interconnect_0|width_adapter_001|address_reg\(1) & ((\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(7)) # ((\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(7),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(7),
	datad => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|data_out~33_combout\);

-- Location: LCCOMB_X16_Y22_N18
\can_hw_controller_0|data_out~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~38_combout\ = (\can_hw_controller_0|data_out~33_combout\ & (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (!\mm_interconnect_0|width_adapter_001|address_reg\(2) & \mm_interconnect_0|width_adapter_001|use_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out~33_combout\,
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(2),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \can_hw_controller_0|data_out~38_combout\);

-- Location: LCCOMB_X15_Y20_N24
\can_hw_controller_0|data_out~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~34_combout\ = (\can_hw_controller_0|data_out~38_combout\) # ((\can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(7)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(7),
	datab => \can_hw_controller_0|data_out~38_combout\,
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\,
	combout => \can_hw_controller_0|data_out~34_combout\);

-- Location: FF_X15_Y20_N25
\can_hw_controller_0|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~34_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(7));

-- Location: FF_X14_Y23_N13
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X15_Y22_N20
\mm_interconnect_0|width_adapter|data_reg~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~22_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(23)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7) & 
-- \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datac => \mm_interconnect_0|width_adapter|data_reg\(23),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~22_combout\);

-- Location: FF_X15_Y22_N21
\mm_interconnect_0|width_adapter|data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(23));

-- Location: LCCOMB_X15_Y22_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(23)) # 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|width_adapter|data_reg\(23),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44_combout\);

-- Location: LCCOMB_X14_Y23_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~6_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~6_combout\);

-- Location: FF_X14_Y23_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(23));

-- Location: FF_X14_Y23_N9
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X14_Y23_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43_combout\);

-- Location: LCCOMB_X13_Y22_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45_combout\);

-- Location: LCCOMB_X13_Y22_N26
\nios2_qsys_0|av_ld_byte2_data[7]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[7]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[7]~6_combout\);

-- Location: FF_X13_Y22_N27
\nios2_qsys_0|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[7]~6_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(7));

-- Location: LCCOMB_X11_Y22_N10
\nios2_qsys_0|E_logic_result[23]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[23]~32_combout\ = (\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(23)))))) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(23),
	datac => \nios2_qsys_0|E_src1\(23),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[23]~32_combout\);

-- Location: LCCOMB_X11_Y22_N12
\nios2_qsys_0|E_alu_result[23]~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~71_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(23))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (\nios2_qsys_0|E_logic_result[23]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|E_logic_result[23]~32_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(23),
	combout => \nios2_qsys_0|E_alu_result[23]~71_combout\);

-- Location: LCCOMB_X13_Y22_N2
\nios2_qsys_0|E_alu_result[23]~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~72_combout\ = (\nios2_qsys_0|E_alu_result[23]~71_combout\ & (((\nios2_qsys_0|W_alu_result[31]~20_combout\) # (\nios2_qsys_0|Add1~46_combout\)))) # (!\nios2_qsys_0|E_alu_result[23]~71_combout\ & 
-- (\nios2_qsys_0|Add2~46_combout\ & (!\nios2_qsys_0|W_alu_result[31]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[23]~71_combout\,
	datab => \nios2_qsys_0|Add2~46_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|Add1~46_combout\,
	combout => \nios2_qsys_0|E_alu_result[23]~72_combout\);

-- Location: LCCOMB_X13_Y22_N10
\nios2_qsys_0|E_alu_result[23]~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~90_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[23]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[23]~72_combout\,
	combout => \nios2_qsys_0|E_alu_result[23]~90_combout\);

-- Location: FF_X13_Y22_N11
\nios2_qsys_0|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[23]~90_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(23));

-- Location: LCCOMB_X13_Y22_N12
\nios2_qsys_0|W_rf_wr_data[23]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[23]~33_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & ((\nios2_qsys_0|W_alu_result\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|av_ld_byte2_data\(7),
	datad => \nios2_qsys_0|W_alu_result\(23),
	combout => \nios2_qsys_0|W_rf_wr_data[23]~33_combout\);

-- Location: LCCOMB_X8_Y22_N20
\nios2_qsys_0|R_src1[22]~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[22]~44_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[22]~44_combout\);

-- Location: FF_X8_Y22_N21
\nios2_qsys_0|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[22]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(22));

-- Location: LCCOMB_X11_Y22_N4
\nios2_qsys_0|E_logic_result[22]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[22]~10_combout\ = (\nios2_qsys_0|E_src2\(22) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(22)))))) # (!\nios2_qsys_0|E_src2\(22) & ((\nios2_qsys_0|E_src1\(22) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(22) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(22),
	datac => \nios2_qsys_0|E_src1\(22),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[22]~10_combout\);

-- Location: LCCOMB_X11_Y22_N24
\nios2_qsys_0|E_alu_result[22]~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~41_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(22))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (\nios2_qsys_0|E_logic_result[22]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|E_logic_result[22]~10_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(22),
	combout => \nios2_qsys_0|E_alu_result[22]~41_combout\);

-- Location: LCCOMB_X11_Y24_N26
\nios2_qsys_0|E_alu_result[22]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~42_combout\ = (\nios2_qsys_0|E_alu_result[22]~41_combout\ & (((\nios2_qsys_0|W_alu_result[31]~20_combout\) # (\nios2_qsys_0|Add1~44_combout\)))) # (!\nios2_qsys_0|E_alu_result[22]~41_combout\ & 
-- (\nios2_qsys_0|Add2~44_combout\ & (!\nios2_qsys_0|W_alu_result[31]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[22]~41_combout\,
	datab => \nios2_qsys_0|Add2~44_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|Add1~44_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~42_combout\);

-- Location: LCCOMB_X11_Y24_N14
\nios2_qsys_0|E_alu_result[22]~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~75_combout\ = (\nios2_qsys_0|E_alu_result[22]~42_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[22]~42_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[22]~75_combout\);

-- Location: FF_X11_Y24_N15
\nios2_qsys_0|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[22]~75_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(22));

-- Location: LCCOMB_X14_Y25_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~5_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~5_combout\);

-- Location: FF_X14_Y25_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(22));

-- Location: FF_X14_Y21_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X14_Y21_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46_combout\);

-- Location: LCCOMB_X16_Y23_N22
\mm_interconnect_0|width_adapter|data_reg~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~23_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(22)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(22),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	combout => \mm_interconnect_0|width_adapter|data_reg~23_combout\);

-- Location: FF_X16_Y23_N23
\mm_interconnect_0|width_adapter|data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(22));

-- Location: LCCOMB_X13_Y27_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47_combout\ = (\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6)) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(22))))) # (!\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(22),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47_combout\);

-- Location: LCCOMB_X13_Y27_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48_combout\);

-- Location: LCCOMB_X11_Y24_N6
\nios2_qsys_0|av_ld_byte2_data[6]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[6]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[6]~7_combout\);

-- Location: FF_X11_Y24_N7
\nios2_qsys_0|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[6]~7_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(6));

-- Location: LCCOMB_X11_Y24_N12
\nios2_qsys_0|W_rf_wr_data[22]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[22]~18_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(22) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(22),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|av_ld_byte2_data\(6),
	combout => \nios2_qsys_0|W_rf_wr_data[22]~18_combout\);

-- Location: LCCOMB_X8_Y22_N30
\nios2_qsys_0|R_src1[21]~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[21]~45_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[21]~45_combout\);

-- Location: FF_X8_Y22_N31
\nios2_qsys_0|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[21]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(21));

-- Location: LCCOMB_X11_Y22_N30
\nios2_qsys_0|E_logic_result[21]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[21]~11_combout\ = (\nios2_qsys_0|E_src1\(21) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(21)))))) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(21),
	datac => \nios2_qsys_0|E_src2\(21),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[21]~11_combout\);

-- Location: LCCOMB_X11_Y22_N26
\nios2_qsys_0|E_alu_result[21]~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~43_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|W_alu_result[31]~20_combout\ & (\nios2_qsys_0|E_shift_rot_result\(21))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & 
-- ((\nios2_qsys_0|Add1~42_combout\))))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|W_alu_result[31]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(21),
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|Add1~42_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~43_combout\);

-- Location: LCCOMB_X11_Y22_N22
\nios2_qsys_0|E_alu_result[21]~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~76_combout\ = (\nios2_qsys_0|E_alu_result[21]~43_combout\ & ((\nios2_qsys_0|R_ctrl_br_cmp~q\) # ((\nios2_qsys_0|R_ctrl_rdctl_inst~q\)))) # (!\nios2_qsys_0|E_alu_result[21]~43_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & 
-- (\nios2_qsys_0|Add2~42_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[21]~43_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|Add2~42_combout\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[21]~76_combout\);

-- Location: LCCOMB_X11_Y22_N20
\nios2_qsys_0|E_alu_result[21]~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~44_combout\ = (\nios2_qsys_0|E_alu_result[21]~76_combout\ & (((!\nios2_qsys_0|E_alu_result[21]~43_combout\ & !\nios2_qsys_0|W_alu_result[31]~21_combout\)))) # (!\nios2_qsys_0|E_alu_result[21]~76_combout\ & 
-- (\nios2_qsys_0|E_alu_result[21]~43_combout\ & ((\nios2_qsys_0|E_logic_result[21]~11_combout\) # (\nios2_qsys_0|W_alu_result[31]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[21]~11_combout\,
	datab => \nios2_qsys_0|E_alu_result[21]~76_combout\,
	datac => \nios2_qsys_0|E_alu_result[21]~43_combout\,
	datad => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~44_combout\);

-- Location: FF_X11_Y22_N21
\nios2_qsys_0|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[21]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(21));

-- Location: LCCOMB_X16_Y23_N30
\mm_interconnect_0|width_adapter|data_reg~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~16_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(21)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(21),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|width_adapter|data_reg~16_combout\);

-- Location: FF_X16_Y23_N31
\mm_interconnect_0|width_adapter|data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(21));

-- Location: LCCOMB_X16_Y23_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\ = (\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5)) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(21))))) # (!\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (\mm_interconnect_0|width_adapter|data_reg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(21),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\);

-- Location: LCCOMB_X14_Y25_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~27_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~27_combout\);

-- Location: FF_X14_Y25_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(21));

-- Location: FF_X12_Y21_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X12_Y21_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25_combout\);

-- Location: LCCOMB_X13_Y23_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\);

-- Location: LCCOMB_X13_Y23_N10
\nios2_qsys_0|av_ld_byte2_data[5]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[5]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[5]~1_combout\);

-- Location: FF_X13_Y23_N11
\nios2_qsys_0|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[5]~1_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(5));

-- Location: LCCOMB_X12_Y23_N8
\nios2_qsys_0|W_rf_wr_data[21]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[21]~19_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|W_alu_result\(21),
	datac => \nios2_qsys_0|av_ld_byte2_data\(5),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[21]~19_combout\);

-- Location: LCCOMB_X6_Y21_N0
\nios2_qsys_0|E_st_data[22]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[22]~3_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios2_qsys_0|E_st_data[22]~3_combout\);

-- Location: FF_X6_Y21_N1
\nios2_qsys_0|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[22]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(22));

-- Location: LCCOMB_X6_Y21_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X6_Y21_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(22));

-- Location: LCCOMB_X6_Y21_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~5_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(22))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(22),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~5_combout\);

-- Location: LCCOMB_X14_Y25_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X14_Y25_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X6_Y23_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\nios2_qsys_0|d_writedata\(21) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(21),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X6_Y23_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(21));

-- Location: LCCOMB_X6_Y23_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~25_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(21))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(21),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~25_combout\);

-- Location: LCCOMB_X14_Y25_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X14_Y25_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X10_Y21_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X10_Y21_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(19));

-- Location: LCCOMB_X10_Y21_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(19))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(19),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20_combout\);

-- Location: LCCOMB_X13_Y24_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~28_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~28_combout\);

-- Location: FF_X13_Y24_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(20));

-- Location: FF_X11_Y21_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X11_Y21_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28_combout\);

-- Location: LCCOMB_X14_Y26_N26
\mm_interconnect_0|width_adapter|data_reg~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~17_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(20)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(20),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|width_adapter|data_reg~17_combout\);

-- Location: FF_X14_Y26_N27
\mm_interconnect_0|width_adapter|data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(20));

-- Location: LCCOMB_X14_Y26_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4) & ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(20))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4) & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & 
-- (\mm_interconnect_0|width_adapter|data_reg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(20),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29_combout\);

-- Location: LCCOMB_X13_Y23_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30_combout\);

-- Location: LCCOMB_X13_Y23_N20
\nios2_qsys_0|av_ld_byte2_data[4]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[4]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[4]~2_combout\);

-- Location: FF_X13_Y23_N21
\nios2_qsys_0|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[4]~2_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(4));

-- Location: LCCOMB_X12_Y22_N24
\nios2_qsys_0|E_logic_result[20]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[20]~12_combout\ = (\nios2_qsys_0|E_src2\(20) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(20)))))) # (!\nios2_qsys_0|E_src2\(20) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(20)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(20),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src1\(20),
	combout => \nios2_qsys_0|E_logic_result[20]~12_combout\);

-- Location: LCCOMB_X12_Y22_N14
\nios2_qsys_0|E_alu_result[20]~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~45_combout\ = (\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(20)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|E_logic_result[20]~12_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & (((\nios2_qsys_0|W_alu_result[31]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datab => \nios2_qsys_0|E_logic_result[20]~12_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(20),
	combout => \nios2_qsys_0|E_alu_result[20]~45_combout\);

-- Location: LCCOMB_X11_Y24_N22
\nios2_qsys_0|E_alu_result[20]~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~46_combout\ = (\nios2_qsys_0|E_alu_result[20]~45_combout\ & ((\nios2_qsys_0|W_alu_result[31]~20_combout\) # ((\nios2_qsys_0|Add1~40_combout\)))) # (!\nios2_qsys_0|E_alu_result[20]~45_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[20]~45_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|Add1~40_combout\,
	datad => \nios2_qsys_0|Add2~40_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~46_combout\);

-- Location: LCCOMB_X11_Y24_N28
\nios2_qsys_0|E_alu_result[20]~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~77_combout\ = (\nios2_qsys_0|E_alu_result[20]~46_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[20]~46_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[20]~77_combout\);

-- Location: FF_X11_Y24_N29
\nios2_qsys_0|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[20]~77_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(20));

-- Location: LCCOMB_X12_Y23_N26
\nios2_qsys_0|W_rf_wr_data[20]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[20]~20_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(4))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(4),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|W_alu_result\(20),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[20]~20_combout\);

-- Location: LCCOMB_X8_Y20_N12
\nios2_qsys_0|E_st_data[20]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[20]~7_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_qsys_0|E_st_data[20]~7_combout\);

-- Location: FF_X8_Y20_N13
\nios2_qsys_0|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[20]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(20));

-- Location: LCCOMB_X8_Y20_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X12_Y21_N10
\nios2_qsys_0|F_iw[21]~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[21]~50_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[21]~50_combout\);

-- Location: LCCOMB_X12_Y21_N16
\nios2_qsys_0|F_iw[21]~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[21]~51_combout\ = (\nios2_qsys_0|F_iw[21]~50_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[21]~50_combout\,
	combout => \nios2_qsys_0|F_iw[21]~51_combout\);

-- Location: FF_X12_Y21_N17
\nios2_qsys_0|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[21]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(21));

-- Location: LCCOMB_X9_Y21_N30
\nios2_qsys_0|E_src2[19]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[19]~3_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios2_qsys_0|E_src2[19]~3_combout\);

-- Location: FF_X9_Y21_N31
\nios2_qsys_0|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[19]~3_combout\,
	asdata => \nios2_qsys_0|D_iw\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~0_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(19));

-- Location: LCCOMB_X12_Y22_N26
\nios2_qsys_0|E_logic_result[19]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[19]~13_combout\ = (\nios2_qsys_0|E_src1\(19) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(19)))))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(19)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(19),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(19),
	combout => \nios2_qsys_0|E_logic_result[19]~13_combout\);

-- Location: LCCOMB_X12_Y22_N0
\nios2_qsys_0|E_alu_result[19]~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~47_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(19)) # ((!\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (((\nios2_qsys_0|E_logic_result[19]~13_combout\ & \nios2_qsys_0|W_alu_result[31]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(19),
	datac => \nios2_qsys_0|E_logic_result[19]~13_combout\,
	datad => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~47_combout\);

-- Location: LCCOMB_X11_Y24_N10
\nios2_qsys_0|E_alu_result[19]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~48_combout\ = (\nios2_qsys_0|E_alu_result[19]~47_combout\ & ((\nios2_qsys_0|Add1~38_combout\) # ((\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|E_alu_result[19]~47_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[31]~20_combout\ & \nios2_qsys_0|Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~38_combout\,
	datab => \nios2_qsys_0|E_alu_result[19]~47_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|Add2~38_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~48_combout\);

-- Location: LCCOMB_X11_Y24_N8
\nios2_qsys_0|E_alu_result[19]~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~78_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[19]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[19]~48_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~78_combout\);

-- Location: FF_X11_Y24_N9
\nios2_qsys_0|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[19]~78_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(19));

-- Location: LCCOMB_X11_Y21_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31_combout\);

-- Location: LCCOMB_X15_Y22_N24
\mm_interconnect_0|width_adapter|data_reg~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~18_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(19)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(19),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|width_adapter|data_reg~18_combout\);

-- Location: FF_X15_Y22_N25
\mm_interconnect_0|width_adapter|data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(19));

-- Location: LCCOMB_X15_Y22_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(19)) # 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datab => \mm_interconnect_0|width_adapter|data_reg\(19),
	datac => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32_combout\);

-- Location: LCCOMB_X13_Y23_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33_combout\);

-- Location: LCCOMB_X13_Y23_N24
\nios2_qsys_0|av_ld_byte2_data[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[3]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[3]~3_combout\);

-- Location: FF_X13_Y23_N25
\nios2_qsys_0|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[3]~3_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X12_Y23_N4
\nios2_qsys_0|W_rf_wr_data[19]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[19]~21_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|W_alu_result\(19),
	datac => \nios2_qsys_0|av_ld_byte2_data\(3),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[19]~21_combout\);

-- Location: LCCOMB_X9_Y22_N18
\nios2_qsys_0|E_src1[11]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[11]~2_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|E_src1[11]~2_combout\);

-- Location: FF_X9_Y22_N19
\nios2_qsys_0|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[11]~2_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(11));

-- Location: LCCOMB_X8_Y24_N4
\nios2_qsys_0|E_logic_result[11]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[11]~3_combout\ = (\nios2_qsys_0|E_src2\(11) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(11)))))) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(11),
	datac => \nios2_qsys_0|E_src1\(11),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[11]~3_combout\);

-- Location: LCCOMB_X8_Y24_N30
\nios2_qsys_0|W_alu_result[11]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[11]~15_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[11]~3_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((!\nios2_qsys_0|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[11]~3_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|W_alu_result[11]~15_combout\);

-- Location: LCCOMB_X8_Y24_N26
\nios2_qsys_0|W_alu_result[11]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[11]~2_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (((\nios2_qsys_0|W_alu_result[11]~15_combout\)))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|W_alu_result[11]~15_combout\ & (\nios2_qsys_0|Add2~22_combout\)) # 
-- (!\nios2_qsys_0|W_alu_result[11]~15_combout\ & ((\nios2_qsys_0|Add1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~22_combout\,
	datab => \nios2_qsys_0|R_ctrl_logic~q\,
	datac => \nios2_qsys_0|W_alu_result[11]~15_combout\,
	datad => \nios2_qsys_0|Add1~22_combout\,
	combout => \nios2_qsys_0|W_alu_result[11]~2_combout\);

-- Location: LCCOMB_X12_Y24_N2
\nios2_qsys_0|W_alu_result[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[11]~feeder_combout\ = \nios2_qsys_0|W_alu_result[11]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[11]~2_combout\,
	combout => \nios2_qsys_0|W_alu_result[11]~feeder_combout\);

-- Location: FF_X12_Y24_N3
\nios2_qsys_0|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[11]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(11));

-- Location: LCCOMB_X8_Y24_N16
\nios2_qsys_0|E_logic_result[12]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[12]~2_combout\ = (\nios2_qsys_0|E_src2\(12) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(12) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(12) & ((\nios2_qsys_0|E_src1\(12) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(12) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(12),
	datab => \nios2_qsys_0|E_src1\(12),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[12]~2_combout\);

-- Location: LCCOMB_X8_Y24_N18
\nios2_qsys_0|W_alu_result[12]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~14_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[12]~2_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[12]~2_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|W_alu_result[12]~14_combout\);

-- Location: LCCOMB_X8_Y24_N0
\nios2_qsys_0|W_alu_result[12]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~1_combout\ = (\nios2_qsys_0|W_alu_result[12]~14_combout\ & (((\nios2_qsys_0|Add1~24_combout\) # (\nios2_qsys_0|R_ctrl_logic~q\)))) # (!\nios2_qsys_0|W_alu_result[12]~14_combout\ & (\nios2_qsys_0|Add2~24_combout\ & 
-- ((!\nios2_qsys_0|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~24_combout\,
	datab => \nios2_qsys_0|W_alu_result[12]~14_combout\,
	datac => \nios2_qsys_0|Add1~24_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[12]~1_combout\);

-- Location: LCCOMB_X12_Y24_N16
\nios2_qsys_0|W_alu_result[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~feeder_combout\ = \nios2_qsys_0|W_alu_result[12]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[12]~1_combout\,
	combout => \nios2_qsys_0|W_alu_result[12]~feeder_combout\);

-- Location: FF_X12_Y24_N17
\nios2_qsys_0|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[12]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(12));

-- Location: LCCOMB_X12_Y24_N22
\mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (!\nios2_qsys_0|W_alu_result\(10) & (\nios2_qsys_0|W_alu_result\(13) & (!\nios2_qsys_0|W_alu_result\(11) & \nios2_qsys_0|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(10),
	datab => \nios2_qsys_0|W_alu_result\(13),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \nios2_qsys_0|W_alu_result\(12),
	combout => \mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X13_Y25_N24
\mm_interconnect_0|width_adapter_001|byteen_reg~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|byteen_reg~2_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_byteenable\(3),
	combout => \mm_interconnect_0|width_adapter_001|byteen_reg~2_combout\);

-- Location: FF_X13_Y25_N25
\mm_interconnect_0|width_adapter_001|byteen_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|byteen_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|byteen_reg\(2));

-- Location: LCCOMB_X13_Y25_N6
\mm_interconnect_0|width_adapter_001|byteen_reg~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|byteen_reg\(2))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\nios2_qsys_0|d_byteenable\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|byteen_reg\(2),
	datad => \nios2_qsys_0|d_byteenable\(2),
	combout => \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\);

-- Location: FF_X13_Y25_N7
\mm_interconnect_0|width_adapter_001|byteen_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|byteen_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|byteen_reg\(1));

-- Location: LCCOMB_X13_Y25_N0
\mm_interconnect_0|width_adapter_001|byteen_reg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|byteen_reg\(1)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_byteenable\(1),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|byteen_reg\(1),
	combout => \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\);

-- Location: FF_X13_Y25_N1
\mm_interconnect_0|width_adapter_001|byteen_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|byteen_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|byteen_reg\(0));

-- Location: LCCOMB_X13_Y25_N10
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\nios2_qsys_0|W_alu_result\(8) & ((\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\mm_interconnect_0|width_adapter_001|byteen_reg\(0)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_byteenable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(8),
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_byteenable\(0),
	datad => \mm_interconnect_0|width_adapter_001|byteen_reg\(0),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X13_Y28_N10
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ = (\nios2_qsys_0|d_write~q\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\);

-- Location: LCCOMB_X14_Y27_N14
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\ = (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\);

-- Location: LCCOMB_X13_Y25_N18
\can_hw_controller_0|i_can_registers|we_acceptance_code_0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_acceptance_code_0~2_combout\ = (\can_hw_controller_0|i_can_registers|we_tx_data_6~8_combout\ & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\ & 
-- (\can_hw_controller_0|i_can_registers|we_tx_data_6~9_combout\ & \can_hw_controller_0|data_out[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|we_tx_data_6~8_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0_combout\,
	datac => \can_hw_controller_0|i_can_registers|we_tx_data_6~9_combout\,
	datad => \can_hw_controller_0|data_out[4]~6_combout\,
	combout => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~2_combout\);

-- Location: LCCOMB_X16_Y22_N30
\can_hw_controller_0|i_can_registers|we_mode\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|we_mode~combout\ = (\can_hw_controller_0|i_can_registers|we_acceptance_code_0~2_combout\ & ((!\mm_interconnect_0|width_adapter_001|address_reg\(0)) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~2_combout\,
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	combout => \can_hw_controller_0|i_can_registers|we_mode~combout\);

-- Location: FF_X16_Y20_N5
\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_mode~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(1));

-- Location: LCCOMB_X15_Y19_N20
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]~feeder_combout\ = \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\,
	combout => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]~feeder_combout\);

-- Location: FF_X15_Y19_N21
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]~feeder_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(2));

-- Location: FF_X13_Y25_N17
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(2));

-- Location: LCCOMB_X16_Y21_N8
\can_hw_controller_0|data_out~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~14_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(2)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(2),
	datac => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \can_hw_controller_0|data_out~14_combout\);

-- Location: FF_X16_Y21_N7
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[2]~5_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(2));

-- Location: LCCOMB_X16_Y21_N6
\can_hw_controller_0|data_out~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~13_combout\ = (\can_hw_controller_0|data_out[4]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\)))) # 
-- (!\can_hw_controller_0|data_out[4]~8_combout\ & (((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\,
	datab => \can_hw_controller_0|data_out[4]~8_combout\,
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(2),
	datad => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	combout => \can_hw_controller_0|data_out~13_combout\);

-- Location: LCCOMB_X16_Y21_N26
\can_hw_controller_0|data_out~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~15_combout\ = (\can_hw_controller_0|data_out[4]~37_combout\ & (((\can_hw_controller_0|data_out[4]~6_combout\) # (\can_hw_controller_0|data_out~13_combout\)))) # (!\can_hw_controller_0|data_out[4]~37_combout\ & 
-- (\can_hw_controller_0|data_out~14_combout\ & (!\can_hw_controller_0|data_out[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out~14_combout\,
	datab => \can_hw_controller_0|data_out[4]~37_combout\,
	datac => \can_hw_controller_0|data_out[4]~6_combout\,
	datad => \can_hw_controller_0|data_out~13_combout\,
	combout => \can_hw_controller_0|data_out~15_combout\);

-- Location: LCCOMB_X15_Y20_N14
\can_hw_controller_0|data_out~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~16_combout\ = (\can_hw_controller_0|data_out[4]~7_combout\ & ((\can_hw_controller_0|data_out~15_combout\ & ((\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(2)))) # 
-- (!\can_hw_controller_0|data_out~15_combout\ & (\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(1))))) # (!\can_hw_controller_0|data_out[4]~7_combout\ & (((\can_hw_controller_0|data_out~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(1),
	datab => \can_hw_controller_0|data_out[4]~7_combout\,
	datac => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(2),
	datad => \can_hw_controller_0|data_out~15_combout\,
	combout => \can_hw_controller_0|data_out~16_combout\);

-- Location: FF_X15_Y20_N15
\can_hw_controller_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~16_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(2));

-- Location: FF_X14_Y23_N17
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X14_Y20_N20
\mm_interconnect_0|width_adapter|data_reg~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~19_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(18)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & 
-- \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(18),
	datad => \mm_interconnect_0|width_adapter|always10~0_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~19_combout\);

-- Location: FF_X14_Y20_N21
\mm_interconnect_0|width_adapter|data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(18));

-- Location: LCCOMB_X14_Y20_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(18) & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\) # 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|width_adapter|data_reg\(18) & 
-- (\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(18),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35_combout\);

-- Location: LCCOMB_X11_Y20_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34_combout\);

-- Location: LCCOMB_X14_Y20_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36_combout\);

-- Location: LCCOMB_X13_Y23_N18
\nios2_qsys_0|av_ld_byte2_data[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[2]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[2]~4_combout\);

-- Location: FF_X13_Y23_N19
\nios2_qsys_0|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[2]~4_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X12_Y22_N28
\nios2_qsys_0|E_logic_result[18]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[18]~14_combout\ = (\nios2_qsys_0|E_src2\(18) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(18)))))) # (!\nios2_qsys_0|E_src2\(18) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(18)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src2\(18),
	datad => \nios2_qsys_0|E_src1\(18),
	combout => \nios2_qsys_0|E_logic_result[18]~14_combout\);

-- Location: LCCOMB_X12_Y22_N2
\nios2_qsys_0|E_alu_result[18]~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~49_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(18)) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|E_logic_result[18]~14_combout\ & ((\nios2_qsys_0|W_alu_result[31]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_logic_result[18]~14_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(18),
	datad => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~49_combout\);

-- Location: LCCOMB_X11_Y24_N20
\nios2_qsys_0|E_alu_result[18]~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~50_combout\ = (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (((\nios2_qsys_0|E_alu_result[18]~49_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_alu_result[18]~49_combout\ & 
-- (\nios2_qsys_0|Add1~36_combout\)) # (!\nios2_qsys_0|E_alu_result[18]~49_combout\ & ((\nios2_qsys_0|Add2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~36_combout\,
	datab => \nios2_qsys_0|Add2~36_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|E_alu_result[18]~49_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~50_combout\);

-- Location: LCCOMB_X11_Y24_N24
\nios2_qsys_0|E_alu_result[18]~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~79_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[18]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[18]~50_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~79_combout\);

-- Location: FF_X11_Y24_N25
\nios2_qsys_0|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[18]~79_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(18));

-- Location: LCCOMB_X12_Y23_N30
\nios2_qsys_0|W_rf_wr_data[18]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[18]~22_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(2))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte2_data\(2),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|W_alu_result\(18),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[18]~22_combout\);

-- Location: LCCOMB_X10_Y21_N6
\nios2_qsys_0|E_st_data[19]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[19]~2_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|E_st_data[19]~2_combout\);

-- Location: FF_X10_Y21_N7
\nios2_qsys_0|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[19]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(19));

-- Location: LCCOMB_X10_Y21_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X13_Y20_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37_combout\);

-- Location: LCCOMB_X14_Y20_N18
\mm_interconnect_0|width_adapter|data_reg~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~20_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(17)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(17),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|width_adapter|data_reg~20_combout\);

-- Location: FF_X14_Y20_N19
\mm_interconnect_0|width_adapter|data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(17));

-- Location: LCCOMB_X14_Y20_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(17)) # 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datab => \mm_interconnect_0|width_adapter|data_reg\(17),
	datac => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38_combout\);

-- Location: LCCOMB_X14_Y20_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39_combout\);

-- Location: LCCOMB_X13_Y21_N4
\nios2_qsys_0|av_ld_byte2_data[1]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[1]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[1]~5_combout\);

-- Location: FF_X13_Y21_N5
\nios2_qsys_0|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[1]~5_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(1));

-- Location: LCCOMB_X12_Y22_N12
\nios2_qsys_0|E_alu_result[17]~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~51_combout\ = (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(17)) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & 
-- (\nios2_qsys_0|Add1~34_combout\ & (\nios2_qsys_0|W_alu_result[31]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datab => \nios2_qsys_0|Add1~34_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(17),
	combout => \nios2_qsys_0|E_alu_result[17]~51_combout\);

-- Location: LCCOMB_X12_Y22_N6
\nios2_qsys_0|E_alu_result[17]~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~80_combout\ = (\nios2_qsys_0|R_ctrl_br_cmp~q\ & (((\nios2_qsys_0|E_alu_result[17]~51_combout\)))) # (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & ((\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|E_alu_result[17]~51_combout\))) # 
-- (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|Add2~34_combout\ & !\nios2_qsys_0|E_alu_result[17]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|Add2~34_combout\,
	datad => \nios2_qsys_0|E_alu_result[17]~51_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~80_combout\);

-- Location: LCCOMB_X12_Y22_N30
\nios2_qsys_0|E_logic_result[17]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[17]~15_combout\ = (\nios2_qsys_0|E_src1\(17) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(17)))))) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(17)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(17),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(17),
	combout => \nios2_qsys_0|E_logic_result[17]~15_combout\);

-- Location: LCCOMB_X12_Y22_N20
\nios2_qsys_0|E_alu_result[17]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~52_combout\ = (\nios2_qsys_0|E_alu_result[17]~80_combout\ & (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((!\nios2_qsys_0|E_alu_result[17]~51_combout\)))) # (!\nios2_qsys_0|E_alu_result[17]~80_combout\ & 
-- (\nios2_qsys_0|E_alu_result[17]~51_combout\ & ((\nios2_qsys_0|W_alu_result[31]~21_combout\) # (\nios2_qsys_0|E_logic_result[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[17]~80_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datac => \nios2_qsys_0|E_logic_result[17]~15_combout\,
	datad => \nios2_qsys_0|E_alu_result[17]~51_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~52_combout\);

-- Location: FF_X12_Y22_N21
\nios2_qsys_0|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[17]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(17));

-- Location: LCCOMB_X13_Y21_N18
\nios2_qsys_0|W_rf_wr_data[17]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[17]~23_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(1))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|av_ld_byte2_data\(1),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|W_alu_result\(17),
	combout => \nios2_qsys_0|W_rf_wr_data[17]~23_combout\);

-- Location: LCCOMB_X9_Y22_N10
\nios2_qsys_0|R_src1[16]~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[16]~50_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_qsys_0|R_src1~41_combout\,
	combout => \nios2_qsys_0|R_src1[16]~50_combout\);

-- Location: FF_X9_Y22_N11
\nios2_qsys_0|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[16]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(16));

-- Location: LCCOMB_X12_Y22_N10
\nios2_qsys_0|E_logic_result[16]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[16]~16_combout\ = (\nios2_qsys_0|E_src1\(16) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(16)))))) # (!\nios2_qsys_0|E_src1\(16) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(16)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(16),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(16),
	combout => \nios2_qsys_0|E_logic_result[16]~16_combout\);

-- Location: LCCOMB_X10_Y22_N8
\nios2_qsys_0|E_alu_result[16]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~37_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(16)) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|E_logic_result[16]~16_combout\ & (\nios2_qsys_0|W_alu_result[31]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_logic_result[16]~16_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(16),
	combout => \nios2_qsys_0|E_alu_result[16]~37_combout\);

-- Location: LCCOMB_X10_Y22_N10
\nios2_qsys_0|E_alu_result[16]~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~38_combout\ = (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (((\nios2_qsys_0|E_alu_result[16]~37_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_alu_result[16]~37_combout\ & 
-- (\nios2_qsys_0|Add1~32_combout\)) # (!\nios2_qsys_0|E_alu_result[16]~37_combout\ & ((\nios2_qsys_0|Add2~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datab => \nios2_qsys_0|Add1~32_combout\,
	datac => \nios2_qsys_0|E_alu_result[16]~37_combout\,
	datad => \nios2_qsys_0|Add2~32_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~38_combout\);

-- Location: LCCOMB_X10_Y22_N14
\nios2_qsys_0|E_alu_result[16]~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~73_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[16]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[16]~38_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~73_combout\);

-- Location: FF_X10_Y22_N15
\nios2_qsys_0|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[16]~73_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(16));

-- Location: LCCOMB_X16_Y23_N2
\mm_interconnect_0|width_adapter|data_reg~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~14_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(16)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(16),
	datad => \mm_interconnect_0|width_adapter|always10~0_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~14_combout\);

-- Location: FF_X16_Y23_N3
\mm_interconnect_0|width_adapter|data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(16));

-- Location: LCCOMB_X16_Y23_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(16)) # 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (\mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|width_adapter|data_reg\(16),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20_combout\);

-- Location: LCCOMB_X13_Y20_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19_combout\);

-- Location: LCCOMB_X13_Y21_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21_combout\);

-- Location: LCCOMB_X13_Y21_N26
\nios2_qsys_0|av_ld_byte2_data[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[0]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[0]~0_combout\);

-- Location: FF_X13_Y21_N27
\nios2_qsys_0|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[0]~0_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(0));

-- Location: LCCOMB_X11_Y23_N4
\nios2_qsys_0|W_rf_wr_data[16]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[16]~16_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(16) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(16),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte2_data\(0),
	combout => \nios2_qsys_0|W_rf_wr_data[16]~16_combout\);

-- Location: FF_X8_Y21_N13
\nios2_qsys_0|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[26]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(26));

-- Location: LCCOMB_X14_Y24_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X14_Y23_N10
\nios2_qsys_0|F_iw[31]~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~62_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \nios2_qsys_0|F_iw[31]~62_combout\);

-- Location: LCCOMB_X12_Y21_N14
\nios2_qsys_0|F_iw[31]~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~63_combout\ = (\nios2_qsys_0|F_iw[31]~62_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[31]~62_combout\,
	combout => \nios2_qsys_0|F_iw[31]~63_combout\);

-- Location: FF_X12_Y21_N15
\nios2_qsys_0|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[31]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(31));

-- Location: LCCOMB_X8_Y22_N16
\nios2_qsys_0|R_src1[14]~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[14]~51_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	combout => \nios2_qsys_0|R_src1[14]~51_combout\);

-- Location: FF_X8_Y22_N17
\nios2_qsys_0|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[14]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(14));

-- Location: FF_X10_Y26_N7
\nios2_qsys_0|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[14]~11_combout\,
	asdata => \nios2_qsys_0|E_src1\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(14));

-- Location: LCCOMB_X10_Y26_N2
\nios2_qsys_0|E_shift_rot_result_nxt[13]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[13]~1_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(14))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(14),
	datab => \nios2_qsys_0|E_shift_rot_result\(12),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[13]~1_combout\);

-- Location: FF_X10_Y26_N3
\nios2_qsys_0|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[13]~1_combout\,
	asdata => \nios2_qsys_0|E_src1\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(13));

-- Location: LCCOMB_X10_Y26_N20
\nios2_qsys_0|E_shift_rot_result_nxt[12]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[12]~2_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(13)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(11),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(13),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[12]~2_combout\);

-- Location: FF_X10_Y26_N21
\nios2_qsys_0|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[12]~2_combout\,
	asdata => \nios2_qsys_0|E_src1\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(12));

-- Location: LCCOMB_X10_Y26_N22
\nios2_qsys_0|E_shift_rot_result_nxt[11]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[11]~3_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(12)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(10),
	datab => \nios2_qsys_0|E_shift_rot_result\(12),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[11]~3_combout\);

-- Location: FF_X10_Y26_N23
\nios2_qsys_0|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[11]~3_combout\,
	asdata => \nios2_qsys_0|E_src1\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(11));

-- Location: LCCOMB_X10_Y26_N24
\nios2_qsys_0|E_shift_rot_result_nxt[10]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[10]~4_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(11))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(11),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(9),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[10]~4_combout\);

-- Location: FF_X10_Y26_N25
\nios2_qsys_0|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[10]~4_combout\,
	asdata => \nios2_qsys_0|E_src1\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(10));

-- Location: LCCOMB_X10_Y26_N12
\nios2_qsys_0|E_shift_rot_result_nxt[9]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(10)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(8),
	datab => \nios2_qsys_0|E_shift_rot_result\(10),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\);

-- Location: FF_X10_Y26_N13
\nios2_qsys_0|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[9]~6_combout\,
	asdata => \nios2_qsys_0|E_src1\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(9));

-- Location: LCCOMB_X10_Y26_N18
\nios2_qsys_0|E_shift_rot_result_nxt[8]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[8]~5_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(9))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(9),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(7),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[8]~5_combout\);

-- Location: FF_X10_Y26_N19
\nios2_qsys_0|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[8]~5_combout\,
	asdata => \nios2_qsys_0|E_src1\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(8));

-- Location: LCCOMB_X10_Y26_N0
\nios2_qsys_0|E_shift_rot_result_nxt[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[7]~12_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(8)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(6),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(8),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[7]~12_combout\);

-- Location: FF_X10_Y26_N1
\nios2_qsys_0|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[7]~12_combout\,
	asdata => \nios2_qsys_0|E_src1\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(7));

-- Location: LCCOMB_X10_Y26_N10
\nios2_qsys_0|E_shift_rot_result_nxt[6]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(7)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(5),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(7),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\);

-- Location: FF_X10_Y26_N11
\nios2_qsys_0|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[6]~13_combout\,
	asdata => \nios2_qsys_0|E_src1\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(6));

-- Location: LCCOMB_X10_Y26_N30
\nios2_qsys_0|E_shift_rot_result_nxt[5]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(6))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(6),
	datab => \nios2_qsys_0|E_shift_rot_result\(4),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout\);

-- Location: FF_X10_Y26_N31
\nios2_qsys_0|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout\,
	asdata => \nios2_qsys_0|E_src1\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(5));

-- Location: LCCOMB_X10_Y26_N8
\nios2_qsys_0|E_shift_rot_result_nxt[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[4]~8_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(5))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(5),
	datab => \nios2_qsys_0|E_shift_rot_result\(3),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[4]~8_combout\);

-- Location: FF_X10_Y26_N9
\nios2_qsys_0|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[4]~8_combout\,
	asdata => \nios2_qsys_0|E_src1\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X10_Y26_N26
\nios2_qsys_0|E_shift_rot_result_nxt[3]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(4))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(4),
	datab => \nios2_qsys_0|E_shift_rot_result\(2),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\);

-- Location: FF_X10_Y26_N27
\nios2_qsys_0|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout\,
	asdata => \nios2_qsys_0|E_src1\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(3));

-- Location: LCCOMB_X10_Y26_N16
\nios2_qsys_0|E_shift_rot_result_nxt[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(3))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(3),
	datab => \nios2_qsys_0|E_shift_rot_result\(1),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\);

-- Location: FF_X10_Y26_N17
\nios2_qsys_0|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[2]~0_combout\,
	asdata => \nios2_qsys_0|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(2));

-- Location: LCCOMB_X10_Y26_N28
\nios2_qsys_0|E_shift_rot_result_nxt[1]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[1]~10_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(2)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(0),
	datab => \nios2_qsys_0|E_shift_rot_result\(2),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[1]~10_combout\);

-- Location: FF_X10_Y26_N29
\nios2_qsys_0|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[1]~10_combout\,
	asdata => \nios2_qsys_0|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(1));

-- Location: LCCOMB_X10_Y26_N4
\nios2_qsys_0|E_shift_rot_result_nxt[0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(1)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(1),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\);

-- Location: FF_X10_Y26_N5
\nios2_qsys_0|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[0]~14_combout\,
	asdata => \nios2_qsys_0|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(0));

-- Location: LCCOMB_X10_Y19_N22
\nios2_qsys_0|D_ctrl_shift_logical~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ = (!\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X10_Y19_N23
\nios2_qsys_0|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X10_Y26_N14
\nios2_qsys_0|E_shift_rot_fill_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ = (!\nios2_qsys_0|R_ctrl_shift_logical~q\ & ((\nios2_qsys_0|R_ctrl_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(0))) # (!\nios2_qsys_0|R_ctrl_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(0),
	datac => \nios2_qsys_0|E_shift_rot_result\(31),
	datad => \nios2_qsys_0|R_ctrl_shift_logical~q\,
	combout => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X11_Y23_N8
\nios2_qsys_0|E_shift_rot_result_nxt[31]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[31]~16_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(30),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[31]~16_combout\);

-- Location: FF_X11_Y23_N9
\nios2_qsys_0|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[31]~16_combout\,
	asdata => \nios2_qsys_0|E_src1\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X11_Y23_N26
\nios2_qsys_0|E_shift_rot_result_nxt[30]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[30]~18_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(31))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(31),
	datab => \nios2_qsys_0|E_shift_rot_result\(29),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[30]~18_combout\);

-- Location: FF_X11_Y23_N27
\nios2_qsys_0|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[30]~18_combout\,
	asdata => \nios2_qsys_0|E_src1\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X11_Y23_N28
\nios2_qsys_0|E_shift_rot_result_nxt[29]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[29]~26_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(30))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(30),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[29]~26_combout\);

-- Location: FF_X11_Y23_N29
\nios2_qsys_0|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[29]~26_combout\,
	asdata => \nios2_qsys_0|E_src1\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X11_Y23_N6
\nios2_qsys_0|E_shift_rot_result_nxt[28]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[28]~27_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(29))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(29),
	datad => \nios2_qsys_0|E_shift_rot_result\(27),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[28]~27_combout\);

-- Location: FF_X11_Y23_N7
\nios2_qsys_0|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[28]~27_combout\,
	asdata => \nios2_qsys_0|E_src1\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(28));

-- Location: LCCOMB_X11_Y23_N0
\nios2_qsys_0|E_shift_rot_result_nxt[27]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(28))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(28),
	datab => \nios2_qsys_0|E_shift_rot_result\(26),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\);

-- Location: FF_X11_Y23_N1
\nios2_qsys_0|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout\,
	asdata => \nios2_qsys_0|E_src1\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(27));

-- Location: LCCOMB_X11_Y23_N18
\nios2_qsys_0|E_shift_rot_result_nxt[26]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[26]~29_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(27))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(27),
	datad => \nios2_qsys_0|E_shift_rot_result\(25),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[26]~29_combout\);

-- Location: FF_X11_Y23_N19
\nios2_qsys_0|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[26]~29_combout\,
	asdata => \nios2_qsys_0|E_src1\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X11_Y22_N0
\nios2_qsys_0|E_shift_rot_result_nxt[25]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[25]~30_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(26))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|E_shift_rot_result\(24),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[25]~30_combout\);

-- Location: FF_X11_Y22_N1
\nios2_qsys_0|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[25]~30_combout\,
	asdata => \nios2_qsys_0|E_src1\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(25));

-- Location: LCCOMB_X11_Y22_N16
\nios2_qsys_0|E_shift_rot_result_nxt[24]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[24]~20_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(25))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(25),
	datab => \nios2_qsys_0|E_shift_rot_result\(23),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[24]~20_combout\);

-- Location: FF_X11_Y22_N17
\nios2_qsys_0|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[24]~20_combout\,
	asdata => \nios2_qsys_0|E_src1\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(24));

-- Location: LCCOMB_X11_Y22_N2
\nios2_qsys_0|E_shift_rot_result_nxt[23]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[23]~31_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(24)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(22),
	datad => \nios2_qsys_0|E_shift_rot_result\(24),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[23]~31_combout\);

-- Location: FF_X11_Y22_N3
\nios2_qsys_0|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[23]~31_combout\,
	asdata => \nios2_qsys_0|E_src1\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X11_Y22_N18
\nios2_qsys_0|E_shift_rot_result_nxt[22]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(23)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(21),
	datab => \nios2_qsys_0|E_shift_rot_result\(23),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\);

-- Location: FF_X11_Y22_N19
\nios2_qsys_0|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[22]~21_combout\,
	asdata => \nios2_qsys_0|E_src1\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X11_Y22_N28
\nios2_qsys_0|E_shift_rot_result_nxt[21]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(22))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(22),
	datab => \nios2_qsys_0|E_shift_rot_result\(20),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\);

-- Location: FF_X11_Y22_N29
\nios2_qsys_0|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout\,
	asdata => \nios2_qsys_0|E_src1\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X11_Y22_N14
\nios2_qsys_0|E_shift_rot_result_nxt[20]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(21)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(19),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(21),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\);

-- Location: FF_X11_Y22_N15
\nios2_qsys_0|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[20]~23_combout\,
	asdata => \nios2_qsys_0|E_src1\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X12_Y22_N4
\nios2_qsys_0|E_shift_rot_result_nxt[19]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(20)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(18),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(20),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\);

-- Location: FF_X12_Y22_N5
\nios2_qsys_0|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[19]~24_combout\,
	asdata => \nios2_qsys_0|E_src1\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(19));

-- Location: LCCOMB_X12_Y22_N22
\nios2_qsys_0|E_shift_rot_result_nxt[18]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[18]~25_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(19))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(19),
	datad => \nios2_qsys_0|E_shift_rot_result\(17),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[18]~25_combout\);

-- Location: FF_X12_Y22_N23
\nios2_qsys_0|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[18]~25_combout\,
	asdata => \nios2_qsys_0|E_src1\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(18));

-- Location: LCCOMB_X12_Y22_N18
\nios2_qsys_0|E_shift_rot_result_nxt[17]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(18))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(18),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(16),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\);

-- Location: FF_X12_Y22_N19
\nios2_qsys_0|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[17]~19_combout\,
	asdata => \nios2_qsys_0|E_src1\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(17));

-- Location: LCCOMB_X12_Y22_N16
\nios2_qsys_0|E_shift_rot_result_nxt[16]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[16]~17_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(17)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(15),
	datad => \nios2_qsys_0|E_shift_rot_result\(17),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[16]~17_combout\);

-- Location: FF_X12_Y22_N17
\nios2_qsys_0|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[16]~17_combout\,
	asdata => \nios2_qsys_0|E_src1\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(16));

-- Location: LCCOMB_X10_Y22_N16
\nios2_qsys_0|E_shift_rot_result_nxt[15]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(16))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(16),
	datad => \nios2_qsys_0|E_shift_rot_result\(14),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\);

-- Location: FF_X10_Y22_N17
\nios2_qsys_0|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[15]~15_combout\,
	asdata => \nios2_qsys_0|E_src1\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(15));

-- Location: LCCOMB_X10_Y22_N20
\nios2_qsys_0|E_logic_result[15]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[15]~23_combout\ = (\nios2_qsys_0|E_src1\(15) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(15)))))) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(15),
	datac => \nios2_qsys_0|E_src2\(15),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[15]~23_combout\);

-- Location: LCCOMB_X10_Y22_N12
\nios2_qsys_0|E_alu_result[15]~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~55_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(15)) # ((!\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (((\nios2_qsys_0|W_alu_result[31]~20_combout\ & \nios2_qsys_0|E_logic_result[15]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(15),
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|E_logic_result[15]~23_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~55_combout\);

-- Location: LCCOMB_X10_Y22_N30
\nios2_qsys_0|E_alu_result[15]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~56_combout\ = (\nios2_qsys_0|E_alu_result[15]~55_combout\ & ((\nios2_qsys_0|W_alu_result[31]~20_combout\) # ((\nios2_qsys_0|Add1~30_combout\)))) # (!\nios2_qsys_0|E_alu_result[15]~55_combout\ & 
-- (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[15]~55_combout\,
	datab => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datac => \nios2_qsys_0|Add1~30_combout\,
	datad => \nios2_qsys_0|Add2~30_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~56_combout\);

-- Location: LCCOMB_X13_Y22_N18
\nios2_qsys_0|E_alu_result[15]~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~82_combout\ = (\nios2_qsys_0|E_alu_result[15]~56_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[15]~56_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[15]~82_combout\);

-- Location: FF_X13_Y22_N19
\nios2_qsys_0|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[15]~82_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(15));

-- Location: LCCOMB_X13_Y22_N4
\nios2_qsys_0|W_rf_wr_data[15]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[15]~25_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & ((\nios2_qsys_0|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(7),
	datad => \nios2_qsys_0|W_alu_result\(15),
	combout => \nios2_qsys_0|W_rf_wr_data[15]~25_combout\);

-- Location: LCCOMB_X8_Y21_N22
\nios2_qsys_0|E_st_data[18]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[18]~5_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \nios2_qsys_0|E_st_data[18]~5_combout\);

-- Location: FF_X8_Y21_N23
\nios2_qsys_0|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[18]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(18));

-- Location: LCCOMB_X13_Y25_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\nios2_qsys_0|d_writedata\(18) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(18),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X11_Y21_N28
\nios2_qsys_0|F_iw[20]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~52_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \nios2_qsys_0|F_iw[20]~52_combout\);

-- Location: LCCOMB_X11_Y21_N26
\nios2_qsys_0|F_iw[20]~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~53_combout\ = (\nios2_qsys_0|F_iw[20]~52_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[20]~52_combout\,
	combout => \nios2_qsys_0|F_iw[20]~53_combout\);

-- Location: FF_X11_Y21_N27
\nios2_qsys_0|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[20]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(20));

-- Location: LCCOMB_X6_Y21_N6
\nios2_qsys_0|R_src2_lo[14]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[14]~15_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(20)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(20),
	combout => \nios2_qsys_0|R_src2_lo[14]~15_combout\);

-- Location: FF_X6_Y21_N7
\nios2_qsys_0|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[14]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(14));

-- Location: LCCOMB_X10_Y22_N2
\nios2_qsys_0|E_logic_result[14]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[14]~17_combout\ = (\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(14)))))) # (!\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|E_src1\(14) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(14) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(14),
	datac => \nios2_qsys_0|E_src1\(14),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[14]~17_combout\);

-- Location: LCCOMB_X10_Y22_N24
\nios2_qsys_0|E_alu_result[14]~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[14]~53_combout\ = (\nios2_qsys_0|W_alu_result[31]~21_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(14)) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~21_combout\ & 
-- (\nios2_qsys_0|E_logic_result[14]~17_combout\ & (\nios2_qsys_0|W_alu_result[31]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[31]~21_combout\,
	datab => \nios2_qsys_0|E_logic_result[14]~17_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(14),
	combout => \nios2_qsys_0|E_alu_result[14]~53_combout\);

-- Location: LCCOMB_X10_Y22_N18
\nios2_qsys_0|E_alu_result[14]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[14]~54_combout\ = (\nios2_qsys_0|W_alu_result[31]~20_combout\ & (((\nios2_qsys_0|E_alu_result[14]~53_combout\)))) # (!\nios2_qsys_0|W_alu_result[31]~20_combout\ & ((\nios2_qsys_0|E_alu_result[14]~53_combout\ & 
-- ((\nios2_qsys_0|Add1~28_combout\))) # (!\nios2_qsys_0|E_alu_result[14]~53_combout\ & (\nios2_qsys_0|Add2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~28_combout\,
	datab => \nios2_qsys_0|Add1~28_combout\,
	datac => \nios2_qsys_0|W_alu_result[31]~20_combout\,
	datad => \nios2_qsys_0|E_alu_result[14]~53_combout\,
	combout => \nios2_qsys_0|E_alu_result[14]~54_combout\);

-- Location: LCCOMB_X10_Y22_N28
\nios2_qsys_0|E_alu_result[14]~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[14]~81_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|E_alu_result[14]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|E_alu_result[14]~54_combout\,
	combout => \nios2_qsys_0|E_alu_result[14]~81_combout\);

-- Location: FF_X10_Y22_N29
\nios2_qsys_0|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[14]~81_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(14));

-- Location: LCCOMB_X14_Y22_N26
\nios2_qsys_0|W_rf_wr_data[14]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[14]~24_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(6))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_alu_result\(14) & !\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(6),
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[14]~24_combout\);

-- Location: LCCOMB_X10_Y20_N14
\nios2_qsys_0|E_st_data[17]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[17]~1_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_qsys_0|E_st_data[17]~1_combout\);

-- Location: FF_X10_Y20_N15
\nios2_qsys_0|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[17]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(17));

-- Location: LCCOMB_X10_Y20_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\nios2_qsys_0|d_writedata\(17) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(17),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X10_Y20_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(17));

-- Location: LCCOMB_X16_Y24_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X16_Y24_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X16_Y24_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(20),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X17_Y25_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(22) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(22) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X17_Y25_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X17_Y25_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X17_Y25_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X16_Y25_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X16_Y25_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X17_Y25_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(19),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X17_Y25_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(21) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(21) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X17_Y25_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(20));

-- Location: FF_X17_Y25_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X16_Y24_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X16_Y24_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X10_Y20_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(17)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(17),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout\);

-- Location: LCCOMB_X14_Y25_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X14_Y25_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X6_Y25_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X6_Y25_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(16));

-- Location: LCCOMB_X6_Y25_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~15_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(16))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(16),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~15_combout\);

-- Location: LCCOMB_X15_Y23_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X15_Y23_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X6_Y20_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X6_Y20_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(6));

-- Location: LCCOMB_X17_Y26_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(6))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(6),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18_combout\);

-- Location: LCCOMB_X15_Y24_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y24_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: FF_X17_Y24_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X6_Y24_N30
\mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\nios2_qsys_0|d_writedata\(5) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(5),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X6_Y24_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(5));

-- Location: LCCOMB_X6_Y24_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~13_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(5))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(5),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~13_combout\);

-- Location: LCCOMB_X19_Y27_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X19_Y27_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X18_Y27_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(1)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X19_Y27_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(0))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X18_Y27_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X18_Y27_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X18_Y27_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X16_Y25_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X16_Y25_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X18_Y24_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(0)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X18_Y24_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(2))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X18_Y24_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X18_Y24_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X18_Y24_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X16_Y25_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X16_Y25_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X14_Y24_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(1))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X17_Y23_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(3))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X17_Y23_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X18_Y24_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X18_Y24_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X16_Y25_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X16_Y25_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X17_Y23_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(2))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(2),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X17_Y23_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(4))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X17_Y23_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X18_Y23_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X18_Y23_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X16_Y24_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X16_Y24_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X17_Y23_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X17_Y23_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(5))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X17_Y23_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X18_Y23_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X18_Y23_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X17_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X17_Y24_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X17_Y23_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X17_Y23_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(6))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X17_Y23_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X18_Y23_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X18_Y23_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X17_Y24_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X17_Y24_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X17_Y23_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(5))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(5),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X17_Y23_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(7))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X17_Y23_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X18_Y23_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X18_Y23_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X17_Y24_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X17_Y24_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X17_Y26_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(6))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(6),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X17_Y23_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(7)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X17_Y23_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X18_Y23_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X18_Y23_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X16_Y24_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X16_Y24_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(4));

-- Location: FF_X6_Y24_N23
\nios2_qsys_0|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(4));

-- Location: LCCOMB_X6_Y24_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X6_Y24_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(4));

-- Location: LCCOMB_X6_Y24_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(4))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(4),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3_combout\);

-- Location: LCCOMB_X17_Y24_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: FF_X17_Y24_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(3));

-- Location: FF_X11_Y18_N25
\nios2_qsys_0|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(3));

-- Location: LCCOMB_X13_Y26_N14
\mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X13_Y26_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(3));

-- Location: LCCOMB_X13_Y26_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(3))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(3),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4_combout\);

-- Location: LCCOMB_X17_Y24_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: FF_X17_Y24_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X6_Y24_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(2)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(2),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X17_Y24_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\);

-- Location: FF_X17_Y24_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X14_Y24_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(1)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(1),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X16_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X16_Y24_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X16_Y24_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X16_Y24_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X17_Y23_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(7)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X17_Y23_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(9))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X17_Y23_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X18_Y23_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X18_Y23_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X17_Y24_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X17_Y24_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X15_Y24_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y24_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\);

-- Location: FF_X17_Y24_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X17_Y23_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(8))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X17_Y23_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(10))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X17_Y23_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X18_Y23_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X18_Y23_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X16_Y25_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X16_Y25_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X17_Y23_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(9))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(9),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X17_Y23_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(11))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X17_Y23_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X18_Y23_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X18_Y23_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X16_Y24_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X16_Y24_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X18_Y24_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(10))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(10),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X18_Y24_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(12))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X18_Y24_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X18_Y27_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X18_Y27_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X17_Y24_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X17_Y24_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X18_Y24_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(11))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(11),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X18_Y24_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(13))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X18_Y24_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X18_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X18_Y24_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: FF_X17_Y24_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]~8_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X10_Y20_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X10_Y20_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(9));

-- Location: LCCOMB_X10_Y20_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(9))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(9),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24_combout\);

-- Location: LCCOMB_X15_Y23_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~13_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~13_combout\);

-- Location: FF_X15_Y23_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(13));

-- Location: FF_X15_Y23_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X15_Y23_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4_combout\);

-- Location: LCCOMB_X16_Y23_N16
\mm_interconnect_0|width_adapter|data_reg~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~4_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(13)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(13),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|width_adapter|data_reg~4_combout\);

-- Location: FF_X16_Y23_N17
\mm_interconnect_0|width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(13));

-- Location: LCCOMB_X16_Y23_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5) & ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(13))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5) & (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & 
-- \mm_interconnect_0|width_adapter|data_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5_combout\);

-- Location: LCCOMB_X13_Y21_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\);

-- Location: LCCOMB_X12_Y23_N10
\nios2_qsys_0|av_ld_byte1_data[5]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[5]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[5]~1_combout\);

-- Location: LCCOMB_X12_Y25_N22
\nios2_qsys_0|av_ld_byte1_data_en~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data_en~2_combout\ = ((\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|av_ld_rshift8~0_combout\) # (!\nios2_qsys_0|D_iw\(3)))) # (!\nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\);

-- Location: FF_X12_Y23_N11
\nios2_qsys_0|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[5]~1_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(5));

-- Location: LCCOMB_X12_Y24_N24
\nios2_qsys_0|W_rf_wr_data[13]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[13]~6_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(5))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(5),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(13),
	combout => \nios2_qsys_0|W_rf_wr_data[13]~6_combout\);

-- Location: FF_X8_Y20_N3
\nios2_qsys_0|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[28]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(28));

-- Location: LCCOMB_X8_Y20_N8
\mm_interconnect_0|width_adapter_001|data_reg~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~21_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(28),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~21_combout\);

-- Location: FF_X8_Y20_N9
\mm_interconnect_0|width_adapter_001|data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(20));

-- Location: LCCOMB_X8_Y20_N18
\mm_interconnect_0|width_adapter_001|data_reg~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~16_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(20))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|data_reg\(20),
	datad => \nios2_qsys_0|d_writedata\(20),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~16_combout\);

-- Location: FF_X8_Y20_N19
\mm_interconnect_0|width_adapter_001|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(12));

-- Location: LCCOMB_X8_Y20_N26
\mm_interconnect_0|width_adapter_001|data_reg~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~11_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(12))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(12),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~11_combout\);

-- Location: FF_X8_Y20_N27
\mm_interconnect_0|width_adapter_001|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(4));

-- Location: LCCOMB_X15_Y21_N8
\mm_interconnect_0|width_adapter_001|out_data[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[4]~6_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(4))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(4),
	datab => \nios2_qsys_0|d_writedata\(4),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|out_data[4]~6_combout\);

-- Location: FF_X16_Y20_N7
\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_mode~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(3));

-- Location: FF_X15_Y21_N9
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[4]~6_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(4));

-- Location: LCCOMB_X16_Y21_N12
\can_hw_controller_0|data_out~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~26_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(4)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(4),
	combout => \can_hw_controller_0|data_out~26_combout\);

-- Location: FF_X16_Y21_N3
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[4]~6_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(4));

-- Location: LCCOMB_X16_Y21_N2
\can_hw_controller_0|data_out~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~25_combout\ = (\can_hw_controller_0|data_out[4]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\)))) # 
-- (!\can_hw_controller_0|data_out[4]~8_combout\ & (((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\,
	datab => \can_hw_controller_0|data_out[4]~8_combout\,
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(4),
	datad => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	combout => \can_hw_controller_0|data_out~25_combout\);

-- Location: LCCOMB_X16_Y21_N30
\can_hw_controller_0|data_out~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~27_combout\ = (\can_hw_controller_0|data_out[4]~6_combout\ & (((\can_hw_controller_0|data_out[4]~37_combout\)))) # (!\can_hw_controller_0|data_out[4]~6_combout\ & ((\can_hw_controller_0|data_out[4]~37_combout\ & 
-- ((\can_hw_controller_0|data_out~25_combout\))) # (!\can_hw_controller_0|data_out[4]~37_combout\ & (\can_hw_controller_0|data_out~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out~26_combout\,
	datab => \can_hw_controller_0|data_out[4]~6_combout\,
	datac => \can_hw_controller_0|data_out[4]~37_combout\,
	datad => \can_hw_controller_0|data_out~25_combout\,
	combout => \can_hw_controller_0|data_out~27_combout\);

-- Location: FF_X15_Y19_N1
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[4]~6_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(4));

-- Location: LCCOMB_X15_Y20_N28
\can_hw_controller_0|data_out~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~28_combout\ = (\can_hw_controller_0|data_out[4]~7_combout\ & ((\can_hw_controller_0|data_out~27_combout\ & ((\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(4)))) # 
-- (!\can_hw_controller_0|data_out~27_combout\ & (\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(3))))) # (!\can_hw_controller_0|data_out[4]~7_combout\ & (((\can_hw_controller_0|data_out~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(3),
	datab => \can_hw_controller_0|data_out[4]~7_combout\,
	datac => \can_hw_controller_0|data_out~27_combout\,
	datad => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(4),
	combout => \can_hw_controller_0|data_out~28_combout\);

-- Location: FF_X15_Y20_N29
\can_hw_controller_0|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~28_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(4));

-- Location: FF_X14_Y26_N7
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X14_Y26_N8
\mm_interconnect_0|width_adapter|data_reg~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~5_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(12)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(12),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|width_adapter|data_reg~5_combout\);

-- Location: FF_X14_Y26_N9
\mm_interconnect_0|width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(12));

-- Location: LCCOMB_X14_Y26_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4) & ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\) # 
-- ((\mm_interconnect_0|width_adapter|data_reg\(12) & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4) & (\mm_interconnect_0|width_adapter|data_reg\(12) & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datab => \mm_interconnect_0|width_adapter|data_reg\(12),
	datac => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8_combout\);

-- Location: LCCOMB_X13_Y24_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~14_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~14_combout\);

-- Location: FF_X13_Y24_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(12));

-- Location: FF_X12_Y20_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X12_Y20_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7_combout\);

-- Location: LCCOMB_X12_Y20_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9_combout\);

-- Location: LCCOMB_X12_Y23_N12
\nios2_qsys_0|av_ld_byte1_data[4]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[4]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[4]~2_combout\);

-- Location: FF_X12_Y23_N13
\nios2_qsys_0|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[4]~2_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X12_Y23_N16
\nios2_qsys_0|W_rf_wr_data[12]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[12]~7_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(4))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_alu_result\(12) & !\nios2_qsys_0|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(4),
	datab => \nios2_qsys_0|W_alu_result\(12),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[12]~7_combout\);

-- Location: LCCOMB_X6_Y21_N24
\nios2_qsys_0|d_writedata[30]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[30]~6_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[30]~6_combout\);

-- Location: FF_X6_Y21_N25
\nios2_qsys_0|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[30]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(14));

-- Location: LCCOMB_X6_Y21_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X13_Y24_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~12_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~12_combout\);

-- Location: FF_X13_Y24_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(11));

-- Location: FF_X12_Y20_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X12_Y20_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10_combout\);

-- Location: LCCOMB_X12_Y20_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\);

-- Location: LCCOMB_X12_Y23_N6
\nios2_qsys_0|av_ld_byte1_data[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[3]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[3]~3_combout\);

-- Location: FF_X12_Y23_N7
\nios2_qsys_0|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[3]~3_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(3));

-- Location: LCCOMB_X12_Y24_N18
\nios2_qsys_0|W_rf_wr_data[11]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[11]~8_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(3))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(3),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(11),
	combout => \nios2_qsys_0|W_rf_wr_data[11]~8_combout\);

-- Location: LCCOMB_X6_Y23_N16
\nios2_qsys_0|d_writedata[29]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[29]~5_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[29]~5_combout\);

-- Location: FF_X6_Y23_N17
\nios2_qsys_0|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[29]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(13));

-- Location: LCCOMB_X6_Y23_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X12_Y20_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\);

-- Location: LCCOMB_X14_Y20_N4
\mm_interconnect_0|width_adapter|data_reg~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~7_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(10)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & 
-- \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(10),
	datad => \mm_interconnect_0|width_adapter|always10~0_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~7_combout\);

-- Location: FF_X14_Y20_N5
\mm_interconnect_0|width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(10));

-- Location: LCCOMB_X14_Y20_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\) # 
-- ((\mm_interconnect_0|width_adapter|data_reg\(10) & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & (\mm_interconnect_0|width_adapter|data_reg\(10) & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \mm_interconnect_0|width_adapter|data_reg\(10),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\);

-- Location: LCCOMB_X12_Y20_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15_combout\);

-- Location: LCCOMB_X12_Y23_N0
\nios2_qsys_0|av_ld_byte1_data[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[2]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[2]~4_combout\);

-- Location: FF_X12_Y23_N1
\nios2_qsys_0|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[2]~4_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(2));

-- Location: LCCOMB_X12_Y24_N4
\nios2_qsys_0|W_rf_wr_data[10]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[10]~9_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(10) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(10),
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(2),
	combout => \nios2_qsys_0|W_rf_wr_data[10]~9_combout\);

-- Location: FF_X10_Y20_N27
\nios2_qsys_0|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[25]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(25));

-- Location: LCCOMB_X10_Y20_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\nios2_qsys_0|d_writedata\(25) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(25),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X15_Y23_N6
\nios2_qsys_0|F_iw[30]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~60_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \nios2_qsys_0|F_iw[30]~60_combout\);

-- Location: LCCOMB_X12_Y21_N28
\nios2_qsys_0|F_iw[30]~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~61_combout\ = (\nios2_qsys_0|F_iw[30]~60_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[30]~60_combout\,
	combout => \nios2_qsys_0|F_iw[30]~61_combout\);

-- Location: FF_X12_Y21_N29
\nios2_qsys_0|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[30]~61_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(30));

-- Location: LCCOMB_X8_Y22_N8
\nios2_qsys_0|R_src1[1]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[1]~42_combout\ = (!\nios2_qsys_0|R_src1~41_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~41_combout\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[1]~42_combout\);

-- Location: FF_X8_Y22_N9
\nios2_qsys_0|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[1]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(1));

-- Location: LCCOMB_X9_Y25_N12
\nios2_qsys_0|E_arith_result[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[1]~1_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~2_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~2_combout\,
	datad => \nios2_qsys_0|Add2~2_combout\,
	combout => \nios2_qsys_0|E_arith_result[1]~1_combout\);

-- Location: LCCOMB_X12_Y25_N4
\nios2_qsys_0|E_mem_byte_en[0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[0]~6_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~1_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~1_combout\,
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X12_Y25_N5
\nios2_qsys_0|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(0));

-- Location: LCCOMB_X6_Y24_N10
\mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X6_Y24_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X6_Y24_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X14_Y24_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X14_Y24_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X14_Y24_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\nios2_qsys_0|d_writedata\(0) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X14_Y24_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(0));

-- Location: LCCOMB_X14_Y24_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(0))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X14_Y25_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X14_Y25_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X16_Y25_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X16_Y25_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X15_Y25_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(22)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(22),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X15_Y25_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(24)) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X15_Y25_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(23));

-- Location: FF_X15_Y25_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X16_Y24_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X16_Y24_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X15_Y25_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(23))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(23),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X15_Y25_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(25)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X15_Y25_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X15_Y25_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X15_Y25_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X14_Y25_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X14_Y25_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X14_Y25_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X14_Y25_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X14_Y25_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~q\) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X14_Y25_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X15_Y27_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(34))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X15_Y27_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X16_Y24_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X16_Y24_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X15_Y27_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(31),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X15_Y27_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X15_Y27_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X18_Y23_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X18_Y23_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X15_Y26_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X15_Y26_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X15_Y24_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(8)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(6),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X14_Y25_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X14_Y25_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X16_Y25_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X16_Y25_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X15_Y25_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(25),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X15_Y25_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(27) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(27) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X15_Y25_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X15_Y25_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X15_Y25_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X15_Y26_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X15_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X15_Y24_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X15_Y26_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\) 
-- # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X15_Y25_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X15_Y25_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X15_Y26_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X15_Y26_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X15_Y26_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X15_Y26_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X15_Y26_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X6_Y26_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(5)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(3),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X13_Y24_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~26_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~26_combout\);

-- Location: FF_X13_Y24_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(9));

-- Location: FF_X14_Y21_N15
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X14_Y21_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\);

-- Location: LCCOMB_X14_Y20_N8
\mm_interconnect_0|width_adapter|data_reg~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~8_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(9)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(9),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|width_adapter|data_reg~8_combout\);

-- Location: FF_X14_Y20_N9
\mm_interconnect_0|width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(9));

-- Location: LCCOMB_X14_Y20_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1) & ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\) # 
-- ((\mm_interconnect_0|width_adapter|data_reg\(9) & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1) & (\mm_interconnect_0|width_adapter|data_reg\(9) & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datab => \mm_interconnect_0|width_adapter|data_reg\(9),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17_combout\);

-- Location: LCCOMB_X13_Y21_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18_combout\);

-- Location: LCCOMB_X13_Y21_N16
\nios2_qsys_0|av_ld_byte1_data[1]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[1]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[1]~5_combout\);

-- Location: FF_X13_Y21_N17
\nios2_qsys_0|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[1]~5_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X13_Y21_N0
\nios2_qsys_0|W_rf_wr_data[9]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[9]~10_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|W_alu_result\(9),
	datad => \nios2_qsys_0|av_ld_byte1_data\(1),
	combout => \nios2_qsys_0|W_rf_wr_data[9]~10_combout\);

-- Location: LCCOMB_X8_Y20_N16
\nios2_qsys_0|d_writedata[28]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[28]~4_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[28]~4_combout\);

-- Location: FF_X8_Y20_N17
\nios2_qsys_0|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[28]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(12));

-- Location: LCCOMB_X8_Y20_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X13_Y24_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~16_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~16_combout\);

-- Location: FF_X13_Y24_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(14));

-- Location: FF_X12_Y21_N27
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X12_Y21_N20
\nios2_qsys_0|F_iw[14]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~28_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[14]~28_combout\);

-- Location: LCCOMB_X12_Y21_N18
\nios2_qsys_0|F_iw[14]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~29_combout\ = (\nios2_qsys_0|F_iw[14]~28_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[14]~28_combout\,
	combout => \nios2_qsys_0|F_iw[14]~29_combout\);

-- Location: FF_X12_Y21_N19
\nios2_qsys_0|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[14]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(14));

-- Location: LCCOMB_X8_Y21_N30
\nios2_qsys_0|R_src2_lo[8]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[8]~9_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|R_src2_lo[8]~9_combout\);

-- Location: FF_X8_Y21_N31
\nios2_qsys_0|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[8]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(8));

-- Location: LCCOMB_X8_Y24_N20
\nios2_qsys_0|E_logic_result[8]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[8]~5_combout\ = (\nios2_qsys_0|E_src2\(8) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(8)))))) # (!\nios2_qsys_0|E_src2\(8) & ((\nios2_qsys_0|E_src1\(8) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(8) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(8),
	datac => \nios2_qsys_0|E_src1\(8),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[8]~5_combout\);

-- Location: LCCOMB_X8_Y27_N0
\nios2_qsys_0|W_alu_result[8]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[8]~17_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[8]~5_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_logic_result[8]~5_combout\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|W_alu_result[8]~17_combout\);

-- Location: LCCOMB_X8_Y27_N18
\nios2_qsys_0|W_alu_result[8]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[8]~5_combout\ = (\nios2_qsys_0|W_alu_result[8]~17_combout\ & (((\nios2_qsys_0|R_ctrl_logic~q\) # (\nios2_qsys_0|Add1~16_combout\)))) # (!\nios2_qsys_0|W_alu_result[8]~17_combout\ & (\nios2_qsys_0|Add2~16_combout\ & 
-- (!\nios2_qsys_0|R_ctrl_logic~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~16_combout\,
	datab => \nios2_qsys_0|W_alu_result[8]~17_combout\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|Add1~16_combout\,
	combout => \nios2_qsys_0|W_alu_result[8]~5_combout\);

-- Location: LCCOMB_X9_Y26_N28
\nios2_qsys_0|W_alu_result[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[8]~feeder_combout\ = \nios2_qsys_0|W_alu_result[8]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[8]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[8]~feeder_combout\);

-- Location: FF_X9_Y26_N29
\nios2_qsys_0|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[8]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(8));

-- Location: LCCOMB_X16_Y23_N4
\mm_interconnect_0|width_adapter|data_reg~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~1_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(8)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|width_adapter|data_reg\(8),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~1_combout\);

-- Location: FF_X16_Y23_N5
\mm_interconnect_0|width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(8));

-- Location: LCCOMB_X16_Y23_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(8)) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0) & \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\)))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0) & 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|width_adapter|data_reg\(8),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2_combout\);

-- Location: LCCOMB_X11_Y20_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1_combout\);

-- Location: LCCOMB_X12_Y23_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2_combout\ & \mm_interconnect_0|width_adapter|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3_combout\);

-- Location: LCCOMB_X12_Y23_N24
\nios2_qsys_0|av_ld_byte1_data[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[0]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[0]~0_combout\);

-- Location: FF_X12_Y23_N25
\nios2_qsys_0|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[0]~0_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X12_Y23_N20
\nios2_qsys_0|W_rf_wr_data[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[8]~3_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(8) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(8),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(0),
	combout => \nios2_qsys_0|W_rf_wr_data[8]~3_combout\);

-- Location: LCCOMB_X8_Y23_N4
\nios2_qsys_0|R_src2_lo[7]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[7]~10_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(13)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|R_src2_lo[7]~10_combout\);

-- Location: FF_X8_Y23_N5
\nios2_qsys_0|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[7]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(7));

-- Location: LCCOMB_X9_Y25_N4
\nios2_qsys_0|E_logic_result[7]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[7]~18_combout\ = (\nios2_qsys_0|E_src1\(7) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(7)))))) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(7)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src1\(7),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(7),
	combout => \nios2_qsys_0|E_logic_result[7]~18_combout\);

-- Location: LCCOMB_X9_Y26_N6
\nios2_qsys_0|W_alu_result[7]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[7]~19_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[7]~18_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|E_logic_result[7]~18_combout\,
	combout => \nios2_qsys_0|W_alu_result[7]~19_combout\);

-- Location: LCCOMB_X9_Y26_N26
\nios2_qsys_0|W_alu_result[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[7]~13_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (((\nios2_qsys_0|W_alu_result[7]~19_combout\)))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|W_alu_result[7]~19_combout\ & (\nios2_qsys_0|Add1~14_combout\)) # 
-- (!\nios2_qsys_0|W_alu_result[7]~19_combout\ & ((\nios2_qsys_0|Add2~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~14_combout\,
	datab => \nios2_qsys_0|Add2~14_combout\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|W_alu_result[7]~19_combout\,
	combout => \nios2_qsys_0|W_alu_result[7]~13_combout\);

-- Location: LCCOMB_X9_Y26_N14
\nios2_qsys_0|W_alu_result[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[7]~feeder_combout\ = \nios2_qsys_0|W_alu_result[7]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[7]~13_combout\,
	combout => \nios2_qsys_0|W_alu_result[7]~feeder_combout\);

-- Location: FF_X9_Y26_N15
\nios2_qsys_0|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[7]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(7));

-- Location: LCCOMB_X14_Y22_N22
\nios2_qsys_0|W_rf_wr_data[7]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[7]~11_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte0_data\(7))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~36_combout\ & \nios2_qsys_0|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|av_ld_byte0_data\(7),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|W_alu_result\(7),
	combout => \nios2_qsys_0|W_rf_wr_data[7]~11_combout\);

-- Location: LCCOMB_X8_Y21_N14
\nios2_qsys_0|d_writedata[26]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[26]~2_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[26]~2_combout\);

-- Location: FF_X8_Y21_N15
\nios2_qsys_0|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[26]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(10));

-- Location: LCCOMB_X13_Y25_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X14_Y21_N16
\nios2_qsys_0|F_iw[9]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~48_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[9]~48_combout\);

-- Location: LCCOMB_X14_Y21_N30
\nios2_qsys_0|F_iw[9]~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~49_combout\ = (\nios2_qsys_0|F_iw[9]~48_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[9]~48_combout\,
	combout => \nios2_qsys_0|F_iw[9]~49_combout\);

-- Location: FF_X14_Y21_N31
\nios2_qsys_0|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[9]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(9));

-- Location: LCCOMB_X9_Y22_N26
\nios2_qsys_0|E_src1[5]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[5]~6_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(9),
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[5]~6_combout\);

-- Location: FF_X9_Y22_N27
\nios2_qsys_0|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[5]~6_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(5));

-- Location: LCCOMB_X9_Y25_N0
\nios2_qsys_0|E_arith_result[5]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[5]~3_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~10_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|Add1~10_combout\,
	datad => \nios2_qsys_0|Add2~10_combout\,
	combout => \nios2_qsys_0|E_arith_result[5]~3_combout\);

-- Location: LCCOMB_X10_Y25_N2
\nios2_qsys_0|E_logic_result[5]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[5]~7_combout\ = (\nios2_qsys_0|E_src2\(5) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(5)))))) # (!\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|E_src1\(5) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(5),
	datac => \nios2_qsys_0|E_src1\(5),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[5]~7_combout\);

-- Location: LCCOMB_X9_Y26_N0
\nios2_qsys_0|W_alu_result[5]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[5]~6_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[5]~7_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_arith_result[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_arith_result[5]~3_combout\,
	datad => \nios2_qsys_0|E_logic_result[5]~7_combout\,
	combout => \nios2_qsys_0|W_alu_result[5]~6_combout\);

-- Location: FF_X9_Y26_N1
\nios2_qsys_0|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[5]~6_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(5));

-- Location: LCCOMB_X11_Y25_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(5)) # ((\nios2_qsys_0|F_pc\(3) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|F_pc\(3) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0|F_pc\(3),
	datac => \nios2_qsys_0|W_alu_result\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X11_Y25_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(3));

-- Location: LCCOMB_X6_Y26_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(3) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(1) & (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(2) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(3),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(1),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(2),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(4),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y26_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(7) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(6) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(7),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(6),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(5),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y26_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X13_Y26_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17)) # ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0) & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\);

-- Location: FF_X13_Y26_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17));

-- Location: LCCOMB_X13_Y26_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0) & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X14_Y24_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~31_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~31_combout\);

-- Location: FF_X14_Y24_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(29));

-- Location: FF_X13_Y20_N3
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X13_Y20_N4
\nios2_qsys_0|F_iw[29]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~58_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	combout => \nios2_qsys_0|F_iw[29]~58_combout\);

-- Location: LCCOMB_X13_Y20_N28
\nios2_qsys_0|F_iw[29]~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~59_combout\ = (\nios2_qsys_0|F_iw[29]~58_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_iw[29]~58_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[29]~59_combout\);

-- Location: FF_X13_Y20_N29
\nios2_qsys_0|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[29]~59_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(29));

-- Location: LCCOMB_X8_Y22_N10
\nios2_qsys_0|R_src1[0]~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[0]~43_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[0]~43_combout\);

-- Location: FF_X8_Y22_N11
\nios2_qsys_0|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[0]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(0));

-- Location: LCCOMB_X9_Y25_N14
\nios2_qsys_0|E_arith_result[0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[0]~2_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~0_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|Add2~0_combout\,
	datad => \nios2_qsys_0|Add1~0_combout\,
	combout => \nios2_qsys_0|E_arith_result[0]~2_combout\);

-- Location: LCCOMB_X12_Y25_N10
\nios2_qsys_0|E_mem_byte_en[1]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[1]~7_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~1_combout\ & ((\nios2_qsys_0|E_arith_result[0]~2_combout\) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|E_arith_result[1]~1_combout\,
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X12_Y25_N11
\nios2_qsys_0|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(1));

-- Location: LCCOMB_X13_Y21_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

-- Location: LCCOMB_X12_Y21_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22_combout\);

-- Location: LCCOMB_X15_Y22_N12
\mm_interconnect_0|width_adapter|data_reg~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~15_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(15)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(15),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	combout => \mm_interconnect_0|width_adapter|data_reg~15_combout\);

-- Location: FF_X15_Y22_N13
\mm_interconnect_0|width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(15));

-- Location: LCCOMB_X15_Y22_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & ((\mm_interconnect_0|width_adapter|data_reg\(15)) # 
-- ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & (\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|width_adapter|data_reg\(15),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23_combout\);

-- Location: LCCOMB_X13_Y22_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24_combout\);

-- Location: LCCOMB_X13_Y22_N8
\nios2_qsys_0|av_ld_byte1_data[7]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\);

-- Location: FF_X13_Y22_N9
\nios2_qsys_0|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[7]~6_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X13_Y24_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~21_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~21_combout\);

-- Location: FF_X13_Y24_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(7));

-- Location: FF_X11_Y26_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X11_Y26_N10
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout\);

-- Location: LCCOMB_X15_Y22_N16
\mm_interconnect_0|width_adapter|data_reg~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~9_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(7)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7) & 
-- !\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datac => \mm_interconnect_0|width_adapter|data_reg\(7),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~9_combout\);

-- Location: FF_X15_Y22_N17
\mm_interconnect_0|width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(7));

-- Location: LCCOMB_X15_Y22_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~16_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(7),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~16_combout\);

-- Location: LCCOMB_X15_Y22_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[7]~16_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7) & 
-- !\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~16_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout\);

-- Location: LCCOMB_X14_Y22_N4
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (\nios2_qsys_0|av_ld_byte1_data\(7))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout\) # 
-- (\nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(7),
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout\);

-- Location: LCCOMB_X14_Y22_N2
\nios2_qsys_0|av_ld_byte0_data[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\) # (!\nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\);

-- Location: FF_X14_Y22_N5
\nios2_qsys_0|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X8_Y21_N20
\nios2_qsys_0|Equal1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal1~0_combout\ = (!\nios2_qsys_0|D_iw\(4) & \nios2_qsys_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|Equal1~0_combout\);

-- Location: LCCOMB_X13_Y19_N22
\nios2_qsys_0|D_ctrl_b_is_dst~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\ = (\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\);

-- Location: FF_X13_Y19_N23
\nios2_qsys_0|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X13_Y22_N14
\nios2_qsys_0|av_fill_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_fill_bit~0_combout\ = (\nios2_qsys_0|R_ctrl_ld_signed~q\ & ((\nios2_qsys_0|Equal1~0_combout\ & ((\nios2_qsys_0|av_ld_byte1_data\(7)))) # (!\nios2_qsys_0|Equal1~0_combout\ & (\nios2_qsys_0|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data\(7),
	datab => \nios2_qsys_0|Equal1~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(7),
	datad => \nios2_qsys_0|R_ctrl_ld_signed~q\,
	combout => \nios2_qsys_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X12_Y21_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40_combout\);

-- Location: LCCOMB_X16_Y23_N18
\mm_interconnect_0|width_adapter|data_reg~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~21_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(14)) # ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(14),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	combout => \mm_interconnect_0|width_adapter|data_reg~21_combout\);

-- Location: FF_X16_Y23_N19
\mm_interconnect_0|width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(14));

-- Location: LCCOMB_X16_Y23_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6) & ((\mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\) # 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(14))))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6) & (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & 
-- \mm_interconnect_0|width_adapter|data_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~1_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(14),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41_combout\);

-- Location: LCCOMB_X13_Y21_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42_combout\);

-- Location: LCCOMB_X13_Y21_N22
\nios2_qsys_0|av_ld_byte1_data[6]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[6]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[6]~7_combout\);

-- Location: FF_X13_Y21_N23
\nios2_qsys_0|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[6]~7_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(6));

-- Location: LCCOMB_X14_Y26_N4
\mm_interconnect_0|width_adapter|data_reg~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~10_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(6)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6) & 
-- !\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datac => \mm_interconnect_0|width_adapter|data_reg\(6),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~10_combout\);

-- Location: FF_X14_Y26_N5
\mm_interconnect_0|width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(6));

-- Location: LCCOMB_X14_Y26_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6) & 
-- (((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(6))) # (!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6) & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & 
-- (\mm_interconnect_0|width_adapter|data_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(6),
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\);

-- Location: LCCOMB_X6_Y24_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

-- Location: LCCOMB_X6_Y20_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X6_Y20_N12
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X11_Y18_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X6_Y24_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X6_Y20_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X6_Y20_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X6_Y20_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: M9K_X7_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CAN_CONTROLLER_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X15_Y23_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~20_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~20_combout\);

-- Location: FF_X15_Y23_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(6));

-- Location: FF_X15_Y23_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X15_Y23_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\);

-- Location: LCCOMB_X14_Y22_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout\ = (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\ & 
-- \mm_interconnect_0|width_adapter|out_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout\,
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout\,
	datad => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout\);

-- Location: LCCOMB_X14_Y22_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~37_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout\) # ((\nios2_qsys_0|av_ld_byte1_data\(6) & (\nios2_qsys_0|av_ld_aligning_data~q\ & \nios2_qsys_0|av_ld_rshift8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(6),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~37_combout\);

-- Location: FF_X14_Y22_N1
\nios2_qsys_0|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(6));

-- Location: LCCOMB_X14_Y22_N18
\nios2_qsys_0|W_rf_wr_data[6]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(6) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(6),
	combout => \nios2_qsys_0|W_rf_wr_data[6]~12_combout\);

-- Location: FF_X6_Y20_N15
\nios2_qsys_0|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(5));

-- Location: LCCOMB_X6_Y23_N30
\mm_interconnect_0|width_adapter_001|data_reg~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~22_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~22_combout\);

-- Location: FF_X6_Y23_N31
\mm_interconnect_0|width_adapter_001|data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(21));

-- Location: LCCOMB_X6_Y23_N2
\mm_interconnect_0|width_adapter_001|data_reg~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~17_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(21))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|data_reg\(21),
	datab => \nios2_qsys_0|d_writedata\(21),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~17_combout\);

-- Location: FF_X6_Y23_N3
\mm_interconnect_0|width_adapter_001|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(13));

-- Location: LCCOMB_X6_Y23_N26
\mm_interconnect_0|width_adapter_001|data_reg~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~12_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(13))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(13),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \nios2_qsys_0|d_writedata\(13),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~12_combout\);

-- Location: FF_X6_Y23_N27
\mm_interconnect_0|width_adapter_001|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(5));

-- Location: LCCOMB_X6_Y20_N30
\mm_interconnect_0|width_adapter_001|out_data[5]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[5]~7_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(5)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_writedata\(5),
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(5),
	combout => \mm_interconnect_0|width_adapter_001|out_data[5]~7_combout\);

-- Location: FF_X6_Y20_N31
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[5]~7_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(5));

-- Location: FF_X16_Y22_N23
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[5]~7_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(5));

-- Location: LCCOMB_X16_Y22_N22
\can_hw_controller_0|data_out~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~21_combout\ = (!\mm_interconnect_0|width_adapter_001|address_reg\(1) & ((\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)) # ((\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(5)) # 
-- (!\mm_interconnect_0|width_adapter_001|address_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(5),
	datad => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	combout => \can_hw_controller_0|data_out~21_combout\);

-- Location: FF_X15_Y21_N3
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[5]~7_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(5));

-- Location: LCCOMB_X15_Y21_N2
\can_hw_controller_0|data_out~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~22_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(0) & ((\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(5)))) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & (\mm_interconnect_0|width_adapter_001|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(1),
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(5),
	datad => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|data_out~22_combout\);

-- Location: LCCOMB_X16_Y22_N20
\can_hw_controller_0|data_out~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~23_combout\ = (!\mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\ & ((\can_hw_controller_0|data_out~21_combout\) # ((\can_hw_controller_0|data_out~22_combout\) # 
-- (!\mm_interconnect_0|width_adapter_001|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out~21_combout\,
	datab => \can_hw_controller_0|data_out~22_combout\,
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|out_data[11]~10_combout\,
	combout => \can_hw_controller_0|data_out~23_combout\);

-- Location: LCCOMB_X15_Y20_N26
\can_hw_controller_0|data_out~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~24_combout\ = (\can_hw_controller_0|data_out~23_combout\) # ((\can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(5)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|we_tx_data_6~12_combout\,
	datab => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(5),
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|data_out~23_combout\,
	combout => \can_hw_controller_0|data_out~24_combout\);

-- Location: FF_X15_Y20_N27
\can_hw_controller_0|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~24_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(5));

-- Location: FF_X15_Y20_N21
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X16_Y23_N12
\mm_interconnect_0|width_adapter|data_reg~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~11_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(5)) # ((!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(5),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|width_adapter|data_reg~11_combout\);

-- Location: FF_X16_Y23_N13
\mm_interconnect_0|width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(5));

-- Location: LCCOMB_X16_Y23_N6
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\);

-- Location: LCCOMB_X16_Y23_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5) & 
-- !\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datac => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\);

-- Location: LCCOMB_X13_Y24_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~15_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~15_combout\);

-- Location: FF_X13_Y24_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(5));

-- Location: FF_X12_Y20_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X12_Y20_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\);

-- Location: LCCOMB_X12_Y24_N14
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~26_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(5))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~26_combout\);

-- Location: FF_X12_Y24_N15
\nios2_qsys_0|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X12_Y24_N8
\nios2_qsys_0|W_rf_wr_data[5]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[5]~13_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & ((\nios2_qsys_0|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data\(5),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \nios2_qsys_0|W_rf_wr_data[5]~13_combout\);

-- Location: LCCOMB_X8_Y20_N30
\nios2_qsys_0|R_src2_lo[4]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[4]~13_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(10)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(10),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[4]~13_combout\);

-- Location: FF_X8_Y20_N31
\nios2_qsys_0|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[4]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(4));

-- Location: LCCOMB_X9_Y25_N10
\nios2_qsys_0|E_logic_result[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[4]~8_combout\ = (\nios2_qsys_0|E_src2\(4) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(4)))))) # (!\nios2_qsys_0|E_src2\(4) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(4)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(4),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src1\(4),
	combout => \nios2_qsys_0|E_logic_result[4]~8_combout\);

-- Location: LCCOMB_X9_Y26_N18
\nios2_qsys_0|W_alu_result[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[4]~8_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[4]~8_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|F_pc[2]~5_combout\,
	datad => \nios2_qsys_0|E_logic_result[4]~8_combout\,
	combout => \nios2_qsys_0|W_alu_result[4]~8_combout\);

-- Location: FF_X9_Y26_N19
\nios2_qsys_0|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[4]~8_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(4));

-- Location: LCCOMB_X14_Y26_N18
\mm_interconnect_0|width_adapter|data_reg~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~12_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(4)) # ((!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(4),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|width_adapter|data_reg~12_combout\);

-- Location: FF_X14_Y26_N19
\mm_interconnect_0|width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(4));

-- Location: LCCOMB_X14_Y26_N12
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~27_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~27_combout\);

-- Location: LCCOMB_X14_Y26_N22
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~28_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~27_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4) & 
-- !\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~27_combout\,
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~28_combout\);

-- Location: LCCOMB_X13_Y24_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~1_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~1_combout\);

-- Location: FF_X13_Y24_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(4));

-- Location: FF_X11_Y26_N5
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X11_Y26_N4
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ 
-- & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\);

-- Location: LCCOMB_X12_Y23_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(4))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~28_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~28_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\);

-- Location: FF_X12_Y23_N19
\nios2_qsys_0|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(4));

-- Location: LCCOMB_X12_Y23_N28
\nios2_qsys_0|W_rf_wr_data[4]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[4]~14_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(4),
	combout => \nios2_qsys_0|W_rf_wr_data[4]~14_combout\);

-- Location: LCCOMB_X10_Y21_N0
\nios2_qsys_0|d_writedata[27]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[27]~3_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \nios2_qsys_0|d_writedata[27]~3_combout\);

-- Location: FF_X10_Y21_N1
\nios2_qsys_0|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[27]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(11));

-- Location: LCCOMB_X10_Y21_N28
\mm_interconnect_0|width_adapter_001|data_reg~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~9_combout\ = (\nios2_qsys_0|d_writedata\(27) & !\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(27),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~9_combout\);

-- Location: FF_X10_Y21_N29
\mm_interconnect_0|width_adapter_001|data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(19));

-- Location: LCCOMB_X10_Y21_N18
\mm_interconnect_0|width_adapter_001|data_reg~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~7_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(19)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(19),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(19),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~7_combout\);

-- Location: FF_X10_Y21_N19
\mm_interconnect_0|width_adapter_001|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(11));

-- Location: LCCOMB_X10_Y21_N8
\mm_interconnect_0|width_adapter_001|data_reg~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~4_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(11)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(11),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|width_adapter_001|data_reg\(11),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~4_combout\);

-- Location: FF_X10_Y21_N9
\mm_interconnect_0|width_adapter_001|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(3));

-- Location: LCCOMB_X15_Y21_N30
\mm_interconnect_0|width_adapter_001|out_data[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(3))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(3),
	datac => \nios2_qsys_0|d_writedata\(3),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\);

-- Location: LCCOMB_X16_Y20_N18
\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]~feeder_combout\ = \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\,
	combout => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]~feeder_combout\);

-- Location: FF_X16_Y20_N19
\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_registers|we_mode~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(2));

-- Location: FF_X15_Y21_N31
\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(3));

-- Location: LCCOMB_X16_Y21_N10
\can_hw_controller_0|data_out~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~30_combout\ = (\mm_interconnect_0|width_adapter_001|address_reg\(0) & (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(3)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \mm_interconnect_0|width_adapter_001|address_reg\(0),
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1\(3),
	combout => \can_hw_controller_0|data_out~30_combout\);

-- Location: FF_X16_Y21_N17
\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_registers|we_tx_data_6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(3));

-- Location: LCCOMB_X16_Y21_N16
\can_hw_controller_0|data_out~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~29_combout\ = (\can_hw_controller_0|data_out[4]~8_combout\ & (\mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\ & ((\mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\)))) # 
-- (!\can_hw_controller_0|data_out[4]~8_combout\ & (((\can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[10]~11_combout\,
	datab => \can_hw_controller_0|data_out[4]~8_combout\,
	datac => \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1\(3),
	datad => \mm_interconnect_0|width_adapter_001|out_data[9]~1_combout\,
	combout => \can_hw_controller_0|data_out~29_combout\);

-- Location: LCCOMB_X16_Y21_N4
\can_hw_controller_0|data_out~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~31_combout\ = (\can_hw_controller_0|data_out[4]~6_combout\ & (((\can_hw_controller_0|data_out[4]~37_combout\)))) # (!\can_hw_controller_0|data_out[4]~6_combout\ & ((\can_hw_controller_0|data_out[4]~37_combout\ & 
-- ((\can_hw_controller_0|data_out~29_combout\))) # (!\can_hw_controller_0|data_out[4]~37_combout\ & (\can_hw_controller_0|data_out~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|data_out~30_combout\,
	datab => \can_hw_controller_0|data_out[4]~6_combout\,
	datac => \can_hw_controller_0|data_out[4]~37_combout\,
	datad => \can_hw_controller_0|data_out~29_combout\,
	combout => \can_hw_controller_0|data_out~31_combout\);

-- Location: LCCOMB_X15_Y19_N6
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]~feeder_combout\ = \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|width_adapter_001|out_data[3]~4_combout\,
	combout => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]~feeder_combout\);

-- Location: FF_X15_Y19_N7
\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]~feeder_combout\,
	ena => \can_hw_controller_0|i_can_registers|we_acceptance_code_0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(3));

-- Location: LCCOMB_X15_Y20_N22
\can_hw_controller_0|data_out~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|data_out~32_combout\ = (\can_hw_controller_0|data_out[4]~7_combout\ & ((\can_hw_controller_0|data_out~31_combout\ & ((\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(3)))) # 
-- (!\can_hw_controller_0|data_out~31_combout\ & (\can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(2))))) # (!\can_hw_controller_0|data_out[4]~7_combout\ & (((\can_hw_controller_0|data_out~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(2),
	datab => \can_hw_controller_0|data_out[4]~7_combout\,
	datac => \can_hw_controller_0|data_out~31_combout\,
	datad => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(3),
	combout => \can_hw_controller_0|data_out~32_combout\);

-- Location: FF_X15_Y20_N23
\can_hw_controller_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|data_out~32_combout\,
	ena => \can_hw_controller_0|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|data_out\(3));

-- Location: FF_X15_Y22_N11
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|data_out\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X15_Y22_N6
\mm_interconnect_0|width_adapter|data_reg~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~13_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(3)) # ((!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datab => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(3),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|width_adapter|data_reg~13_combout\);

-- Location: FF_X15_Y22_N7
\mm_interconnect_0|width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(3));

-- Location: LCCOMB_X15_Y22_N8
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\);

-- Location: LCCOMB_X15_Y22_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\) # ((!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\);

-- Location: LCCOMB_X13_Y26_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0) & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X13_Y26_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0) & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(17),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X13_Y26_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X13_Y26_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(3))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(3),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X13_Y26_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X13_Y26_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~3_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~3_combout\);

-- Location: FF_X13_Y26_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(3));

-- Location: FF_X13_Y20_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X13_Y20_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\);

-- Location: LCCOMB_X14_Y22_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~34_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(3))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\,
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(3),
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~34_combout\);

-- Location: FF_X14_Y22_N29
\nios2_qsys_0|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(3));

-- Location: LCCOMB_X14_Y22_N30
\nios2_qsys_0|W_rf_wr_data[3]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[3]~15_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~36_combout\,
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(3),
	combout => \nios2_qsys_0|W_rf_wr_data[3]~15_combout\);

-- Location: LCCOMB_X10_Y21_N12
\nios2_qsys_0|R_src2_lo[11]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[11]~6_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(17))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(17),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[11]~6_combout\);

-- Location: FF_X10_Y21_N13
\nios2_qsys_0|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[11]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(11));

-- Location: LCCOMB_X8_Y24_N6
\nios2_qsys_0|F_pc_no_crst_nxt[9]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~22_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~22_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~22_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\);

-- Location: LCCOMB_X8_Y25_N16
\nios2_qsys_0|F_pc_no_crst_nxt[9]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ = (\nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ & ((\nios2_qsys_0|F_pc_sel_nxt~0_combout\ & ((\nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\))) # (!\nios2_qsys_0|F_pc_sel_nxt~0_combout\ & 
-- (\nios2_qsys_0|F_pc_plus_one[9]~18_combout\)))) # (!\nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ & (\nios2_qsys_0|F_pc_plus_one[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datab => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\,
	datac => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	datad => \nios2_qsys_0|F_pc_no_crst_nxt[9]~4_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\);

-- Location: LCCOMB_X8_Y25_N26
\nios2_qsys_0|F_pc_no_crst_nxt[9]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & ((\nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\) # (\nios2_qsys_0|R_ctrl_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_exception~q\,
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\);

-- Location: FF_X8_Y25_N27
\nios2_qsys_0|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(9));

-- Location: LCCOMB_X10_Y28_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\nios2_qsys_0|F_pc\(9) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(11))))) # (!\nios2_qsys_0|F_pc\(9) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(9),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|W_alu_result\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X11_Y26_N28
\nios2_qsys_0|F_iw[7]~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~38_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \nios2_qsys_0|F_iw[7]~38_combout\);

-- Location: LCCOMB_X11_Y26_N18
\nios2_qsys_0|F_iw[7]~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~39_combout\ = (\nios2_qsys_0|F_iw[7]~38_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[7]~38_combout\,
	combout => \nios2_qsys_0|F_iw[7]~39_combout\);

-- Location: FF_X11_Y26_N19
\nios2_qsys_0|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[7]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(7));

-- Location: LCCOMB_X10_Y20_N20
\nios2_qsys_0|R_src2_lo[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[1]~2_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(7)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|R_src2_lo[1]~2_combout\);

-- Location: FF_X10_Y20_N21
\nios2_qsys_0|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(1));

-- Location: LCCOMB_X10_Y25_N8
\nios2_qsys_0|E_logic_result[1]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[1]~20_combout\ = (\nios2_qsys_0|E_src2\(1) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(1) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|E_src1\(1) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(1),
	datab => \nios2_qsys_0|E_src1\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[1]~20_combout\);

-- Location: LCCOMB_X12_Y25_N18
\nios2_qsys_0|W_alu_result[1]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[1]~11_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[1]~20_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_arith_result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[1]~20_combout\,
	datab => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|E_arith_result[1]~1_combout\,
	combout => \nios2_qsys_0|W_alu_result[1]~11_combout\);

-- Location: FF_X12_Y25_N19
\nios2_qsys_0|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[1]~11_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(1));

-- Location: LCCOMB_X13_Y27_N8
\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]~q\))) # (!\mm_interconnect_0|width_adapter|out_valid~0_combout\ & (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X12_Y25_N16
\nios2_qsys_0|av_ld_align_cycle_nxt[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios2_qsys_0|av_ld_align_cycle\(0) & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # (!\nios2_qsys_0|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_read~q\,
	datac => \nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X12_Y25_N17
\nios2_qsys_0|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X12_Y25_N2
\nios2_qsys_0|av_ld_align_cycle_nxt[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios2_qsys_0|d_read~q\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & (\nios2_qsys_0|av_ld_align_cycle\(0) $ 
-- (\nios2_qsys_0|av_ld_align_cycle\(1))))) # (!\nios2_qsys_0|d_read~q\ & (\nios2_qsys_0|av_ld_align_cycle\(0) $ ((\nios2_qsys_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \nios2_qsys_0|av_ld_align_cycle\(0),
	datac => \nios2_qsys_0|av_ld_align_cycle\(1),
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X12_Y25_N3
\nios2_qsys_0|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X10_Y25_N10
\nios2_qsys_0|E_logic_result[0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~21_combout\ = (\nios2_qsys_0|E_src1\(0) & ((\nios2_qsys_0|E_src2\(0)) # (!\nios2_qsys_0|R_logic_op\(0)))) # (!\nios2_qsys_0|E_src1\(0) & (!\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_src1\(0),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(0),
	combout => \nios2_qsys_0|E_logic_result[0]~21_combout\);

-- Location: LCCOMB_X10_Y25_N12
\nios2_qsys_0|E_logic_result[0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~22_combout\ = (\nios2_qsys_0|R_logic_op\(0) & ((\nios2_qsys_0|R_logic_op\(1) & ((\nios2_qsys_0|Add2~0_combout\))) # (!\nios2_qsys_0|R_logic_op\(1) & (\nios2_qsys_0|E_logic_result[0]~21_combout\)))) # 
-- (!\nios2_qsys_0|R_logic_op\(0) & (\nios2_qsys_0|E_logic_result[0]~21_combout\ $ (((!\nios2_qsys_0|R_logic_op\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[0]~21_combout\,
	datab => \nios2_qsys_0|Add2~0_combout\,
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[0]~22_combout\);

-- Location: LCCOMB_X12_Y25_N24
\nios2_qsys_0|W_alu_result[0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[0]~10_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[0]~22_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_arith_result[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|E_logic_result[0]~22_combout\,
	combout => \nios2_qsys_0|W_alu_result[0]~10_combout\);

-- Location: FF_X12_Y25_N25
\nios2_qsys_0|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[0]~10_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(0));

-- Location: LCCOMB_X12_Y25_N30
\nios2_qsys_0|av_ld_rshift8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~0_combout\ = (\nios2_qsys_0|W_alu_result\(1) & (((\nios2_qsys_0|W_alu_result\(0) & !\nios2_qsys_0|av_ld_align_cycle\(0))) # (!\nios2_qsys_0|av_ld_align_cycle\(1)))) # (!\nios2_qsys_0|W_alu_result\(1) & 
-- (!\nios2_qsys_0|av_ld_align_cycle\(1) & (\nios2_qsys_0|W_alu_result\(0) & !\nios2_qsys_0|av_ld_align_cycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(1),
	datab => \nios2_qsys_0|av_ld_align_cycle\(1),
	datac => \nios2_qsys_0|W_alu_result\(0),
	datad => \nios2_qsys_0|av_ld_align_cycle\(0),
	combout => \nios2_qsys_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X14_Y20_N24
\mm_interconnect_0|width_adapter|data_reg~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~2_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(2)) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & 
-- !\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(2),
	datad => \mm_interconnect_0|width_adapter|always10~0_combout\,
	combout => \mm_interconnect_0|width_adapter|data_reg~2_combout\);

-- Location: FF_X14_Y20_N25
\mm_interconnect_0|width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(2));

-- Location: LCCOMB_X14_Y20_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~11_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & (((\mm_interconnect_0|width_adapter|data_reg\(2) & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)) # (!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))) # 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2) & (\mm_interconnect_0|width_adapter|data_reg\(2) & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \mm_interconnect_0|width_adapter|data_reg\(2),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~11_combout\);

-- Location: LCCOMB_X17_Y27_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X17_Y27_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X13_Y26_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~11_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~11_combout\);

-- Location: FF_X13_Y26_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~11_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(2));

-- Location: FF_X11_Y20_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X11_Y20_N12
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~10_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~10_combout\);

-- Location: LCCOMB_X14_Y20_N28
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~12_combout\ = (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~10_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~11_combout\ & 
-- \mm_interconnect_0|width_adapter|out_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~11_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~10_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~12_combout\);

-- Location: LCCOMB_X12_Y24_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~35_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[2]~12_combout\) # ((\nios2_qsys_0|av_ld_rshift8~0_combout\ & (\nios2_qsys_0|av_ld_byte1_data\(2) & \nios2_qsys_0|av_ld_aligning_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(2),
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~12_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~35_combout\);

-- Location: FF_X12_Y24_N21
\nios2_qsys_0|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X12_Y24_N30
\nios2_qsys_0|W_rf_wr_data[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[2]~4_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|E_alu_result~36_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(2),
	combout => \nios2_qsys_0|W_rf_wr_data[2]~4_combout\);

-- Location: LCCOMB_X8_Y21_N28
\nios2_qsys_0|R_src2_lo[10]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[10]~7_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(16)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|R_src2_lo[10]~7_combout\);

-- Location: FF_X8_Y21_N29
\nios2_qsys_0|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[10]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(10));

-- Location: LCCOMB_X8_Y24_N24
\nios2_qsys_0|E_logic_result[10]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[10]~4_combout\ = (\nios2_qsys_0|E_src1\(10) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(10)))))) # (!\nios2_qsys_0|E_src1\(10) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(10)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(10),
	datad => \nios2_qsys_0|E_src2\(10),
	combout => \nios2_qsys_0|E_logic_result[10]~4_combout\);

-- Location: LCCOMB_X8_Y24_N2
\nios2_qsys_0|W_alu_result[10]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[10]~16_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[10]~4_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((!\nios2_qsys_0|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[10]~4_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|W_alu_result[10]~16_combout\);

-- Location: LCCOMB_X8_Y27_N24
\nios2_qsys_0|W_alu_result[10]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[10]~3_combout\ = (\nios2_qsys_0|W_alu_result[10]~16_combout\ & ((\nios2_qsys_0|Add2~20_combout\) # ((\nios2_qsys_0|R_ctrl_logic~q\)))) # (!\nios2_qsys_0|W_alu_result[10]~16_combout\ & (((!\nios2_qsys_0|R_ctrl_logic~q\ & 
-- \nios2_qsys_0|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~20_combout\,
	datab => \nios2_qsys_0|W_alu_result[10]~16_combout\,
	datac => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|Add1~20_combout\,
	combout => \nios2_qsys_0|W_alu_result[10]~3_combout\);

-- Location: LCCOMB_X12_Y24_N12
\nios2_qsys_0|W_alu_result[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[10]~feeder_combout\ = \nios2_qsys_0|W_alu_result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[10]~3_combout\,
	combout => \nios2_qsys_0|W_alu_result[10]~feeder_combout\);

-- Location: FF_X12_Y24_N13
\nios2_qsys_0|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[10]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(10));

-- Location: LCCOMB_X12_Y24_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\nios2_qsys_0|F_pc\(8) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(10))))) # (!\nios2_qsys_0|F_pc\(8) & 
-- (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(8),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|W_alu_result\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X15_Y23_N4
\nios2_qsys_0|F_iw[13]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[13]~22_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \nios2_qsys_0|F_iw[13]~22_combout\);

-- Location: LCCOMB_X12_Y21_N8
\nios2_qsys_0|F_iw[13]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[13]~23_combout\ = (\nios2_qsys_0|F_iw[13]~22_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[13]~22_combout\,
	combout => \nios2_qsys_0|F_iw[13]~23_combout\);

-- Location: FF_X12_Y21_N9
\nios2_qsys_0|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[13]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(13));

-- Location: LCCOMB_X9_Y20_N8
\nios2_qsys_0|D_ctrl_retaddr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~0_combout\ = (\nios2_qsys_0|D_iw\(5) & (!\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X10_Y19_N24
\nios2_qsys_0|Equal101~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~3_combout\ = (\nios2_qsys_0|Equal101~2_combout\ & (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (!\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~2_combout\,
	datab => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|Equal101~3_combout\);

-- Location: FF_X10_Y19_N25
\nios2_qsys_0|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|Equal101~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X13_Y22_N20
\nios2_qsys_0|E_alu_result~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result~36_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\) # (\nios2_qsys_0|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datad => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|E_alu_result~36_combout\);

-- Location: LCCOMB_X13_Y26_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~10_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~10_combout\);

-- Location: FF_X13_Y26_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~10_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(1));

-- Location: FF_X13_Y20_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X13_Y20_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ 
-- & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\);

-- Location: LCCOMB_X14_Y20_N6
\mm_interconnect_0|width_adapter|data_reg~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~3_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(1)) # ((!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(1),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|width_adapter|data_reg~3_combout\);

-- Location: FF_X14_Y20_N7
\mm_interconnect_0|width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(1));

-- Location: LCCOMB_X14_Y20_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout\ = (\mm_interconnect_0|width_adapter|data_reg\(1) & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\) # 
-- ((!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|width_adapter|data_reg\(1) & 
-- (!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|data_reg\(1),
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout\);

-- Location: LCCOMB_X14_Y20_N2
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout\ = (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\) # ((\mm_interconnect_0|width_adapter|out_valid~0_combout\ & 
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13_combout\,
	datab => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout\);

-- Location: LCCOMB_X12_Y25_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~36_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout\) # ((\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_ld_rshift8~0_combout\ & \nios2_qsys_0|av_ld_byte1_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~36_combout\);

-- Location: FF_X12_Y25_N1
\nios2_qsys_0|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(1));

-- Location: LCCOMB_X12_Y25_N26
\nios2_qsys_0|W_rf_wr_data[1]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[1]~5_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~36_combout\ & (\nios2_qsys_0|W_alu_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~36_combout\,
	datac => \nios2_qsys_0|W_alu_result\(1),
	datad => \nios2_qsys_0|av_ld_byte0_data\(1),
	combout => \nios2_qsys_0|W_rf_wr_data[1]~5_combout\);

-- Location: LCCOMB_X10_Y20_N30
\nios2_qsys_0|R_src2_lo[9]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[9]~8_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[9]~8_combout\);

-- Location: FF_X10_Y20_N31
\nios2_qsys_0|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[9]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(9));

-- Location: LCCOMB_X8_Y26_N28
\nios2_qsys_0|F_pc[7]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[7]~1_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~18_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~18_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~18_combout\,
	combout => \nios2_qsys_0|F_pc[7]~1_combout\);

-- Location: FF_X8_Y26_N29
\nios2_qsys_0|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[7]~1_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(7));

-- Location: LCCOMB_X11_Y25_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(9)) # ((\nios2_qsys_0|F_pc\(7) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\nios2_qsys_0|F_pc\(7) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(9),
	datac => \nios2_qsys_0|F_pc\(7),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X15_Y23_N28
\nios2_qsys_0|F_iw[28]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~56_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \nios2_qsys_0|F_iw[28]~56_combout\);

-- Location: LCCOMB_X12_Y21_N2
\nios2_qsys_0|F_iw[28]~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~57_combout\ = (\nios2_qsys_0|F_iw[28]~56_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[28]~56_combout\,
	combout => \nios2_qsys_0|F_iw[28]~57_combout\);

-- Location: FF_X12_Y21_N3
\nios2_qsys_0|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[28]~57_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(28));

-- Location: LCCOMB_X9_Y22_N14
\nios2_qsys_0|E_src1[8]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[8]~5_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_qsys_0|R_src1~40_combout\,
	combout => \nios2_qsys_0|E_src1[8]~5_combout\);

-- Location: FF_X9_Y22_N15
\nios2_qsys_0|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[8]~5_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(8));

-- Location: LCCOMB_X8_Y27_N22
\nios2_qsys_0|F_pc[6]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[6]~2_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~16_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~16_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~16_combout\,
	combout => \nios2_qsys_0|F_pc[6]~2_combout\);

-- Location: FF_X8_Y27_N23
\nios2_qsys_0|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[6]~2_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(6));

-- Location: LCCOMB_X6_Y24_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\nios2_qsys_0|F_pc\(6) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(8))))) # (!\nios2_qsys_0|F_pc\(6) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(6),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(8),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X12_Y20_N10
\nios2_qsys_0|F_iw[5]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[5]~26_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \nios2_qsys_0|F_iw[5]~26_combout\);

-- Location: LCCOMB_X12_Y20_N28
\nios2_qsys_0|F_iw[5]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[5]~27_combout\ = (\nios2_qsys_0|F_iw[5]~26_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[5]~26_combout\,
	combout => \nios2_qsys_0|F_iw[5]~27_combout\);

-- Location: FF_X12_Y20_N29
\nios2_qsys_0|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[5]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(5));

-- Location: LCCOMB_X9_Y19_N18
\nios2_qsys_0|D_ctrl_jmp_direct~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (!\nios2_qsys_0|D_iw\(5) & (!\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal133~0_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X9_Y19_N19
\nios2_qsys_0|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X9_Y22_N24
\nios2_qsys_0|R_src1~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~40_combout\ = (!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1~40_combout\);

-- Location: LCCOMB_X6_Y22_N22
\nios2_qsys_0|E_src1[7]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[7]~10_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~40_combout\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_qsys_0|D_iw\(11),
	combout => \nios2_qsys_0|E_src1[7]~10_combout\);

-- Location: FF_X6_Y22_N23
\nios2_qsys_0|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[7]~10_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(7));

-- Location: LCCOMB_X8_Y26_N30
\nios2_qsys_0|F_pc[5]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[5]~7_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~14_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~14_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~14_combout\,
	combout => \nios2_qsys_0|F_pc[5]~7_combout\);

-- Location: FF_X8_Y26_N31
\nios2_qsys_0|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[5]~7_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(5));

-- Location: LCCOMB_X6_Y26_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\nios2_qsys_0|F_pc\(5) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(7))))) # (!\nios2_qsys_0|F_pc\(5) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(5),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|W_alu_result\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X14_Y23_N28
\nios2_qsys_0|F_iw[23]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~6_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \nios2_qsys_0|F_iw[23]~6_combout\);

-- Location: LCCOMB_X11_Y21_N18
\nios2_qsys_0|F_iw[23]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~7_combout\ = (\nios2_qsys_0|F_iw[23]~6_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[23]~6_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[23]~7_combout\);

-- Location: FF_X11_Y21_N19
\nios2_qsys_0|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[23]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(23));

-- Location: LCCOMB_X8_Y21_N26
\nios2_qsys_0|E_st_data[16]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[16]~0_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_qsys_0|E_st_data[16]~0_combout\);

-- Location: FF_X8_Y21_N27
\nios2_qsys_0|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[16]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(16));

-- Location: LCCOMB_X6_Y25_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X14_Y21_N6
\nios2_qsys_0|F_iw[22]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~4_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[22]~4_combout\);

-- Location: LCCOMB_X14_Y21_N8
\nios2_qsys_0|F_iw[22]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~5_combout\ = (\nios2_qsys_0|F_iw[22]~4_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[22]~4_combout\,
	combout => \nios2_qsys_0|F_iw[22]~5_combout\);

-- Location: FF_X14_Y21_N9
\nios2_qsys_0|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[22]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(22));

-- Location: LCCOMB_X6_Y21_N28
\nios2_qsys_0|R_src2_lo[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[6]~11_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(12)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \nios2_qsys_0|R_src2_use_imm~q\,
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|R_src2_lo[6]~11_combout\);

-- Location: FF_X6_Y21_N29
\nios2_qsys_0|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[6]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(6));

-- Location: LCCOMB_X9_Y25_N2
\nios2_qsys_0|F_pc[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[4]~6_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~12_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~12_combout\,
	datad => \nios2_qsys_0|Add2~12_combout\,
	combout => \nios2_qsys_0|F_pc[4]~6_combout\);

-- Location: LCCOMB_X10_Y25_N14
\nios2_qsys_0|E_logic_result[6]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[6]~19_combout\ = (\nios2_qsys_0|E_src1\(6) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(6) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(6) & ((\nios2_qsys_0|E_src2\(6) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src2\(6) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(6),
	datab => \nios2_qsys_0|E_src2\(6),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[6]~19_combout\);

-- Location: LCCOMB_X9_Y26_N8
\nios2_qsys_0|W_alu_result[6]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[6]~12_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[6]~19_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|F_pc[4]~6_combout\,
	datad => \nios2_qsys_0|E_logic_result[6]~19_combout\,
	combout => \nios2_qsys_0|W_alu_result[6]~12_combout\);

-- Location: FF_X9_Y26_N9
\nios2_qsys_0|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[6]~12_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(6));

-- Location: LCCOMB_X6_Y26_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\nios2_qsys_0|W_alu_result\(6) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(4))))) # 
-- (!\nios2_qsys_0|W_alu_result\(6) & (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|F_pc\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X14_Y21_N10
\nios2_qsys_0|F_iw[27]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~54_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \nios2_qsys_0|F_iw[27]~54_combout\);

-- Location: LCCOMB_X14_Y21_N28
\nios2_qsys_0|F_iw[27]~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~55_combout\ = (\nios2_qsys_0|F_iw[27]~54_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[27]~54_combout\,
	combout => \nios2_qsys_0|F_iw[27]~55_combout\);

-- Location: FF_X14_Y21_N29
\nios2_qsys_0|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[27]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(27));

-- Location: LCCOMB_X9_Y22_N22
\nios2_qsys_0|E_src1[3]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[3]~9_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|E_src1[3]~9_combout\);

-- Location: FF_X9_Y22_N23
\nios2_qsys_0|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[3]~9_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(3));

-- Location: LCCOMB_X10_Y25_N4
\nios2_qsys_0|E_logic_result[3]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[3]~9_combout\ = (\nios2_qsys_0|E_src2\(3) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(3)))))) # (!\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|E_src1\(3) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(3),
	datac => \nios2_qsys_0|E_src1\(3),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[3]~9_combout\);

-- Location: LCCOMB_X9_Y26_N12
\nios2_qsys_0|W_alu_result[3]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[3]~9_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[3]~9_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|F_pc[1]~4_combout\,
	datad => \nios2_qsys_0|E_logic_result[3]~9_combout\,
	combout => \nios2_qsys_0|W_alu_result[3]~9_combout\);

-- Location: FF_X9_Y26_N13
\nios2_qsys_0|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[3]~9_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(3));

-- Location: LCCOMB_X6_Y26_N24
\mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(3)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\nios2_qsys_0|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(1),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X6_Y26_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(1));

-- Location: LCCOMB_X15_Y24_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(1),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X14_Y24_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~9_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~9_combout\);

-- Location: FF_X14_Y24_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(26));

-- Location: FF_X14_Y21_N1
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X14_Y21_N18
\nios2_qsys_0|F_iw[26]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~12_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26))))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios2_qsys_0|F_iw[26]~12_combout\);

-- Location: LCCOMB_X14_Y21_N26
\nios2_qsys_0|F_iw[26]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~13_combout\ = (\nios2_qsys_0|F_iw[26]~12_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[26]~12_combout\,
	combout => \nios2_qsys_0|F_iw[26]~13_combout\);

-- Location: FF_X14_Y21_N27
\nios2_qsys_0|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[26]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(26));

-- Location: LCCOMB_X11_Y19_N4
\nios2_qsys_0|D_ctrl_b_is_dst~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ = (\nios2_qsys_0|D_iw\(1)) # ((!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(5) & !\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X11_Y19_N30
\nios2_qsys_0|D_ctrl_b_is_dst~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ = (\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|D_iw\(0) & ((\nios2_qsys_0|D_iw\(1)))) # (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_ctrl_b_is_dst~0_combout\)))) # (!\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|D_iw\(0)) 
-- # ((!\nios2_qsys_0|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\,
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X11_Y21_N0
\nios2_qsys_0|D_dst_regnum[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~4_combout\ = (\nios2_qsys_0|D_dst_regnum[4]~0_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(26))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(26),
	datab => \nios2_qsys_0|D_dst_regnum[4]~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|D_dst_regnum[4]~4_combout\);

-- Location: FF_X11_Y21_N1
\nios2_qsys_0|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[4]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(4));

-- Location: LCCOMB_X8_Y21_N16
\nios2_qsys_0|d_writedata[24]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~0_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[24]~0_combout\);

-- Location: LCCOMB_X8_Y21_N18
\nios2_qsys_0|d_writedata[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~feeder_combout\ = \nios2_qsys_0|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[24]~0_combout\,
	combout => \nios2_qsys_0|d_writedata[24]~feeder_combout\);

-- Location: FF_X8_Y21_N19
\nios2_qsys_0|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[24]~feeder_combout\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(24));

-- Location: LCCOMB_X6_Y25_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\nios2_qsys_0|d_writedata\(24) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(24),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X14_Y23_N4
\nios2_qsys_0|F_iw[24]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~8_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \nios2_qsys_0|F_iw[24]~8_combout\);

-- Location: LCCOMB_X9_Y20_N26
\nios2_qsys_0|F_iw[24]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~9_combout\ = (\nios2_qsys_0|F_iw[24]~8_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[24]~8_combout\,
	combout => \nios2_qsys_0|F_iw[24]~9_combout\);

-- Location: FF_X9_Y20_N27
\nios2_qsys_0|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[24]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(24));

-- Location: LCCOMB_X11_Y21_N4
\nios2_qsys_0|D_dst_regnum[2]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[2]~6_combout\ = (\nios2_qsys_0|D_dst_regnum[4]~0_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(24))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(24),
	datab => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[4]~0_combout\,
	datad => \nios2_qsys_0|D_iw\(19),
	combout => \nios2_qsys_0|D_dst_regnum[2]~6_combout\);

-- Location: FF_X11_Y21_N5
\nios2_qsys_0|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(2));

-- Location: LCCOMB_X8_Y22_N18
\nios2_qsys_0|R_src1[31]~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[31]~53_combout\ = (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\nios2_qsys_0|R_src1~41_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|R_src1~41_combout\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[31]~53_combout\);

-- Location: FF_X8_Y22_N19
\nios2_qsys_0|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[31]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(31));

-- Location: LCCOMB_X9_Y20_N18
\nios2_qsys_0|E_arith_src1[31]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src1\(31) = \nios2_qsys_0|E_src1\(31) $ (\nios2_qsys_0|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_src1\(31),
	datad => \nios2_qsys_0|E_invert_arith_src_msb~q\,
	combout => \nios2_qsys_0|E_arith_src1\(31));

-- Location: LCCOMB_X9_Y23_N16
\nios2_qsys_0|Add1~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~64_combout\ = \nios2_qsys_0|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add1~63\,
	combout => \nios2_qsys_0|Add1~64_combout\);

-- Location: LCCOMB_X10_Y23_N16
\nios2_qsys_0|Add2~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~64_combout\ = !\nios2_qsys_0|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add2~63\,
	combout => \nios2_qsys_0|Add2~64_combout\);

-- Location: LCCOMB_X11_Y20_N22
\nios2_qsys_0|E_arith_result[32]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[32]~4_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~64_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~64_combout\,
	datad => \nios2_qsys_0|Add2~64_combout\,
	combout => \nios2_qsys_0|E_arith_result[32]~4_combout\);

-- Location: LCCOMB_X10_Y25_N6
\nios2_qsys_0|Equal122~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~6_combout\ = (!\nios2_qsys_0|E_logic_result[0]~22_combout\ & (!\nios2_qsys_0|E_logic_result[31]~24_combout\ & (!\nios2_qsys_0|E_logic_result[1]~20_combout\ & !\nios2_qsys_0|E_logic_result[15]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[0]~22_combout\,
	datab => \nios2_qsys_0|E_logic_result[31]~24_combout\,
	datac => \nios2_qsys_0|E_logic_result[1]~20_combout\,
	datad => \nios2_qsys_0|E_logic_result[15]~23_combout\,
	combout => \nios2_qsys_0|Equal122~6_combout\);

-- Location: LCCOMB_X9_Y23_N18
\nios2_qsys_0|Equal122~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~7_combout\ = (!\nios2_qsys_0|E_logic_result[28]~27_combout\ & (!\nios2_qsys_0|E_logic_result[27]~28_combout\ & (!\nios2_qsys_0|E_logic_result[30]~25_combout\ & !\nios2_qsys_0|E_logic_result[29]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[28]~27_combout\,
	datab => \nios2_qsys_0|E_logic_result[27]~28_combout\,
	datac => \nios2_qsys_0|E_logic_result[30]~25_combout\,
	datad => \nios2_qsys_0|E_logic_result[29]~26_combout\,
	combout => \nios2_qsys_0|Equal122~7_combout\);

-- Location: LCCOMB_X10_Y23_N24
\nios2_qsys_0|Equal122~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~8_combout\ = (!\nios2_qsys_0|E_logic_result[23]~32_combout\ & (!\nios2_qsys_0|E_logic_result[26]~29_combout\ & (!\nios2_qsys_0|E_logic_result[24]~31_combout\ & !\nios2_qsys_0|E_logic_result[25]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[23]~32_combout\,
	datab => \nios2_qsys_0|E_logic_result[26]~29_combout\,
	datac => \nios2_qsys_0|E_logic_result[24]~31_combout\,
	datad => \nios2_qsys_0|E_logic_result[25]~30_combout\,
	combout => \nios2_qsys_0|Equal122~8_combout\);

-- Location: LCCOMB_X9_Y26_N20
\nios2_qsys_0|Equal122~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~5_combout\ = (!\nios2_qsys_0|E_logic_result[6]~19_combout\ & (!\nios2_qsys_0|E_logic_result[7]~18_combout\ & (!\nios2_qsys_0|E_logic_result[14]~17_combout\ & !\nios2_qsys_0|E_logic_result[16]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[6]~19_combout\,
	datab => \nios2_qsys_0|E_logic_result[7]~18_combout\,
	datac => \nios2_qsys_0|E_logic_result[14]~17_combout\,
	datad => \nios2_qsys_0|E_logic_result[16]~16_combout\,
	combout => \nios2_qsys_0|Equal122~5_combout\);

-- Location: LCCOMB_X11_Y20_N10
\nios2_qsys_0|Equal122~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~9_combout\ = (\nios2_qsys_0|Equal122~6_combout\ & (\nios2_qsys_0|Equal122~7_combout\ & (\nios2_qsys_0|Equal122~8_combout\ & \nios2_qsys_0|Equal122~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~6_combout\,
	datab => \nios2_qsys_0|Equal122~7_combout\,
	datac => \nios2_qsys_0|Equal122~8_combout\,
	datad => \nios2_qsys_0|Equal122~5_combout\,
	combout => \nios2_qsys_0|Equal122~9_combout\);

-- Location: LCCOMB_X11_Y22_N8
\nios2_qsys_0|Equal122~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~2_combout\ = (!\nios2_qsys_0|E_logic_result[21]~11_combout\ & (!\nios2_qsys_0|E_logic_result[3]~9_combout\ & (!\nios2_qsys_0|E_logic_result[22]~10_combout\ & !\nios2_qsys_0|E_logic_result[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[21]~11_combout\,
	datab => \nios2_qsys_0|E_logic_result[3]~9_combout\,
	datac => \nios2_qsys_0|E_logic_result[22]~10_combout\,
	datad => \nios2_qsys_0|E_logic_result[4]~8_combout\,
	combout => \nios2_qsys_0|Equal122~2_combout\);

-- Location: LCCOMB_X8_Y24_N14
\nios2_qsys_0|E_logic_result[9]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[9]~6_combout\ = (\nios2_qsys_0|E_src2\(9) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(9)))))) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(9),
	datac => \nios2_qsys_0|E_src1\(9),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[9]~6_combout\);

-- Location: LCCOMB_X8_Y24_N28
\nios2_qsys_0|Equal122~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~1_combout\ = (!\nios2_qsys_0|E_logic_result[5]~7_combout\ & (!\nios2_qsys_0|E_logic_result[9]~6_combout\ & (!\nios2_qsys_0|E_logic_result[2]~0_combout\ & !\nios2_qsys_0|E_logic_result[8]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[5]~7_combout\,
	datab => \nios2_qsys_0|E_logic_result[9]~6_combout\,
	datac => \nios2_qsys_0|E_logic_result[2]~0_combout\,
	datad => \nios2_qsys_0|E_logic_result[8]~5_combout\,
	combout => \nios2_qsys_0|Equal122~1_combout\);

-- Location: LCCOMB_X8_Y24_N22
\nios2_qsys_0|E_logic_result[13]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[13]~1_combout\ = (\nios2_qsys_0|E_src2\(13) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(13)))))) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(13),
	datac => \nios2_qsys_0|E_src1\(13),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[13]~1_combout\);

-- Location: LCCOMB_X8_Y24_N10
\nios2_qsys_0|Equal122~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~0_combout\ = (!\nios2_qsys_0|E_logic_result[13]~1_combout\ & (!\nios2_qsys_0|E_logic_result[12]~2_combout\ & (!\nios2_qsys_0|E_logic_result[11]~3_combout\ & !\nios2_qsys_0|E_logic_result[10]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[13]~1_combout\,
	datab => \nios2_qsys_0|E_logic_result[12]~2_combout\,
	datac => \nios2_qsys_0|E_logic_result[11]~3_combout\,
	datad => \nios2_qsys_0|E_logic_result[10]~4_combout\,
	combout => \nios2_qsys_0|Equal122~0_combout\);

-- Location: LCCOMB_X12_Y22_N8
\nios2_qsys_0|Equal122~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~3_combout\ = (!\nios2_qsys_0|E_logic_result[17]~15_combout\ & (!\nios2_qsys_0|E_logic_result[18]~14_combout\ & (!\nios2_qsys_0|E_logic_result[19]~13_combout\ & !\nios2_qsys_0|E_logic_result[20]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[17]~15_combout\,
	datab => \nios2_qsys_0|E_logic_result[18]~14_combout\,
	datac => \nios2_qsys_0|E_logic_result[19]~13_combout\,
	datad => \nios2_qsys_0|E_logic_result[20]~12_combout\,
	combout => \nios2_qsys_0|Equal122~3_combout\);

-- Location: LCCOMB_X11_Y20_N8
\nios2_qsys_0|Equal122~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~4_combout\ = (\nios2_qsys_0|Equal122~2_combout\ & (\nios2_qsys_0|Equal122~1_combout\ & (\nios2_qsys_0|Equal122~0_combout\ & \nios2_qsys_0|Equal122~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~2_combout\,
	datab => \nios2_qsys_0|Equal122~1_combout\,
	datac => \nios2_qsys_0|Equal122~0_combout\,
	datad => \nios2_qsys_0|Equal122~3_combout\,
	combout => \nios2_qsys_0|Equal122~4_combout\);

-- Location: LCCOMB_X12_Y19_N10
\nios2_qsys_0|D_logic_op_raw[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[1]~1_combout\ = (\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|Equal2~5_combout\,
	combout => \nios2_qsys_0|D_logic_op_raw[1]~1_combout\);

-- Location: FF_X12_Y19_N11
\nios2_qsys_0|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op_raw[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_compare_op\(1));

-- Location: LCCOMB_X12_Y19_N8
\nios2_qsys_0|D_logic_op_raw[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[0]~0_combout\ = (\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|D_logic_op_raw[0]~0_combout\);

-- Location: FF_X12_Y19_N9
\nios2_qsys_0|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op_raw[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_compare_op\(0));

-- Location: LCCOMB_X11_Y20_N28
\nios2_qsys_0|E_cmp_result~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~0_combout\ = (\nios2_qsys_0|R_compare_op\(1) & (\nios2_qsys_0|R_compare_op\(0) & ((!\nios2_qsys_0|Equal122~4_combout\) # (!\nios2_qsys_0|Equal122~9_combout\)))) # (!\nios2_qsys_0|R_compare_op\(1) & 
-- (\nios2_qsys_0|Equal122~9_combout\ & (\nios2_qsys_0|Equal122~4_combout\ & !\nios2_qsys_0|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~9_combout\,
	datab => \nios2_qsys_0|Equal122~4_combout\,
	datac => \nios2_qsys_0|R_compare_op\(1),
	datad => \nios2_qsys_0|R_compare_op\(0),
	combout => \nios2_qsys_0|E_cmp_result~0_combout\);

-- Location: LCCOMB_X11_Y20_N0
\nios2_qsys_0|E_cmp_result~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~1_combout\ = (\nios2_qsys_0|E_cmp_result~0_combout\) # ((\nios2_qsys_0|E_arith_result[32]~4_combout\ & (\nios2_qsys_0|R_compare_op\(1) & !\nios2_qsys_0|R_compare_op\(0))) # (!\nios2_qsys_0|E_arith_result[32]~4_combout\ & 
-- (!\nios2_qsys_0|R_compare_op\(1) & \nios2_qsys_0|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[32]~4_combout\,
	datab => \nios2_qsys_0|E_cmp_result~0_combout\,
	datac => \nios2_qsys_0|R_compare_op\(1),
	datad => \nios2_qsys_0|R_compare_op\(0),
	combout => \nios2_qsys_0|E_cmp_result~1_combout\);

-- Location: FF_X11_Y20_N1
\nios2_qsys_0|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_cmp_result~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_cmp_result~q\);

-- Location: LCCOMB_X9_Y19_N8
\nios2_qsys_0|Equal101~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~4_combout\ = (\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|Equal2~5_combout\ & !\nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|Equal101~4_combout\);

-- Location: LCCOMB_X9_Y19_N30
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ = (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|Equal101~4_combout\ & ((\nios2_qsys_0|D_iw\(13)) # (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|Equal101~4_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X9_Y19_N2
\nios2_qsys_0|Equal101~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~5_combout\ = (!\nios2_qsys_0|D_iw\(12) & (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|Equal101~4_combout\ & !\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|Equal101~4_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|Equal101~5_combout\);

-- Location: LCCOMB_X9_Y19_N16
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ = (\nios2_qsys_0|D_ctrl_jmp_direct~0_combout\) # ((\nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\) # (\nios2_qsys_0|Equal101~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \nios2_qsys_0|Equal101~5_combout\,
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X9_Y19_N17
\nios2_qsys_0|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X8_Y25_N14
\nios2_qsys_0|F_pc_sel_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_sel_nxt~0_combout\ = (\nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\) # ((\nios2_qsys_0|W_cmp_result~q\ & \nios2_qsys_0|R_ctrl_br~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_cmp_result~q\,
	datac => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\,
	datad => \nios2_qsys_0|R_ctrl_br~q\,
	combout => \nios2_qsys_0|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X8_Y25_N24
\nios2_qsys_0|F_pc_sel_nxt.10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & (!\nios2_qsys_0|R_ctrl_break~q\ & \nios2_qsys_0|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_exception~q\,
	datab => \nios2_qsys_0|R_ctrl_break~q\,
	datac => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	combout => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X11_Y25_N10
\nios2_qsys_0|F_pc_no_crst_nxt[3]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\ = ((\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & ((\nios2_qsys_0|E_arith_result[5]~3_combout\))) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (\nios2_qsys_0|F_pc_plus_one[3]~6_combout\))) # 
-- (!\nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	datab => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \nios2_qsys_0|E_arith_result[5]~3_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\);

-- Location: FF_X11_Y25_N11
\nios2_qsys_0|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[3]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(3));

-- Location: LCCOMB_X11_Y25_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(5)) # ((\nios2_qsys_0|F_pc\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|F_pc\(3) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|F_pc\(3),
	datac => \nios2_qsys_0|W_alu_result\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X13_Y20_N26
\nios2_qsys_0|F_iw[3]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[3]~2_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \nios2_qsys_0|F_iw[3]~2_combout\);

-- Location: LCCOMB_X13_Y20_N0
\nios2_qsys_0|F_iw[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[3]~3_combout\ = (\nios2_qsys_0|F_iw[3]~2_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[3]~2_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[3]~3_combout\);

-- Location: FF_X13_Y20_N1
\nios2_qsys_0|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[3]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(3));

-- Location: LCCOMB_X13_Y19_N30
\nios2_qsys_0|Equal2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~0_combout\ = (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(3) & \nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~0_combout\);

-- Location: LCCOMB_X12_Y19_N4
\nios2_qsys_0|Equal2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~5_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(5) & !\nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~0_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|Equal2~5_combout\);

-- Location: LCCOMB_X9_Y19_N28
\nios2_qsys_0|D_ctrl_alu_subtract~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ = (\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_iw\(15) & (\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(15) $ (\nios2_qsys_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X9_Y19_N6
\nios2_qsys_0|D_ctrl_alu_subtract~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ = (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|Equal2~5_combout\ & (!\nios2_qsys_0|D_iw\(13) & \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X13_Y19_N0
\nios2_qsys_0|D_ctrl_alu_subtract~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ = (\nios2_qsys_0|Equal2~1_combout\) # ((\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|Equal2~6_combout\)) # (!\nios2_qsys_0|D_iw\(2) & ((!\nios2_qsys_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~6_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_logic~9_combout\,
	datad => \nios2_qsys_0|Equal2~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X9_Y20_N28
\nios2_qsys_0|E_alu_sub~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_sub~0_combout\ = (\nios2_qsys_0|R_valid~q\ & ((\nios2_qsys_0|D_ctrl_alu_subtract~3_combout\) # ((\nios2_qsys_0|D_ctrl_alu_subtract~4_combout\) # (!\nios2_qsys_0|D_ctrl_alu_subtract~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\,
	datab => \nios2_qsys_0|R_valid~q\,
	datac => \nios2_qsys_0|D_ctrl_alu_subtract~5_combout\,
	datad => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\,
	combout => \nios2_qsys_0|E_alu_sub~0_combout\);

-- Location: FF_X9_Y20_N29
\nios2_qsys_0|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_sub~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_alu_sub~q\);

-- Location: LCCOMB_X8_Y26_N26
\nios2_qsys_0|F_pc[2]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[2]~5_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~8_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~8_combout\,
	datad => \nios2_qsys_0|Add2~8_combout\,
	combout => \nios2_qsys_0|F_pc[2]~5_combout\);

-- Location: FF_X8_Y26_N27
\nios2_qsys_0|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[2]~5_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(2));

-- Location: LCCOMB_X6_Y26_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\nios2_qsys_0|F_pc\(2) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(4))))) # (!\nios2_qsys_0|F_pc\(2) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(2),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|W_alu_result\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X11_Y20_N6
\nios2_qsys_0|F_iw[2]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~18_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \nios2_qsys_0|F_iw[2]~18_combout\);

-- Location: LCCOMB_X11_Y20_N20
\nios2_qsys_0|F_iw[2]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~19_combout\ = (\nios2_qsys_0|F_iw[2]~18_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[2]~18_combout\,
	combout => \nios2_qsys_0|F_iw[2]~19_combout\);

-- Location: FF_X11_Y20_N21
\nios2_qsys_0|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[2]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(2));

-- Location: LCCOMB_X11_Y19_N18
\nios2_qsys_0|R_src2_use_imm~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~0_combout\ = (\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & (((\nios2_qsys_0|R_valid~q\ & \nios2_qsys_0|R_ctrl_br_nxt~0_combout\)) # (!\nios2_qsys_0|D_iw\(11)))) # (!\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & 
-- (((\nios2_qsys_0|R_valid~q\ & \nios2_qsys_0|R_ctrl_br_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|R_valid~q\,
	datad => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_qsys_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X11_Y19_N6
\nios2_qsys_0|D_wr_dst_reg~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~4_combout\ = (\nios2_qsys_0|D_iw\(1)) # (!\nios2_qsys_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_wr_dst_reg~4_combout\);

-- Location: LCCOMB_X11_Y19_N8
\nios2_qsys_0|R_src2_use_imm~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~1_combout\ = (\nios2_qsys_0|R_src2_use_imm~0_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\) # ((\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_wr_dst_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|R_src2_use_imm~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datad => \nios2_qsys_0|D_wr_dst_reg~4_combout\,
	combout => \nios2_qsys_0|R_src2_use_imm~1_combout\);

-- Location: FF_X11_Y19_N9
\nios2_qsys_0|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_use_imm~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_src2_use_imm~q\);

-- Location: LCCOMB_X8_Y21_N24
\nios2_qsys_0|R_src2_lo[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[2]~1_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(8)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|R_src2_lo[2]~1_combout\);

-- Location: FF_X8_Y21_N25
\nios2_qsys_0|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(2));

-- Location: LCCOMB_X8_Y26_N0
\nios2_qsys_0|F_pc[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[0]~3_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~4_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~4_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~4_combout\,
	combout => \nios2_qsys_0|F_pc[0]~3_combout\);

-- Location: FF_X8_Y26_N1
\nios2_qsys_0|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[0]~3_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(0));

-- Location: LCCOMB_X13_Y26_N24
\mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\nios2_qsys_0|F_pc\(0) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(2))))) # (!\nios2_qsys_0|F_pc\(0) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X13_Y26_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0));

-- Location: LCCOMB_X15_Y24_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(0),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X15_Y23_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X15_Y23_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X16_Y25_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X16_Y25_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X17_Y26_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(30)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(30) & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51_combout\);

-- Location: LCCOMB_X18_Y23_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X18_Y23_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X16_Y25_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X16_Y25_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X15_Y27_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(29),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X15_Y27_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X15_Y27_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X16_Y25_N10
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X16_Y25_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X15_Y27_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(28),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X15_Y27_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(30) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(30) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X15_Y27_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X16_Y25_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X16_Y25_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X15_Y27_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(27),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X15_Y27_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(29) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(29) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X15_Y27_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X15_Y24_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X15_Y24_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X15_Y24_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X15_Y24_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X15_Y24_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X16_Y24_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\);

-- Location: LCCOMB_X17_Y25_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X17_Y25_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X16_Y24_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X16_Y25_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X16_Y25_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X17_Y25_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(18),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X17_Y25_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(20)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X17_Y25_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X16_Y24_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X16_Y24_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X16_Y24_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(17),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X17_Y25_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(19) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(19) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X17_Y25_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X16_Y25_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X16_Y25_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X17_Y25_N2
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(16),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X17_Y25_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(18) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(18) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X17_Y25_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(17));

-- Location: FF_X17_Y25_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X15_Y27_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X15_Y26_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X15_Y26_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X15_Y26_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(10) $ 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	cin => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X16_Y26_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X16_Y26_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X6_Y25_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X6_Y25_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(8));

-- Location: LCCOMB_X6_Y25_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(8))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17_combout\);

-- Location: LCCOMB_X13_Y24_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~18_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~18_combout\);

-- Location: FF_X13_Y24_N1
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(15));

-- Location: FF_X12_Y21_N31
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X12_Y21_N0
\nios2_qsys_0|F_iw[15]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[15]~32_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15) & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[15]~32_combout\);

-- Location: LCCOMB_X12_Y21_N12
\nios2_qsys_0|F_iw[15]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[15]~33_combout\ = (\nios2_qsys_0|F_iw[15]~32_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[15]~32_combout\,
	combout => \nios2_qsys_0|F_iw[15]~33_combout\);

-- Location: FF_X12_Y21_N13
\nios2_qsys_0|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[15]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(15));

-- Location: LCCOMB_X10_Y19_N26
\nios2_qsys_0|D_ctrl_retaddr~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~1_combout\ = (\nios2_qsys_0|D_iw\(14) & (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(16) $ (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X10_Y19_N8
\nios2_qsys_0|D_ctrl_exception~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~2_combout\ = (!\nios2_qsys_0|D_iw\(14)) # (!\nios2_qsys_0|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_break~0_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X11_Y19_N2
\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X10_Y19_N20
\nios2_qsys_0|D_ctrl_force_src2_zero~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ = (\nios2_qsys_0|D_ctrl_exception~2_combout\ & (!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ & ((!\nios2_qsys_0|D_ctrl_retaddr~0_combout\) # (!\nios2_qsys_0|D_ctrl_retaddr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~1_combout\,
	datab => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X9_Y19_N26
\nios2_qsys_0|D_ctrl_force_src2_zero~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ = (\nios2_qsys_0|D_iw\(15) & ((\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|D_iw\(13) & ((!\nios2_qsys_0|D_iw\(16)))))) # (!\nios2_qsys_0|D_iw\(15) & (((\nios2_qsys_0|D_iw\(13) & 
-- !\nios2_qsys_0|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X9_Y19_N4
\nios2_qsys_0|D_ctrl_force_src2_zero~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ = (\nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ & ((\nios2_qsys_0|D_iw\(11)) # (\nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X13_Y19_N28
\nios2_qsys_0|Equal2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~9_combout\ = (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~9_combout\);

-- Location: LCCOMB_X9_Y19_N24
\nios2_qsys_0|Equal2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~11_combout\ = (!\nios2_qsys_0|D_iw\(5) & (!\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|Equal2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|Equal2~9_combout\,
	combout => \nios2_qsys_0|Equal2~11_combout\);

-- Location: LCCOMB_X9_Y19_N22
\nios2_qsys_0|D_ctrl_force_src2_zero~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ = (\nios2_qsys_0|Equal2~11_combout\) # ((!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ & \nios2_qsys_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\,
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|Equal2~11_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X9_Y19_N0
\nios2_qsys_0|D_ctrl_force_src2_zero~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ = ((\nios2_qsys_0|Equal101~5_combout\) # (\nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\)) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	datab => \nios2_qsys_0|Equal101~5_combout\,
	datac => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\);

-- Location: FF_X9_Y19_N1
\nios2_qsys_0|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X9_Y20_N14
\nios2_qsys_0|R_src2_lo~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo~0_combout\ = (\nios2_qsys_0|R_ctrl_force_src2_zero~q\) # (\nios2_qsys_0|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	datad => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	combout => \nios2_qsys_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X10_Y21_N30
\nios2_qsys_0|R_src2_lo[3]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[3]~14_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(9))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(9),
	datac => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[3]~14_combout\);

-- Location: FF_X10_Y21_N31
\nios2_qsys_0|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(3));

-- Location: LCCOMB_X9_Y25_N8
\nios2_qsys_0|F_pc[1]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[1]~4_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~6_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~6_combout\,
	datab => \nios2_qsys_0|Add2~6_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|F_pc[1]~4_combout\);

-- Location: FF_X9_Y25_N9
\nios2_qsys_0|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[1]~4_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(1));

-- Location: LCCOMB_X6_Y26_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(3))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(1),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X13_Y20_N6
\nios2_qsys_0|F_iw[1]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[1]~14_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \nios2_qsys_0|F_iw[1]~14_combout\);

-- Location: LCCOMB_X13_Y20_N18
\nios2_qsys_0|F_iw[1]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[1]~15_combout\ = (\nios2_qsys_0|F_iw[1]~14_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[1]~14_combout\,
	combout => \nios2_qsys_0|F_iw[1]~15_combout\);

-- Location: FF_X13_Y20_N19
\nios2_qsys_0|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[1]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(1));

-- Location: LCCOMB_X11_Y19_N12
\nios2_qsys_0|Equal2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~2_combout\ = (!\nios2_qsys_0|D_iw\(1) & (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & \nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|Equal2~2_combout\);

-- Location: LCCOMB_X11_Y19_N14
\nios2_qsys_0|D_ctrl_alu_force_xor~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ = (\nios2_qsys_0|Equal2~2_combout\) # ((\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~3_combout\))) # (!\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~2_combout\,
	datab => \nios2_qsys_0|Equal2~4_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X12_Y19_N30
\nios2_qsys_0|D_ctrl_alu_force_xor~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|D_iw\(16) & ((!\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X12_Y19_N0
\nios2_qsys_0|D_ctrl_alu_force_xor~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & ((\nios2_qsys_0|D_iw\(2)) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ & \nios2_qsys_0|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|Equal2~0_combout\,
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X13_Y19_N4
\nios2_qsys_0|D_ctrl_alu_force_xor~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & \nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X12_Y19_N26
\nios2_qsys_0|D_ctrl_alu_force_xor~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ & !\nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\,
	datab => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X12_Y19_N2
\nios2_qsys_0|D_logic_op[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[0]~1_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_logic_op[0]~1_combout\);

-- Location: FF_X12_Y19_N3
\nios2_qsys_0|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_logic_op\(0));

-- Location: LCCOMB_X10_Y25_N0
\nios2_qsys_0|E_logic_result[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[2]~0_combout\ = (\nios2_qsys_0|E_src2\(2) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(2)))))) # (!\nios2_qsys_0|E_src2\(2) & ((\nios2_qsys_0|E_src1\(2) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(2) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(2),
	datac => \nios2_qsys_0|E_src1\(2),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X9_Y26_N16
\nios2_qsys_0|W_alu_result[2]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[2]~7_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[2]~0_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[2]~0_combout\,
	datad => \nios2_qsys_0|F_pc[0]~3_combout\,
	combout => \nios2_qsys_0|W_alu_result[2]~7_combout\);

-- Location: FF_X9_Y26_N17
\nios2_qsys_0|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[2]~7_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(2));

-- Location: LCCOMB_X12_Y24_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(2)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \nios2_qsys_0|F_pc\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X13_Y26_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~4_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ & \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~4_combout\);

-- Location: FF_X13_Y26_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~4_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(0));

-- Location: FF_X14_Y21_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X14_Y21_N24
\nios2_qsys_0|F_iw[0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~16_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[0]~16_combout\);

-- Location: LCCOMB_X14_Y21_N20
\nios2_qsys_0|F_iw[0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~17_combout\ = (\nios2_qsys_0|F_iw[0]~16_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[0]~16_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[0]~17_combout\);

-- Location: FF_X14_Y21_N21
\nios2_qsys_0|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[0]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(0));

-- Location: LCCOMB_X13_Y19_N18
\nios2_qsys_0|Equal2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~3_combout\ = (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~3_combout\);

-- Location: LCCOMB_X12_Y19_N14
\nios2_qsys_0|Equal2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~10_combout\ = (\nios2_qsys_0|Equal2~3_combout\ & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~3_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|Equal2~10_combout\);

-- Location: LCCOMB_X9_Y19_N12
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(14) & ((\nios2_qsys_0|D_iw\(11)) # (!\nios2_qsys_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X9_Y19_N14
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ & (!\nios2_qsys_0|D_iw\(15) & (\nios2_qsys_0|Equal2~5_combout\ & \nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X10_Y19_N12
\nios2_qsys_0|D_dst_regnum[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~0_combout\ = ((\nios2_qsys_0|Equal2~10_combout\) # ((\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\) # (\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\))) # (!\nios2_qsys_0|D_ctrl_exception~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	datab => \nios2_qsys_0|Equal2~10_combout\,
	datac => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[4]~0_combout\);

-- Location: LCCOMB_X11_Y21_N8
\nios2_qsys_0|D_dst_regnum[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~2_combout\ = (\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(23)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(18),
	datab => \nios2_qsys_0|D_iw\(23),
	datac => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X11_Y21_N2
\nios2_qsys_0|D_dst_regnum[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~3_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\nios2_qsys_0|D_dst_regnum[4]~0_combout\ & \nios2_qsys_0|D_dst_regnum[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_dst_regnum[4]~0_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[1]~2_combout\,
	datad => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[1]~3_combout\);

-- Location: FF_X11_Y21_N3
\nios2_qsys_0|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(1));

-- Location: LCCOMB_X9_Y22_N28
\nios2_qsys_0|E_src1[9]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[9]~4_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|D_iw\(13),
	combout => \nios2_qsys_0|E_src1[9]~4_combout\);

-- Location: FF_X9_Y22_N29
\nios2_qsys_0|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[9]~4_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(9));

-- Location: LCCOMB_X8_Y24_N8
\nios2_qsys_0|W_alu_result[9]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[9]~18_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[9]~6_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|E_logic_result[9]~6_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[9]~18_combout\);

-- Location: LCCOMB_X8_Y24_N12
\nios2_qsys_0|W_alu_result[9]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[9]~4_combout\ = (\nios2_qsys_0|W_alu_result[9]~18_combout\ & ((\nios2_qsys_0|Add1~18_combout\) # ((\nios2_qsys_0|R_ctrl_logic~q\)))) # (!\nios2_qsys_0|W_alu_result[9]~18_combout\ & (((\nios2_qsys_0|Add2~18_combout\ & 
-- !\nios2_qsys_0|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~18_combout\,
	datab => \nios2_qsys_0|W_alu_result[9]~18_combout\,
	datac => \nios2_qsys_0|Add2~18_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[9]~4_combout\);

-- Location: LCCOMB_X9_Y26_N30
\nios2_qsys_0|W_alu_result[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[9]~feeder_combout\ = \nios2_qsys_0|W_alu_result[9]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[9]~4_combout\,
	combout => \nios2_qsys_0|W_alu_result[9]~feeder_combout\);

-- Location: FF_X9_Y26_N31
\nios2_qsys_0|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[9]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(9));

-- Location: LCCOMB_X13_Y28_N20
\mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (!\nios2_qsys_0|W_alu_result\(9) & (!\nios2_qsys_0|W_alu_result\(8) & \mm_interconnect_0|addr_router_001|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(9),
	datac => \nios2_qsys_0|W_alu_result\(8),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X14_Y28_N10
\mm_interconnect_0|width_adapter_001|count[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|count[0]~0_combout\ = (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (((!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ & 
-- !\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\)) # (!\mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|count[0]~0_combout\);

-- Location: LCCOMB_X14_Y28_N12
\mm_interconnect_0|width_adapter_001|count[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|count[0]~1_combout\ = (\mm_interconnect_0|width_adapter_001|count[0]~0_combout\ & (((\mm_interconnect_0|width_adapter_001|count\(0))))) # (!\mm_interconnect_0|width_adapter_001|count[0]~0_combout\ & 
-- ((\mm_interconnect_0|width_adapter_001|count\(0) & ((!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\))) # (!\mm_interconnect_0|width_adapter_001|count\(0) & 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|count[0]~0_combout\,
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|count\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \mm_interconnect_0|width_adapter_001|count[0]~1_combout\);

-- Location: FF_X14_Y28_N13
\mm_interconnect_0|width_adapter_001|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|count[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|count\(0));

-- Location: LCCOMB_X14_Y28_N24
\mm_interconnect_0|width_adapter_001|Add4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|Add4~0_combout\ = \mm_interconnect_0|width_adapter_001|count\(1) $ (!\mm_interconnect_0|width_adapter_001|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|width_adapter_001|count\(1),
	datad => \mm_interconnect_0|width_adapter_001|count\(0),
	combout => \mm_interconnect_0|width_adapter_001|Add4~0_combout\);

-- Location: LCCOMB_X14_Y28_N4
\mm_interconnect_0|width_adapter_001|count[0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|count[0]~2_combout\ = (!\mm_interconnect_0|width_adapter_001|count[0]~0_combout\ & (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|count[0]~0_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|width_adapter_001|count[0]~2_combout\);

-- Location: FF_X14_Y28_N25
\mm_interconnect_0|width_adapter_001|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|Add4~0_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \mm_interconnect_0|width_adapter_001|ALT_INV_use_reg~q\,
	ena => \mm_interconnect_0|width_adapter_001|count[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|count\(1));

-- Location: LCCOMB_X14_Y28_N30
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ = (!\mm_interconnect_0|width_adapter_001|count\(1) & \mm_interconnect_0|width_adapter_001|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|count\(1),
	datad => \mm_interconnect_0|width_adapter_001|count\(0),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X14_Y28_N0
\mm_interconnect_0|width_adapter_001|use_reg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|use_reg~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\) # (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|use_reg~0_combout\);

-- Location: LCCOMB_X14_Y28_N18
\mm_interconnect_0|width_adapter_001|use_reg~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|use_reg~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ & ((\mm_interconnect_0|width_adapter_001|use_reg~0_combout\) # ((!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ & 
-- \mm_interconnect_0|width_adapter_001|use_reg~q\)))) # (!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ & (((\mm_interconnect_0|width_adapter_001|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \mm_interconnect_0|width_adapter_001|use_reg~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \mm_interconnect_0|width_adapter_001|use_reg~1_combout\);

-- Location: FF_X14_Y28_N19
\mm_interconnect_0|width_adapter_001|use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|use_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|use_reg~q\);

-- Location: LCCOMB_X13_Y25_N20
\mm_interconnect_0|width_adapter_001|out_data[8]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|byteen_reg\(0)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & 
-- (\nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \nios2_qsys_0|d_byteenable\(0),
	datad => \mm_interconnect_0|width_adapter_001|byteen_reg\(0),
	combout => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\);

-- Location: LCCOMB_X14_Y27_N18
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1)) # (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ $ 
-- (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X14_Y27_N20
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\) # ((\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X14_Y27_N28
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\ = (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\);

-- Location: FF_X14_Y27_N29
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X14_Y27_N26
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\);

-- Location: FF_X14_Y27_N27
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X14_Y27_N0
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ = (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ $ 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X14_Y28_N2
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # (!\mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\,
	datac => \mm_interconnect_0|width_adapter_001|out_data[8]~2_combout\,
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X11_Y28_N28
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X13_Y28_N2
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X13_Y28_N28
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\) # ((!\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (!\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X13_Y28_N6
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ = (!\nios2_qsys_0|W_alu_result\(8) & (!\nios2_qsys_0|W_alu_result\(9) & (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ & \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(8),
	datab => \nios2_qsys_0|W_alu_result\(9),
	datac => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X13_Y28_N16
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ & \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\);

-- Location: LCCOMB_X13_Y28_N0
\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\) # ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X13_Y28_N1
\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X13_Y28_N18
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ = (!\nios2_qsys_0|d_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\) # (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X12_Y26_N16
\nios2_qsys_0|E_st_stall\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_stall~combout\ = (\nios2_qsys_0|d_write_nxt~0_combout\) # ((\nios2_qsys_0|d_write~q\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\) # 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \nios2_qsys_0|d_write~q\,
	datad => \nios2_qsys_0|d_write_nxt~0_combout\,
	combout => \nios2_qsys_0|E_st_stall~combout\);

-- Location: FF_X12_Y26_N17
\nios2_qsys_0|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_stall~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_write~q\);

-- Location: LCCOMB_X13_Y28_N22
\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ = (\nios2_qsys_0|d_write~q\ & !\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\);

-- Location: FF_X11_Y28_N9
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LCCOMB_X11_Y28_N8
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\)))) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X11_Y28_N10
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X11_Y28_N11
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X11_Y28_N22
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X11_Y28_N15
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LCCOMB_X11_Y28_N14
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\ & ((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\) # 
-- (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X11_Y25_N28
\nios2_qsys_0|i_read_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|i_read_nxt~0_combout\ = (!\nios2_qsys_0|W_valid~q\ & ((\nios2_qsys_0|i_read~q\) # (\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_valid~q\,
	datac => \nios2_qsys_0|i_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|i_read_nxt~0_combout\);

-- Location: FF_X11_Y25_N29
\nios2_qsys_0|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|i_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|i_read~q\);

-- Location: LCCOMB_X10_Y28_N16
\mm_interconnect_0|addr_router|Equal1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router|Equal1~0_combout\ = (\nios2_qsys_0|F_pc\(10) & (\nios2_qsys_0|F_pc\(9) & \nios2_qsys_0|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datac => \nios2_qsys_0|F_pc\(9),
	datad => \nios2_qsys_0|F_pc\(11),
	combout => \mm_interconnect_0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X11_Y25_N0
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ = (\nios2_qsys_0|i_read~q\ & (((!\mm_interconnect_0|addr_router|Equal1~0_combout\)))) # (!\nios2_qsys_0|i_read~q\ & ((\mm_interconnect_0|addr_router|Equal1~0_combout\ & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))) # (!\mm_interconnect_0|addr_router|Equal1~0_combout\ & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios2_qsys_0|i_read~q\,
	datac => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X12_Y28_N22
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X11_Y25_N26
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ & (((\mm_interconnect_0|addr_router|Equal1~0_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (!\mm_interconnect_0|addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\,
	datac => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X11_Y25_N30
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ = (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\) # ((\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: FF_X11_Y25_N31
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X11_Y25_N16
\mm_interconnect_0|cmd_xbar_demux|src0_valid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ & !\nios2_qsys_0|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datad => \nios2_qsys_0|i_read~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X10_Y28_N18
\mm_interconnect_0|cmd_xbar_demux|src0_valid~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ = (\nios2_qsys_0|F_pc\(10) & (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (\nios2_qsys_0|F_pc\(9) & \nios2_qsys_0|F_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \nios2_qsys_0|F_pc\(9),
	datad => \nios2_qsys_0|F_pc\(11),
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X9_Y27_N2
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X9_Y27_N3
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X10_Y27_N24
\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ & 
-- !\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X10_Y27_N22
\mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X10_Y27_N18
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X10_Y27_N19
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X10_Y27_N20
\mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & (\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\)) # (!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: FF_X10_Y27_N25
\mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X10_Y27_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\nios2_qsys_0|hbreak_enabled~q\ & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X10_Y27_N29
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X10_Y27_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|debugaccess~q\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|debugaccess~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X16_Y26_N12
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X16_Y26_N13
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X16_Y26_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\)))) # (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X13_Y24_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~23_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~23_combout\);

-- Location: FF_X13_Y24_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(17));

-- Location: FF_X13_Y20_N15
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X13_Y20_N16
\nios2_qsys_0|F_iw[17]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~42_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios2_qsys_0|F_iw[17]~42_combout\);

-- Location: LCCOMB_X13_Y20_N30
\nios2_qsys_0|F_iw[17]~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~43_combout\ = (\nios2_qsys_0|F_iw[17]~42_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[17]~42_combout\,
	combout => \nios2_qsys_0|F_iw[17]~43_combout\);

-- Location: FF_X13_Y20_N31
\nios2_qsys_0|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[17]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(17));

-- Location: LCCOMB_X11_Y21_N16
\nios2_qsys_0|D_dst_regnum[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[0]~1_combout\ = (\nios2_qsys_0|D_dst_regnum[4]~0_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(22)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(17),
	datab => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[4]~0_combout\,
	datad => \nios2_qsys_0|D_iw\(22),
	combout => \nios2_qsys_0|D_dst_regnum[0]~1_combout\);

-- Location: FF_X11_Y21_N17
\nios2_qsys_0|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(0));

-- Location: LCCOMB_X6_Y22_N4
\nios2_qsys_0|E_src1[10]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[10]~3_combout\ = (\nios2_qsys_0|R_src1~40_combout\ & (\nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_qsys_0|R_src1~40_combout\ & ((\nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios2_qsys_0|R_src1~40_combout\,
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|E_src1[10]~3_combout\);

-- Location: FF_X6_Y22_N5
\nios2_qsys_0|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[10]~3_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(10));

-- Location: LCCOMB_X8_Y27_N4
\nios2_qsys_0|F_pc[8]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[8]~0_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~20_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~20_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~20_combout\,
	combout => \nios2_qsys_0|F_pc[8]~0_combout\);

-- Location: FF_X8_Y27_N5
\nios2_qsys_0|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[8]~0_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(8));

-- Location: LCCOMB_X12_Y24_N10
\mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\nios2_qsys_0|F_pc\(8) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(10))))) # (!\nios2_qsys_0|F_pc\(8) & 
-- (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(8),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|W_alu_result\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X12_Y24_N11
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8));

-- Location: LCCOMB_X13_Y24_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~17_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\) # ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~17_combout\);

-- Location: FF_X13_Y24_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(16));

-- Location: FF_X13_Y20_N9
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X13_Y20_N10
\nios2_qsys_0|F_iw[16]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[16]~30_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios2_qsys_0|F_iw[16]~30_combout\);

-- Location: LCCOMB_X13_Y20_N12
\nios2_qsys_0|F_iw[16]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[16]~31_combout\ = (\nios2_qsys_0|F_iw[16]~30_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[16]~30_combout\,
	combout => \nios2_qsys_0|F_iw[16]~31_combout\);

-- Location: FF_X13_Y20_N13
\nios2_qsys_0|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[16]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(16));

-- Location: LCCOMB_X10_Y19_N28
\nios2_qsys_0|Equal2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~8_combout\ = (!\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(12) & (!\nios2_qsys_0|D_iw\(11) & \nios2_qsys_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	combout => \nios2_qsys_0|Equal2~8_combout\);

-- Location: LCCOMB_X13_Y19_N24
\nios2_qsys_0|D_ctrl_logic~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~8_combout\ = (\nios2_qsys_0|Equal2~8_combout\) # ((\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|Equal2~4_combout\) # (!\nios2_qsys_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~8_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_logic~9_combout\,
	datad => \nios2_qsys_0|Equal2~4_combout\,
	combout => \nios2_qsys_0|D_ctrl_logic~8_combout\);

-- Location: FF_X13_Y19_N25
\nios2_qsys_0|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_logic~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_logic~q\);

-- Location: LCCOMB_X9_Y26_N2
\nios2_qsys_0|W_alu_result[13]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[13]~0_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[13]~1_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_arith_result[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[13]~1_combout\,
	datad => \nios2_qsys_0|E_arith_result[13]~0_combout\,
	combout => \nios2_qsys_0|W_alu_result[13]~0_combout\);

-- Location: FF_X9_Y26_N3
\nios2_qsys_0|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[13]~0_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~36_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(13));

-- Location: LCCOMB_X12_Y24_N0
\mm_interconnect_0|addr_router_001|Equal1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~0_combout\ = (\nios2_qsys_0|W_alu_result\(13) & (\nios2_qsys_0|W_alu_result\(11) & !\nios2_qsys_0|W_alu_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(13),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \nios2_qsys_0|W_alu_result\(12),
	combout => \mm_interconnect_0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X13_Y28_N8
\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & \nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\);

-- Location: LCCOMB_X10_Y27_N0
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\) # (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X9_Y27_N9
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X10_Y27_N4
\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\ & (((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1) & !\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\)) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X10_Y27_N5
\mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: FF_X12_Y28_N9
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\);

-- Location: LCCOMB_X12_Y28_N8
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X12_Y28_N31
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LCCOMB_X12_Y28_N30
\mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X11_Y26_N14
\nios2_qsys_0|F_iw[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[4]~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[4]~0_combout\);

-- Location: LCCOMB_X11_Y26_N26
\nios2_qsys_0|F_iw[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[4]~1_combout\ = (\nios2_qsys_0|F_iw[4]~0_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & \nios2_qsys_0|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[4]~0_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[4]~1_combout\);

-- Location: FF_X11_Y26_N27
\nios2_qsys_0|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[4]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(4));

-- Location: LCCOMB_X13_Y19_N12
\nios2_qsys_0|D_ctrl_ld~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_ld~4_combout\ = (\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(1) & ((\nios2_qsys_0|D_iw\(2)) # (!\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_ld~4_combout\);

-- Location: FF_X13_Y19_N13
\nios2_qsys_0|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_ld~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_ld~q\);

-- Location: LCCOMB_X12_Y25_N14
\nios2_qsys_0|d_read_nxt\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_read_nxt~combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & ((\nios2_qsys_0|E_new_inst~q\) # ((\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))) # 
-- (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_new_inst~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|d_read_nxt~combout\);

-- Location: FF_X12_Y25_N15
\nios2_qsys_0|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_read_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_read~q\);

-- Location: LCCOMB_X12_Y25_N8
\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\) # ((\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X12_Y25_N9
\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X10_Y28_N12
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- \nios2_qsys_0|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \nios2_qsys_0|d_read~q\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X10_Y28_N14
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # ((\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X11_Y28_N12
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X11_Y28_N26
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X11_Y28_N27
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X11_Y28_N3
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\);

-- Location: LCCOMB_X11_Y28_N2
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X11_Y28_N19
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LCCOMB_X11_Y28_N18
\mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\ & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X15_Y23_N10
\nios2_qsys_0|F_iw[6]~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~36_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \nios2_qsys_0|F_iw[6]~36_combout\);

-- Location: LCCOMB_X12_Y21_N22
\nios2_qsys_0|F_iw[6]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~37_combout\ = (\nios2_qsys_0|F_iw[6]~36_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|F_iw[6]~36_combout\,
	combout => \nios2_qsys_0|F_iw[6]~37_combout\);

-- Location: FF_X12_Y21_N23
\nios2_qsys_0|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[6]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(6));

-- Location: LCCOMB_X10_Y19_N4
\nios2_qsys_0|Equal101~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~6_combout\ = (\nios2_qsys_0|Equal101~2_combout\ & (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~2_combout\,
	datab => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|Equal101~6_combout\);

-- Location: FF_X10_Y19_N5
\nios2_qsys_0|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|Equal101~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X8_Y19_N2
\nios2_qsys_0|E_wrctl_bstatus~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_wrctl_bstatus~0_combout\ = (!\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|R_ctrl_wrctl_inst~q\ & !\nios2_qsys_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|D_iw\(7),
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	datad => \nios2_qsys_0|D_iw\(6),
	combout => \nios2_qsys_0|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X8_Y19_N12
\nios2_qsys_0|W_bstatus_reg_inst_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_break~q\ & ((\nios2_qsys_0|E_wrctl_bstatus~0_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|E_wrctl_bstatus~0_combout\ & (\nios2_qsys_0|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_bstatus_reg~q\,
	datab => \nios2_qsys_0|E_wrctl_bstatus~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X9_Y21_N14
\nios2_qsys_0|D_ctrl_crst~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~0_combout\ = (\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X8_Y19_N8
\nios2_qsys_0|D_ctrl_crst~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~1_combout\ = (\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_crst~1_combout\);

-- Location: FF_X8_Y19_N9
\nios2_qsys_0|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_crst~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_crst~q\);

-- Location: LCCOMB_X8_Y19_N20
\nios2_qsys_0|E_wrctl_estatus~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_wrctl_estatus~0_combout\ = (!\nios2_qsys_0|D_iw\(8) & (!\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|R_ctrl_wrctl_inst~q\ & \nios2_qsys_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|D_iw\(7),
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	datad => \nios2_qsys_0|D_iw\(6),
	combout => \nios2_qsys_0|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X8_Y19_N6
\nios2_qsys_0|W_estatus_reg_inst_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & ((\nios2_qsys_0|E_wrctl_estatus~0_combout\ & (\nios2_qsys_0|E_src1\(0))) # (!\nios2_qsys_0|E_wrctl_estatus~0_combout\ & ((\nios2_qsys_0|W_estatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(0),
	datab => \nios2_qsys_0|W_estatus_reg~q\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	datad => \nios2_qsys_0|E_wrctl_estatus~0_combout\,
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X8_Y19_N4
\nios2_qsys_0|W_estatus_reg_inst_nxt~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ = (!\nios2_qsys_0|R_ctrl_crst~q\ & ((\nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|R_ctrl_exception~q\ & \nios2_qsys_0|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\,
	datab => \nios2_qsys_0|R_ctrl_crst~q\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	datad => \nios2_qsys_0|W_status_reg_pie~q\,
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X8_Y19_N5
\nios2_qsys_0|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_estatus_reg~q\);

-- Location: LCCOMB_X8_Y19_N14
\nios2_qsys_0|E_wrctl_status~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_wrctl_status~0_combout\ = (!\nios2_qsys_0|D_iw\(8) & (!\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|R_ctrl_wrctl_inst~q\ & !\nios2_qsys_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|D_iw\(7),
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	datad => \nios2_qsys_0|D_iw\(6),
	combout => \nios2_qsys_0|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X8_Y19_N0
\nios2_qsys_0|W_status_reg_pie_inst_nxt~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ = (\nios2_qsys_0|E_wrctl_status~0_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|E_wrctl_status~0_combout\ & (\nios2_qsys_0|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_status_reg_pie~q\,
	datac => \nios2_qsys_0|E_wrctl_status~0_combout\,
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X8_Y19_N18
\nios2_qsys_0|W_status_reg_pie_inst_nxt~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ = (\nios2_qsys_0|Equal101~5_combout\ & (\nios2_qsys_0|W_bstatus_reg~q\ & ((\nios2_qsys_0|D_iw\(14))))) # (!\nios2_qsys_0|Equal101~5_combout\ & (((\nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_bstatus_reg~q\,
	datab => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|Equal101~5_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X8_Y19_N28
\nios2_qsys_0|W_status_reg_pie_inst_nxt~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~5_combout\ = (\nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\) # ((\nios2_qsys_0|Equal101~5_combout\ & (\nios2_qsys_0|W_estatus_reg~q\ & !\nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~5_combout\,
	datab => \nios2_qsys_0|W_estatus_reg~q\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X8_Y19_N16
\nios2_qsys_0|W_status_reg_pie_inst_nxt~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~6_combout\ = (!\nios2_qsys_0|R_ctrl_break~q\ & (!\nios2_qsys_0|R_ctrl_crst~q\ & (!\nios2_qsys_0|R_ctrl_exception~q\ & \nios2_qsys_0|W_status_reg_pie_inst_nxt~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_break~q\,
	datab => \nios2_qsys_0|R_ctrl_crst~q\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	datad => \nios2_qsys_0|W_status_reg_pie_inst_nxt~5_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~6_combout\);

-- Location: FF_X8_Y19_N17
\nios2_qsys_0|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_status_reg_pie_inst_nxt~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_status_reg_pie~q\);

-- Location: LCCOMB_X8_Y19_N22
\nios2_qsys_0|W_bstatus_reg_inst_nxt~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ = (\nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|W_status_reg_pie~q\ & \nios2_qsys_0|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\,
	datab => \nios2_qsys_0|W_status_reg_pie~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X8_Y19_N23
\nios2_qsys_0|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_bstatus_reg~q\);

-- Location: LCCOMB_X8_Y19_N10
\nios2_qsys_0|E_control_rd_data[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~0_combout\ = (\nios2_qsys_0|D_iw\(6) & (\nios2_qsys_0|D_iw\(7))) # (!\nios2_qsys_0|D_iw\(6) & ((\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|W_bstatus_reg~q\)) # (!\nios2_qsys_0|D_iw\(7) & 
-- ((\nios2_qsys_0|W_status_reg_pie~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(6),
	datab => \nios2_qsys_0|D_iw\(7),
	datac => \nios2_qsys_0|W_bstatus_reg~q\,
	datad => \nios2_qsys_0|W_status_reg_pie~q\,
	combout => \nios2_qsys_0|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X8_Y19_N26
\nios2_qsys_0|E_control_rd_data[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~1_combout\ = (!\nios2_qsys_0|D_iw\(8) & ((\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & (!\nios2_qsys_0|D_iw\(6))) # (!\nios2_qsys_0|E_control_rd_data[0]~0_combout\ & (\nios2_qsys_0|D_iw\(6) & 
-- \nios2_qsys_0|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_control_rd_data[0]~0_combout\,
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|W_estatus_reg~q\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|E_control_rd_data[0]~1_combout\);

-- Location: FF_X8_Y19_N27
\nios2_qsys_0|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_control_rd_data[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_control_rd_data\(0));

-- Location: LCCOMB_X8_Y25_N10
\nios2_qsys_0|W_rf_wr_data[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~1_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & ((\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|W_control_rd_data\(0))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_control_rd_data\(0),
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|W_alu_result\(0),
	datad => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X8_Y25_N0
\nios2_qsys_0|W_rf_wr_data[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~0_combout\ = (\nios2_qsys_0|R_ctrl_br_cmp~q\ & \nios2_qsys_0|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|W_cmp_result~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X14_Y21_N2
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & (((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\);

-- Location: LCCOMB_X16_Y23_N0
\mm_interconnect_0|width_adapter|data_reg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter|data_reg~0_combout\ = (!\mm_interconnect_0|width_adapter|always10~0_combout\ & ((\mm_interconnect_0|width_adapter|data_reg\(0)) # ((!\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\ & 
-- \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	datac => \mm_interconnect_0|width_adapter|data_reg\(0),
	datad => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|width_adapter|data_reg~0_combout\);

-- Location: FF_X16_Y23_N1
\mm_interconnect_0|width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter|data_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter|data_reg\(0));

-- Location: LCCOMB_X16_Y23_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\ = (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\ & \mm_interconnect_0|width_adapter|data_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]~q\,
	datad => \mm_interconnect_0|width_adapter|data_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\);

-- Location: LCCOMB_X12_Y23_N22
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\ = (\mm_interconnect_0|width_adapter|out_valid~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\) # ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0) & 
-- !\mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6_combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|width_adapter|out_valid~0_combout\,
	datad => \mm_interconnect_0|width_adapter|ShiftLeft2~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\);

-- Location: LCCOMB_X12_Y23_N2
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(0))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\);

-- Location: FF_X12_Y23_N3
\nios2_qsys_0|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X8_Y25_N28
\nios2_qsys_0|W_rf_wr_data[0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~2_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & ((\nios2_qsys_0|W_rf_wr_data[0]~1_combout\) # ((\nios2_qsys_0|W_rf_wr_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_rf_wr_data[0]~1_combout\,
	datab => \nios2_qsys_0|W_rf_wr_data[0]~0_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(0),
	combout => \nios2_qsys_0|W_rf_wr_data[0]~2_combout\);

-- Location: FF_X6_Y20_N19
\nios2_qsys_0|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(1));

-- Location: LCCOMB_X14_Y24_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\nios2_qsys_0|d_writedata\(1) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X14_Y24_N21
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(1));

-- Location: LCCOMB_X14_Y24_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\) # ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(1) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(1),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X14_Y24_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X15_Y27_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(35))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X15_Y27_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(34));

-- Location: FF_X15_Y24_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X17_Y25_N0
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X18_Y26_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X18_Y26_N23
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X13_Y24_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X14_Y23_N18
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27))))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X14_Y23_N19
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X16_Y25_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X16_Y25_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X15_Y25_N28
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(24),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X15_Y25_N14
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(26)) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X15_Y25_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(25));

-- Location: FF_X15_Y25_N31
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X15_Y25_N30
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X14_Y24_N6
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ = (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ 
-- & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\) # ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(0) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X14_Y24_N7
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X19_Y27_N26
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X19_Y27_N27
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X19_Y27_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X19_Y27_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X19_Y27_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X20_Y27_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X20_Y27_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X21_Y27_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X21_Y26_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X21_Y26_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X21_Y26_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X21_Y26_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X21_Y26_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X21_Y26_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X21_Y26_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X21_Y26_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X21_Y26_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X22_Y28_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X22_Y28_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\);

-- Location: LCCOMB_X22_Y28_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCCOMB_X21_Y28_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X21_Y28_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\);

-- Location: FF_X22_Y28_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X22_Y28_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\);

-- Location: LCCOMB_X22_Y28_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\);

-- Location: FF_X22_Y28_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X22_Y28_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X22_Y28_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X22_Y28_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: FF_X22_Y28_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: FF_X22_Y28_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X22_Y28_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X22_Y28_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X22_Y28_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X21_Y28_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout\);

-- Location: FF_X22_Y28_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X22_Y28_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X22_Y28_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X22_Y28_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: FF_X22_Y28_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X22_Y28_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X22_Y28_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X22_Y28_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X22_Y28_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X22_Y28_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X21_Y27_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X21_Y27_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X21_Y27_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X21_Y27_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X21_Y27_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X20_Y26_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X21_Y27_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X20_Y26_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X20_Y26_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X20_Y26_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X20_Y26_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X20_Y26_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X20_Y26_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X20_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X20_Y26_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X20_Y26_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X22_Y26_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X22_Y26_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: LCCOMB_X21_Y28_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\);

-- Location: FF_X22_Y26_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X22_Y26_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\);

-- Location: FF_X22_Y26_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X22_Y26_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: FF_X22_Y26_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X22_Y26_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: FF_X22_Y26_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X22_Y26_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X22_Y26_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\);

-- Location: FF_X22_Y26_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X22_Y26_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\);

-- Location: LCCOMB_X22_Y26_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\);

-- Location: LCCOMB_X22_Y26_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X22_Y26_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X21_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X20_Y26_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X20_Y26_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X22_Y26_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X22_Y26_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X21_Y26_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X22_Y26_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: FF_X20_Y26_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X20_Y26_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X21_Y26_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: FF_X20_Y26_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X22_Y26_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X22_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X21_Y26_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X21_Y26_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X21_Y26_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X21_Y26_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X21_Y26_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X21_Y26_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X21_Y26_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X21_Y27_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X21_Y27_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: FF_X21_Y27_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X21_Y27_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X16_Y24_N16
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21) & 
-- (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X16_Y24_N17
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X15_Y25_N20
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg\(21),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X15_Y25_N4
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(23)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\)))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ & 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X15_Y25_N5
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(22));

-- Location: FF_X17_Y25_N15
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X18_Y25_N3
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetrequest~q\);

-- Location: IOIBUF_X20_Y31_N1
\resetn_reset_n~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_resetn_reset_n,
	o => \resetn_reset_n~input_o\);

-- Location: LCCOMB_X18_Y25_N2
\rst_controller|merged_reset~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|merged_reset~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetrequest~q\) # (!\resetn_reset_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetrequest~q\,
	datad => \resetn_reset_n~input_o\,
	combout => \rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G10
\rst_controller|merged_reset~0clkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X14_Y19_N15
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X14_Y19_N19
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X14_Y19_N22
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X14_Y19_N23
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X14_Y19_N11
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X14_Y19_N20
\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X14_Y19_N21
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X14_Y19_N0
\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X14_Y19_N1
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X14_Y19_N30
\rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X14_Y19_N31
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X14_Y19_N26
\rst_controller|r_sync_rst_chain~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|r_sync_rst_chain\(3) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(3),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X14_Y19_N27
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X14_Y19_N4
\rst_controller|r_sync_rst_chain~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|r_sync_rst_chain\(2) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X14_Y19_N5
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X14_Y19_N6
\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X14_Y19_N7
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X14_Y19_N2
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X14_Y19_N3
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X14_Y19_N24
\rst_controller|WideOr0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller|r_sync_rst_chain\(1) & \rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(1),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X14_Y19_N25
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G12
\rst_controller|r_sync_rst~clkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X12_Y25_N7
\nios2_qsys_0|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_aligning_data~q\);

-- Location: LCCOMB_X12_Y25_N12
\nios2_qsys_0|av_ld_aligning_data_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|Equal1~0_combout\ $ (!\nios2_qsys_0|av_ld_align_cycle\(0))) # (!\nios2_qsys_0|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_align_cycle\(1),
	datac => \nios2_qsys_0|Equal1~0_combout\,
	datad => \nios2_qsys_0|av_ld_align_cycle\(0),
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X13_Y19_N10
\nios2_qsys_0|av_ld_aligning_data_nxt~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ = (!\nios2_qsys_0|D_iw\(4) & !\nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X12_Y25_N6
\nios2_qsys_0|av_ld_aligning_data_nxt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\) # ((\nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ & (\nios2_qsys_0|d_read~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X12_Y26_N23
\nios2_qsys_0|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X12_Y26_N22
\nios2_qsys_0|av_ld_waiting_for_data_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ = (\nios2_qsys_0|av_ld_waiting_for_data~q\ & (((\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)) # (!\nios2_qsys_0|d_read~q\))) # 
-- (!\nios2_qsys_0|av_ld_waiting_for_data~q\ & (((\nios2_qsys_0|E_ld_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \nios2_qsys_0|E_ld_stall~0_combout\,
	datac => \nios2_qsys_0|av_ld_waiting_for_data~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X11_Y26_N30
\nios2_qsys_0|E_stall~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~0_combout\ = (\nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\) # ((\nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\ & !\nios2_qsys_0|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_ld_aligning_data_nxt~2_combout\,
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	combout => \nios2_qsys_0|E_stall~0_combout\);

-- Location: LCCOMB_X11_Y26_N20
\nios2_qsys_0|W_valid~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_valid~2_combout\ = (\nios2_qsys_0|E_valid~q\ & (!\nios2_qsys_0|E_stall~3_combout\ & ((!\nios2_qsys_0|R_ctrl_ld~q\) # (!\nios2_qsys_0|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~0_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|E_stall~3_combout\,
	combout => \nios2_qsys_0|W_valid~2_combout\);

-- Location: FF_X11_Y26_N21
\nios2_qsys_0|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_valid~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_valid~q\);

-- Location: LCCOMB_X11_Y26_N2
\nios2_qsys_0|wait_for_one_post_bret_inst~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ = (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ & ((\nios2_qsys_0|hbreak_enabled~q\) # 
-- ((!\nios2_qsys_0|F_valid~0_combout\ & \nios2_qsys_0|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_valid~0_combout\,
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X11_Y26_N3
\nios2_qsys_0|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X18_Y25_N8
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\ & 
-- !\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X18_Y25_N9
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X14_Y25_N24
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\))) # 
-- (!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X17_Y25_N22
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((!\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20) & 
-- \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	combout => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X14_Y25_N25
\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\,
	sload => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X11_Y26_N16
\nios2_qsys_0|hbreak_pending_nxt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_pending_nxt~0_combout\ = (!\nios2_qsys_0|hbreak_enabled~q\ & ((\nios2_qsys_0|hbreak_pending~q\) # (\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|hbreak_pending~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|hbreak_pending_nxt~0_combout\);

-- Location: FF_X11_Y26_N17
\nios2_qsys_0|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|hbreak_pending~q\);

-- Location: LCCOMB_X11_Y26_N12
\nios2_qsys_0|hbreak_req~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_req~0_combout\ = (\nios2_qsys_0|W_valid~q\ & (((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\) # (\nios2_qsys_0|hbreak_pending~q\)))) # (!\nios2_qsys_0|W_valid~q\ 
-- & (!\nios2_qsys_0|wait_for_one_post_bret_inst~q\ & ((\nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\) # (\nios2_qsys_0|hbreak_pending~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_valid~q\,
	datab => \nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	datac => \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_qsys_0|hbreak_pending~q\,
	combout => \nios2_qsys_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X12_Y20_N18
\nios2_qsys_0|F_iw[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[11]~20_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & 
-- (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[11]~20_combout\);

-- Location: LCCOMB_X12_Y20_N0
\nios2_qsys_0|F_iw[11]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[11]~21_combout\ = (\nios2_qsys_0|F_iw[11]~20_combout\) # ((\nios2_qsys_0|hbreak_req~0_combout\ & !\nios2_qsys_0|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|F_iw[11]~20_combout\,
	combout => \nios2_qsys_0|F_iw[11]~21_combout\);

-- Location: FF_X12_Y20_N1
\nios2_qsys_0|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[11]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(11));

-- Location: LCCOMB_X10_Y19_N0
\nios2_qsys_0|D_ctrl_exception~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~0_combout\ = ((\nios2_qsys_0|D_iw\(14) & !\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X10_Y19_N10
\nios2_qsys_0|D_ctrl_exception~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~1_combout\ = (\nios2_qsys_0|D_ctrl_exception~0_combout\) # (((\nios2_qsys_0|D_iw\(16)) # (!\nios2_qsys_0|D_ctrl_retaddr~0_combout\)) # (!\nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~0_combout\,
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X9_Y19_N10
\nios2_qsys_0|D_ctrl_exception~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~3_combout\ = (\nios2_qsys_0|D_iw\(13) & (((\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X9_Y19_N20
\nios2_qsys_0|D_ctrl_exception~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~4_combout\ = (\nios2_qsys_0|D_ctrl_exception~3_combout\ & (!\nios2_qsys_0|D_iw\(15) & (\nios2_qsys_0|Equal2~5_combout\ & \nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~3_combout\,
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X10_Y19_N14
\nios2_qsys_0|D_ctrl_exception\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~combout\ = ((\nios2_qsys_0|D_ctrl_exception~4_combout\) # ((\nios2_qsys_0|Equal2~10_combout\) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\))) # (!\nios2_qsys_0|D_ctrl_exception~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	datab => \nios2_qsys_0|D_ctrl_exception~4_combout\,
	datac => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	datad => \nios2_qsys_0|Equal2~10_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~combout\);

-- Location: FF_X10_Y19_N15
\nios2_qsys_0|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_exception~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_exception~q\);

-- Location: LCCOMB_X8_Y25_N12
\nios2_qsys_0|F_pc_no_crst_nxt[10]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[10]~2_combout\ = (\nios2_qsys_0|F_pc_plus_one[10]~20_combout\ & (!\nios2_qsys_0|R_ctrl_break~q\ & ((\nios2_qsys_0|R_ctrl_exception~q\) # (!\nios2_qsys_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_exception~q\,
	datab => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|F_pc_sel_nxt~0_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[10]~2_combout\);

-- Location: LCCOMB_X8_Y25_N30
\nios2_qsys_0|E_arith_result[12]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[12]~5_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~24_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|Add1~24_combout\,
	datad => \nios2_qsys_0|Add2~24_combout\,
	combout => \nios2_qsys_0|E_arith_result[12]~5_combout\);

-- Location: LCCOMB_X8_Y25_N8
\nios2_qsys_0|F_pc_no_crst_nxt[10]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[10]~3_combout\ = (!\nios2_qsys_0|F_pc_no_crst_nxt[10]~2_combout\ & (!\nios2_qsys_0|R_ctrl_exception~q\ & ((!\nios2_qsys_0|E_arith_result[12]~5_combout\) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_no_crst_nxt[10]~2_combout\,
	datab => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_qsys_0|E_arith_result[12]~5_combout\,
	datad => \nios2_qsys_0|R_ctrl_exception~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[10]~3_combout\);

-- Location: FF_X8_Y25_N9
\nios2_qsys_0|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[10]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(10));

-- Location: LCCOMB_X10_Y28_N20
\mm_interconnect_0|cmd_xbar_demux|src1_valid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (((!\nios2_qsys_0|F_pc\(11)) # (!\nios2_qsys_0|F_pc\(9))) # (!\nios2_qsys_0|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \nios2_qsys_0|F_pc\(9),
	datad => \nios2_qsys_0|F_pc\(11),
	combout => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X13_Y28_N4
\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (!\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (!\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- ((\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\) # (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X10_Y28_N2
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X10_Y28_N1
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X10_Y28_N24
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0) 
-- & !\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X10_Y28_N10
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X10_Y28_N11
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X10_Y28_N22
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X10_Y28_N23
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X10_Y28_N8
\mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)))) # (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X11_Y28_N20
\onchip_memory2_0|wren~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|wren~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X12_Y20_N22
\nios2_qsys_0|F_iw[12]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~24_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \nios2_qsys_0|F_iw[12]~24_combout\);

-- Location: LCCOMB_X12_Y20_N26
\nios2_qsys_0|F_iw[12]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~25_combout\ = (\nios2_qsys_0|F_iw[12]~24_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[12]~24_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[12]~25_combout\);

-- Location: FF_X12_Y20_N27
\nios2_qsys_0|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[12]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(12));

-- Location: LCCOMB_X10_Y19_N6
\nios2_qsys_0|D_ctrl_break~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~0_combout\ = (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X10_Y19_N30
\nios2_qsys_0|D_ctrl_break~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~1_combout\ = (\nios2_qsys_0|D_ctrl_break~0_combout\ & !\nios2_qsys_0|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_break~0_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_break~1_combout\);

-- Location: FF_X10_Y19_N31
\nios2_qsys_0|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_break~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_break~q\);

-- Location: LCCOMB_X8_Y19_N24
\nios2_qsys_0|hbreak_enabled~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_enabled~0_combout\ = (\nios2_qsys_0|R_ctrl_break~q\) # ((\nios2_qsys_0|hbreak_enabled~q\ & ((!\nios2_qsys_0|Equal101~5_combout\) # (!\nios2_qsys_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_break~q\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|Equal101~5_combout\,
	combout => \nios2_qsys_0|hbreak_enabled~0_combout\);

-- Location: FF_X8_Y19_N25
\nios2_qsys_0|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|hbreak_enabled~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|hbreak_enabled~q\);

-- Location: LCCOMB_X11_Y20_N26
\nios2_qsys_0|F_iw[25]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~10_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \nios2_qsys_0|F_iw[25]~10_combout\);

-- Location: LCCOMB_X11_Y20_N2
\nios2_qsys_0|F_iw[25]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~11_combout\ = (\nios2_qsys_0|F_iw[25]~10_combout\ & ((\nios2_qsys_0|hbreak_enabled~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \nios2_qsys_0|F_iw[25]~10_combout\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[25]~11_combout\);

-- Location: FF_X11_Y20_N3
\nios2_qsys_0|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[25]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(25));

-- Location: LCCOMB_X11_Y21_N22
\nios2_qsys_0|D_dst_regnum[3]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[3]~5_combout\ = (\nios2_qsys_0|D_dst_regnum[4]~0_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(25))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(25),
	datab => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[4]~0_combout\,
	datad => \nios2_qsys_0|D_iw\(20),
	combout => \nios2_qsys_0|D_dst_regnum[3]~5_combout\);

-- Location: LCCOMB_X11_Y21_N20
\nios2_qsys_0|D_wr_dst_reg~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~2_combout\ = (\nios2_qsys_0|D_dst_regnum[3]~5_combout\) # ((\nios2_qsys_0|D_dst_regnum[2]~6_combout\) # ((\nios2_qsys_0|D_dst_regnum[1]~3_combout\) # (\nios2_qsys_0|D_dst_regnum[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[3]~5_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[2]~6_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[1]~3_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[4]~4_combout\,
	combout => \nios2_qsys_0|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X11_Y19_N10
\nios2_qsys_0|D_wr_dst_reg~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~3_combout\ = (!\nios2_qsys_0|R_ctrl_br_nxt~0_combout\ & (\nios2_qsys_0|D_wr_dst_reg~4_combout\ & ((\nios2_qsys_0|D_wr_dst_reg~2_combout\) # (\nios2_qsys_0|D_dst_regnum[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_wr_dst_reg~2_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[0]~1_combout\,
	datad => \nios2_qsys_0|D_wr_dst_reg~4_combout\,
	combout => \nios2_qsys_0|D_wr_dst_reg~3_combout\);

-- Location: FF_X11_Y19_N11
\nios2_qsys_0|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_wr_dst_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_wr_dst_reg~q\);

-- Location: LCCOMB_X11_Y25_N8
\nios2_qsys_0|W_rf_wren\ : cycloneiv_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wren~combout\ = (\rst_controller|r_sync_rst~q\) # ((\nios2_qsys_0|R_wr_dst_reg~q\ & \nios2_qsys_0|W_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_wr_dst_reg~q\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \nios2_qsys_0|W_valid~q\,
	combout => \nios2_qsys_0|W_rf_wren~combout\);

-- Location: FF_X6_Y20_N9
\nios2_qsys_0|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(0));

-- Location: LCCOMB_X6_Y25_N28
\mm_interconnect_0|width_adapter_001|data_reg~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~5_combout\ = (\nios2_qsys_0|d_writedata\(24) & !\mm_interconnect_0|width_adapter_001|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(24),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|data_reg~5_combout\);

-- Location: FF_X6_Y25_N29
\mm_interconnect_0|width_adapter_001|data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(16));

-- Location: LCCOMB_X6_Y25_N26
\mm_interconnect_0|width_adapter_001|data_reg~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~2_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(16))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datab => \mm_interconnect_0|width_adapter_001|data_reg\(16),
	datad => \nios2_qsys_0|d_writedata\(16),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~2_combout\);

-- Location: FF_X6_Y25_N27
\mm_interconnect_0|width_adapter_001|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(8));

-- Location: LCCOMB_X6_Y25_N8
\mm_interconnect_0|width_adapter_001|data_reg~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|data_reg~0_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\mm_interconnect_0|width_adapter_001|data_reg\(8))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\nios2_qsys_0|d_writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	datac => \mm_interconnect_0|width_adapter_001|data_reg\(8),
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \mm_interconnect_0|width_adapter_001|data_reg~0_combout\);

-- Location: FF_X6_Y25_N9
\mm_interconnect_0|width_adapter_001|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|width_adapter_001|data_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|width_adapter_001|data_reg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|width_adapter_001|data_reg\(0));

-- Location: LCCOMB_X15_Y21_N26
\mm_interconnect_0|width_adapter_001|out_data[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\ = (\mm_interconnect_0|width_adapter_001|use_reg~q\ & ((\mm_interconnect_0|width_adapter_001|data_reg\(0)))) # (!\mm_interconnect_0|width_adapter_001|use_reg~q\ & (\nios2_qsys_0|d_writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(0),
	datac => \mm_interconnect_0|width_adapter_001|data_reg\(0),
	datad => \mm_interconnect_0|width_adapter_001|use_reg~q\,
	combout => \mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\);

-- Location: LCCOMB_X18_Y20_N0
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~12_combout\ = \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(0) $ (VCC)
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~13\ = CARRY(\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(0),
	datad => VCC,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~12_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~13\);

-- Location: LCCOMB_X20_Y21_N16
\~GND\ : cycloneiv_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X18_Y20_N20
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10_combout\ = (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6) & (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7) & (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(4) & 
-- !\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6),
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7),
	datac => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(4),
	datad => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5),
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10_combout\);

-- Location: LCCOMB_X18_Y20_N18
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9_combout\ = (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(3) & (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(1) & (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(2) & 
-- !\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(3),
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(1),
	datac => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(2),
	datad => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(0),
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9_combout\);

-- Location: LCCOMB_X18_Y20_N22
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10_combout\ & \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10_combout\,
	datad => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9_combout\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11_combout\);

-- Location: LCCOMB_X17_Y21_N8
\can_hw_controller_0|i_can_bsp|Add28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add28~1_combout\ = \can_hw_controller_0|i_can_bsp|bus_free_cnt\(2) $ (((\can_hw_controller_0|i_can_bsp|bus_free_cnt\(1) & \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|Add28~1_combout\);

-- Location: FF_X17_Y21_N25
\can_hw_controller_0|i_can_bsp|node_bus_off_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|node_bus_off_q~q\);

-- Location: LCCOMB_X17_Y21_N18
\can_hw_controller_0|i_can_bsp|reset_mode_q~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|reset_mode_q~0_combout\ = !\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|i_can_bsp|reset_mode_q~0_combout\);

-- Location: FF_X17_Y21_N19
\can_hw_controller_0|i_can_bsp|reset_mode_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|reset_mode_q~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|reset_mode_q~q\);

-- Location: LCCOMB_X17_Y21_N24
\can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0_combout\ = (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & ((\can_hw_controller_0|i_can_bsp|node_bus_off_q~q\) # (\can_hw_controller_0|i_can_bsp|reset_mode_q~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datac => \can_hw_controller_0|i_can_bsp|node_bus_off_q~q\,
	datad => \can_hw_controller_0|i_can_bsp|reset_mode_q~q\,
	combout => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0_combout\);

-- Location: LCCOMB_X17_Y21_N26
\can_hw_controller_0|i_can_bsp|Add28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add28~0_combout\ = \can_hw_controller_0|i_can_bsp|bus_free_cnt\(3) $ (((\can_hw_controller_0|i_can_bsp|bus_free_cnt\(1) & (\can_hw_controller_0|i_can_bsp|bus_free_cnt\(2) & \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(2),
	datac => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(3),
	combout => \can_hw_controller_0|i_can_bsp|Add28~0_combout\);

-- Location: LCCOMB_X17_Y21_N6
\can_hw_controller_0|i_can_bsp|bus_free_cnt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bus_free_cnt~0_combout\ = (\can_hw_controller_0|i_can_bsp|Add28~0_combout\ & (\can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\ & \can_hw_controller_0|i_can_bsp|process_85~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Add28~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\,
	datac => \can_hw_controller_0|i_can_bsp|process_85~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bus_free_cnt~0_combout\);

-- Location: LCCOMB_X15_Y18_N0
\can_hw_controller_0|i_can_btl|seg2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|seg2~0_combout\ = (\can_hw_controller_0|i_can_btl|go_seg2~0_combout\) # ((!\can_hw_controller_0|i_can_btl|go_seg1~1_combout\ & (!\can_hw_controller_0|i_can_btl|go_sync~combout\ & \can_hw_controller_0|i_can_btl|seg2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|go_seg1~1_combout\,
	datab => \can_hw_controller_0|i_can_btl|go_sync~combout\,
	datac => \can_hw_controller_0|i_can_btl|seg2~q\,
	datad => \can_hw_controller_0|i_can_btl|go_seg2~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|seg2~0_combout\);

-- Location: FF_X15_Y18_N1
\can_hw_controller_0|i_can_btl|seg2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|seg2~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|seg2~q\);

-- Location: IOIBUF_X14_Y0_N1
\conduit_end_rx_i~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_conduit_end_rx_i,
	o => \conduit_end_rx_i~input_o\);

-- Location: LCCOMB_X14_Y16_N24
\can_hw_controller_0|rx_sync_tmp~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|rx_sync_tmp~0_combout\ = !\conduit_end_rx_i~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conduit_end_rx_i~input_o\,
	combout => \can_hw_controller_0|rx_sync_tmp~0_combout\);

-- Location: FF_X14_Y16_N25
\can_hw_controller_0|rx_sync_tmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|rx_sync_tmp~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|rx_sync_tmp~q\);

-- Location: FF_X15_Y18_N13
\can_hw_controller_0|rx_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|rx_sync_tmp~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|rx_sync~q\);

-- Location: LCCOMB_X15_Y18_N18
\can_hw_controller_0|i_can_btl|sync_blocked~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|sync_blocked~0_combout\ = (!\can_hw_controller_0|i_can_btl|resync~combout\ & ((\can_hw_controller_0|i_can_btl|go_seg2~0_combout\) # (\can_hw_controller_0|i_can_btl|sync_blocked~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|go_seg2~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|resync~combout\,
	datac => \can_hw_controller_0|i_can_btl|sync_blocked~q\,
	combout => \can_hw_controller_0|i_can_btl|sync_blocked~0_combout\);

-- Location: LCCOMB_X14_Y17_N0
\can_hw_controller_0|i_can_btl|clk_cnt[0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|clk_cnt[0]~7_combout\ = \can_hw_controller_0|i_can_btl|clk_cnt\(0) $ (VCC)
-- \can_hw_controller_0|i_can_btl|clk_cnt[0]~8\ = CARRY(\can_hw_controller_0|i_can_btl|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|clk_cnt\(0),
	datad => VCC,
	combout => \can_hw_controller_0|i_can_btl|clk_cnt[0]~7_combout\,
	cout => \can_hw_controller_0|i_can_btl|clk_cnt[0]~8\);

-- Location: LCCOMB_X14_Y17_N24
\can_hw_controller_0|i_can_btl|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|Equal0~0_combout\ = (!\can_hw_controller_0|i_can_btl|clk_cnt\(3) & (!\can_hw_controller_0|i_can_btl|clk_cnt\(4) & (!\can_hw_controller_0|i_can_btl|clk_cnt\(2) & !\can_hw_controller_0|i_can_btl|clk_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|clk_cnt\(3),
	datab => \can_hw_controller_0|i_can_btl|clk_cnt\(4),
	datac => \can_hw_controller_0|i_can_btl|clk_cnt\(2),
	datad => \can_hw_controller_0|i_can_btl|clk_cnt\(1),
	combout => \can_hw_controller_0|i_can_btl|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y17_N10
\can_hw_controller_0|i_can_btl|clk_cnt[5]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|clk_cnt[5]~17_combout\ = (\can_hw_controller_0|i_can_btl|clk_cnt\(5) & (!\can_hw_controller_0|i_can_btl|clk_cnt[4]~16\)) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(5) & ((\can_hw_controller_0|i_can_btl|clk_cnt[4]~16\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_btl|clk_cnt[5]~18\ = CARRY((!\can_hw_controller_0|i_can_btl|clk_cnt[4]~16\) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|clk_cnt\(5),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_btl|clk_cnt[4]~16\,
	combout => \can_hw_controller_0|i_can_btl|clk_cnt[5]~17_combout\,
	cout => \can_hw_controller_0|i_can_btl|clk_cnt[5]~18\);

-- Location: LCCOMB_X14_Y17_N12
\can_hw_controller_0|i_can_btl|clk_cnt[6]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|clk_cnt[6]~19_combout\ = \can_hw_controller_0|i_can_btl|clk_cnt[5]~18\ $ (!\can_hw_controller_0|i_can_btl|clk_cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_btl|clk_cnt\(6),
	cin => \can_hw_controller_0|i_can_btl|clk_cnt[5]~18\,
	combout => \can_hw_controller_0|i_can_btl|clk_cnt[6]~19_combout\);

-- Location: FF_X14_Y17_N13
\can_hw_controller_0|i_can_btl|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|clk_cnt[6]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_cnt\(6));

-- Location: LCCOMB_X14_Y17_N26
\can_hw_controller_0|i_can_btl|LessThan0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|LessThan0~0_combout\ = (\can_hw_controller_0|i_can_btl|clk_cnt\(5)) # ((\can_hw_controller_0|i_can_btl|clk_cnt\(0)) # ((\can_hw_controller_0|i_can_btl|clk_cnt\(6)) # (!\can_hw_controller_0|i_can_btl|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|clk_cnt\(5),
	datab => \can_hw_controller_0|i_can_btl|clk_cnt\(0),
	datac => \can_hw_controller_0|i_can_btl|Equal0~0_combout\,
	datad => \can_hw_controller_0|i_can_btl|clk_cnt\(6),
	combout => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\);

-- Location: FF_X14_Y17_N1
\can_hw_controller_0|i_can_btl|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|clk_cnt[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_cnt\(0));

-- Location: LCCOMB_X14_Y17_N2
\can_hw_controller_0|i_can_btl|clk_cnt[1]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|clk_cnt[1]~9_combout\ = (\can_hw_controller_0|i_can_btl|clk_cnt\(1) & (!\can_hw_controller_0|i_can_btl|clk_cnt[0]~8\)) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(1) & ((\can_hw_controller_0|i_can_btl|clk_cnt[0]~8\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_btl|clk_cnt[1]~10\ = CARRY((!\can_hw_controller_0|i_can_btl|clk_cnt[0]~8\) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|clk_cnt\(1),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_btl|clk_cnt[0]~8\,
	combout => \can_hw_controller_0|i_can_btl|clk_cnt[1]~9_combout\,
	cout => \can_hw_controller_0|i_can_btl|clk_cnt[1]~10\);

-- Location: FF_X14_Y17_N3
\can_hw_controller_0|i_can_btl|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|clk_cnt[1]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_cnt\(1));

-- Location: LCCOMB_X14_Y17_N4
\can_hw_controller_0|i_can_btl|clk_cnt[2]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|clk_cnt[2]~11_combout\ = (\can_hw_controller_0|i_can_btl|clk_cnt\(2) & (\can_hw_controller_0|i_can_btl|clk_cnt[1]~10\ $ (GND))) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(2) & (!\can_hw_controller_0|i_can_btl|clk_cnt[1]~10\ 
-- & VCC))
-- \can_hw_controller_0|i_can_btl|clk_cnt[2]~12\ = CARRY((\can_hw_controller_0|i_can_btl|clk_cnt\(2) & !\can_hw_controller_0|i_can_btl|clk_cnt[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|clk_cnt\(2),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_btl|clk_cnt[1]~10\,
	combout => \can_hw_controller_0|i_can_btl|clk_cnt[2]~11_combout\,
	cout => \can_hw_controller_0|i_can_btl|clk_cnt[2]~12\);

-- Location: FF_X14_Y17_N5
\can_hw_controller_0|i_can_btl|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|clk_cnt[2]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_cnt\(2));

-- Location: LCCOMB_X14_Y17_N6
\can_hw_controller_0|i_can_btl|clk_cnt[3]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|clk_cnt[3]~13_combout\ = (\can_hw_controller_0|i_can_btl|clk_cnt\(3) & (!\can_hw_controller_0|i_can_btl|clk_cnt[2]~12\)) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(3) & ((\can_hw_controller_0|i_can_btl|clk_cnt[2]~12\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_btl|clk_cnt[3]~14\ = CARRY((!\can_hw_controller_0|i_can_btl|clk_cnt[2]~12\) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|clk_cnt\(3),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_btl|clk_cnt[2]~12\,
	combout => \can_hw_controller_0|i_can_btl|clk_cnt[3]~13_combout\,
	cout => \can_hw_controller_0|i_can_btl|clk_cnt[3]~14\);

-- Location: FF_X14_Y17_N7
\can_hw_controller_0|i_can_btl|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|clk_cnt[3]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_cnt\(3));

-- Location: LCCOMB_X14_Y17_N8
\can_hw_controller_0|i_can_btl|clk_cnt[4]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|clk_cnt[4]~15_combout\ = (\can_hw_controller_0|i_can_btl|clk_cnt\(4) & (\can_hw_controller_0|i_can_btl|clk_cnt[3]~14\ $ (GND))) # (!\can_hw_controller_0|i_can_btl|clk_cnt\(4) & (!\can_hw_controller_0|i_can_btl|clk_cnt[3]~14\ 
-- & VCC))
-- \can_hw_controller_0|i_can_btl|clk_cnt[4]~16\ = CARRY((\can_hw_controller_0|i_can_btl|clk_cnt\(4) & !\can_hw_controller_0|i_can_btl|clk_cnt[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|clk_cnt\(4),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_btl|clk_cnt[3]~14\,
	combout => \can_hw_controller_0|i_can_btl|clk_cnt[4]~15_combout\,
	cout => \can_hw_controller_0|i_can_btl|clk_cnt[4]~16\);

-- Location: FF_X14_Y17_N9
\can_hw_controller_0|i_can_btl|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|clk_cnt[4]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_cnt\(4));

-- Location: FF_X14_Y17_N11
\can_hw_controller_0|i_can_btl|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|clk_cnt[5]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_btl|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_cnt\(5));

-- Location: LCCOMB_X14_Y17_N22
\can_hw_controller_0|i_can_btl|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|Equal0~1_combout\ = (!\can_hw_controller_0|i_can_btl|clk_cnt\(5) & (\can_hw_controller_0|i_can_btl|clk_cnt\(0) & (\can_hw_controller_0|i_can_btl|Equal0~0_combout\ & !\can_hw_controller_0|i_can_btl|clk_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|clk_cnt\(5),
	datab => \can_hw_controller_0|i_can_btl|clk_cnt\(0),
	datac => \can_hw_controller_0|i_can_btl|Equal0~0_combout\,
	datad => \can_hw_controller_0|i_can_btl|clk_cnt\(6),
	combout => \can_hw_controller_0|i_can_btl|Equal0~1_combout\);

-- Location: FF_X14_Y17_N23
\can_hw_controller_0|i_can_btl|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|Equal0~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_en~q\);

-- Location: FF_X15_Y18_N27
\can_hw_controller_0|i_can_btl|clk_en_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_btl|clk_en~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|clk_en_q~q\);

-- Location: FF_X15_Y18_N19
\can_hw_controller_0|i_can_btl|sync_blocked\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|sync_blocked~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|sync_blocked~q\);

-- Location: LCCOMB_X15_Y18_N12
\can_hw_controller_0|i_can_btl|resync\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|resync~combout\ = (\can_hw_controller_0|i_can_btl|resync~0_combout\ & (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & (\can_hw_controller_0|rx_sync~q\ & \can_hw_controller_0|i_can_btl|sync_blocked~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|resync~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datac => \can_hw_controller_0|rx_sync~q\,
	datad => \can_hw_controller_0|i_can_btl|sync_blocked~q\,
	combout => \can_hw_controller_0|i_can_btl|resync~combout\);

-- Location: LCCOMB_X16_Y18_N24
\can_hw_controller_0|i_can_btl|go_sync~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|go_sync~0_combout\ = (\can_hw_controller_0|i_can_btl|clk_en_q~q\ & !\can_hw_controller_0|i_can_btl|hard_sync~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	datad => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|go_sync~0_combout\);

-- Location: LCCOMB_X15_Y18_N16
\can_hw_controller_0|i_can_btl|go_sync\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|go_sync~combout\ = (\can_hw_controller_0|i_can_btl|Equal1~0_combout\ & (\can_hw_controller_0|i_can_btl|seg2~q\ & (!\can_hw_controller_0|i_can_btl|resync~combout\ & \can_hw_controller_0|i_can_btl|go_sync~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|Equal1~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|seg2~q\,
	datac => \can_hw_controller_0|i_can_btl|resync~combout\,
	datad => \can_hw_controller_0|i_can_btl|go_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|go_sync~combout\);

-- Location: LCCOMB_X15_Y18_N2
\can_hw_controller_0|i_can_btl|process_8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|process_8~0_combout\ = (\can_hw_controller_0|i_can_btl|go_seg1~1_combout\) # ((\can_hw_controller_0|i_can_btl|go_sync~combout\) # ((\can_hw_controller_0|i_can_btl|process_11~1_combout\ & 
-- \can_hw_controller_0|i_can_btl|go_sync~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|go_seg1~1_combout\,
	datab => \can_hw_controller_0|i_can_btl|go_sync~combout\,
	datac => \can_hw_controller_0|i_can_btl|process_11~1_combout\,
	datad => \can_hw_controller_0|i_can_btl|go_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|process_8~0_combout\);

-- Location: LCCOMB_X14_Y18_N2
\can_hw_controller_0|i_can_btl|quant_cnt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|quant_cnt~2_combout\ = (!\can_hw_controller_0|i_can_btl|process_8~0_combout\ & (\can_hw_controller_0|i_can_btl|quant_cnt\(0) $ (\can_hw_controller_0|i_can_btl|quant_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|quant_cnt\(0),
	datac => \can_hw_controller_0|i_can_btl|quant_cnt\(1),
	datad => \can_hw_controller_0|i_can_btl|process_8~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|quant_cnt~2_combout\);

-- Location: FF_X14_Y18_N3
\can_hw_controller_0|i_can_btl|quant_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|quant_cnt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|quant_cnt\(1));

-- Location: LCCOMB_X14_Y18_N16
\can_hw_controller_0|i_can_btl|quant_cnt~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|quant_cnt~1_combout\ = (!\can_hw_controller_0|i_can_btl|process_8~0_combout\ & (\can_hw_controller_0|i_can_btl|quant_cnt\(2) $ (((\can_hw_controller_0|i_can_btl|quant_cnt\(0) & 
-- \can_hw_controller_0|i_can_btl|quant_cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|quant_cnt\(0),
	datab => \can_hw_controller_0|i_can_btl|quant_cnt\(1),
	datac => \can_hw_controller_0|i_can_btl|quant_cnt\(2),
	datad => \can_hw_controller_0|i_can_btl|process_8~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|quant_cnt~1_combout\);

-- Location: FF_X14_Y18_N17
\can_hw_controller_0|i_can_btl|quant_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|quant_cnt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|quant_cnt\(2));

-- Location: LCCOMB_X14_Y18_N14
\can_hw_controller_0|i_can_btl|Equal1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|Equal1~0_combout\ = (!\can_hw_controller_0|i_can_btl|quant_cnt\(2) & (!\can_hw_controller_0|i_can_btl|quant_cnt\(0) & !\can_hw_controller_0|i_can_btl|quant_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|quant_cnt\(2),
	datac => \can_hw_controller_0|i_can_btl|quant_cnt\(0),
	datad => \can_hw_controller_0|i_can_btl|quant_cnt\(1),
	combout => \can_hw_controller_0|i_can_btl|Equal1~0_combout\);

-- Location: LCCOMB_X15_Y18_N28
\can_hw_controller_0|i_can_btl|process_4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|process_4~0_combout\ = (!\can_hw_controller_0|i_can_btl|Equal1~0_combout\ & (\can_hw_controller_0|i_can_btl|resync~combout\ & \can_hw_controller_0|i_can_btl|seg2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|Equal1~0_combout\,
	datac => \can_hw_controller_0|i_can_btl|resync~combout\,
	datad => \can_hw_controller_0|i_can_btl|seg2~q\,
	combout => \can_hw_controller_0|i_can_btl|process_4~0_combout\);

-- Location: LCCOMB_X15_Y18_N4
\can_hw_controller_0|i_can_btl|resync_latched~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|resync_latched~0_combout\ = (\can_hw_controller_0|i_can_btl|process_4~0_combout\) # ((!\can_hw_controller_0|i_can_btl|go_seg1~1_combout\ & \can_hw_controller_0|i_can_btl|resync_latched~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|go_seg1~1_combout\,
	datab => \can_hw_controller_0|i_can_btl|process_4~0_combout\,
	datac => \can_hw_controller_0|i_can_btl|resync_latched~q\,
	combout => \can_hw_controller_0|i_can_btl|resync_latched~0_combout\);

-- Location: FF_X15_Y18_N5
\can_hw_controller_0|i_can_btl|resync_latched\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|resync_latched~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|resync_latched~q\);

-- Location: LCCOMB_X15_Y18_N22
\can_hw_controller_0|i_can_btl|go_seg1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|go_seg1~0_combout\ = (\can_hw_controller_0|i_can_btl|Equal1~0_combout\ & ((\can_hw_controller_0|i_can_btl|resync_latched~q\) # ((\can_hw_controller_0|i_can_btl|resync~combout\ & \can_hw_controller_0|i_can_btl|seg2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|Equal1~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|resync~combout\,
	datac => \can_hw_controller_0|i_can_btl|resync_latched~q\,
	datad => \can_hw_controller_0|i_can_btl|seg2~q\,
	combout => \can_hw_controller_0|i_can_btl|go_seg1~0_combout\);

-- Location: FF_X15_Y18_N17
\can_hw_controller_0|i_can_btl|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|go_sync~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|sync~q\);

-- Location: LCCOMB_X15_Y18_N26
\can_hw_controller_0|i_can_btl|go_seg1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|go_seg1~1_combout\ = (\can_hw_controller_0|i_can_btl|clk_en_q~q\ & ((\can_hw_controller_0|i_can_btl|go_seg1~0_combout\) # ((\can_hw_controller_0|i_can_btl|sync~q\) # (\can_hw_controller_0|i_can_btl|hard_sync~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|go_seg1~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|sync~q\,
	datac => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	datad => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|go_seg1~1_combout\);

-- Location: LCCOMB_X15_Y18_N20
\can_hw_controller_0|i_can_btl|quant_cnt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|quant_cnt~0_combout\ = (!\can_hw_controller_0|i_can_btl|go_seg1~1_combout\ & (!\can_hw_controller_0|i_can_btl|go_sync~combout\ & (!\can_hw_controller_0|i_can_btl|quant_cnt\(0) & 
-- !\can_hw_controller_0|i_can_btl|go_seg2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|go_seg1~1_combout\,
	datab => \can_hw_controller_0|i_can_btl|go_sync~combout\,
	datac => \can_hw_controller_0|i_can_btl|quant_cnt\(0),
	datad => \can_hw_controller_0|i_can_btl|go_seg2~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|quant_cnt~0_combout\);

-- Location: FF_X15_Y18_N21
\can_hw_controller_0|i_can_btl|quant_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|quant_cnt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|quant_cnt\(0));

-- Location: LCCOMB_X18_Y17_N10
\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	combout => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\);

-- Location: LCCOMB_X19_Y17_N16
\can_hw_controller_0|i_can_bsp|process_45~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_45~0_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\) # ((\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\) # (\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_45~0_combout\);

-- Location: LCCOMB_X19_Y17_N24
\can_hw_controller_0|i_can_bsp|error_cnt2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt2~0_combout\ = (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & (\can_hw_controller_0|i_can_bsp|error_cnt2\(2) $ (((\can_hw_controller_0|i_can_bsp|error_cnt2\(0) & 
-- \can_hw_controller_0|i_can_bsp|error_cnt2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_cnt2\(0),
	datab => \can_hw_controller_0|i_can_bsp|error_cnt2\(1),
	datac => \can_hw_controller_0|i_can_bsp|error_cnt2\(2),
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_cnt2~0_combout\);

-- Location: LCCOMB_X19_Y19_N0
\can_hw_controller_0|i_can_bsp|process_58~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_58~0_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\) # (\can_hw_controller_0|i_can_bsp|error_frame~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datad => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_58~0_combout\);

-- Location: LCCOMB_X19_Y19_N16
\can_hw_controller_0|i_can_bsp|error_frame~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_frame~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & (!\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & 
-- \can_hw_controller_0|i_can_bsp|process_58~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_58~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_frame~0_combout\);

-- Location: FF_X19_Y19_N17
\can_hw_controller_0|i_can_bsp|error_frame\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_frame~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_frame~q\);

-- Location: LCCOMB_X18_Y21_N6
\can_hw_controller_0|i_can_bsp|enable_error_cnt2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|enable_error_cnt2~0_combout\ = (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & \can_hw_controller_0|i_can_bsp|error_frame~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	combout => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~0_combout\);

-- Location: LCCOMB_X18_Y17_N14
\can_hw_controller_0|i_can_bsp|first_compare_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|first_compare_bit~0_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\) # ((!\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & \can_hw_controller_0|i_can_bsp|first_compare_bit~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_bsp|first_compare_bit~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	combout => \can_hw_controller_0|i_can_bsp|first_compare_bit~0_combout\);

-- Location: FF_X18_Y17_N15
\can_hw_controller_0|i_can_bsp|first_compare_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|first_compare_bit~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|first_compare_bit~q\);

-- Location: LCCOMB_X18_Y17_N12
\can_hw_controller_0|i_can_bsp|process_50~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_50~0_combout\ = ((\can_hw_controller_0|i_can_bsp|passive_cnt\(1) & \can_hw_controller_0|i_can_bsp|passive_cnt\(2))) # (!\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_bsp|passive_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|passive_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|process_50~0_combout\);

-- Location: LCCOMB_X18_Y17_N24
\can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~0_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)) # (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & 
-- ((\can_hw_controller_0|i_can_btl|go_seg2~0_combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)) # (!\can_hw_controller_0|i_can_btl|go_seg2~0_combout\ & ((\can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\,
	datad => \can_hw_controller_0|i_can_btl|go_seg2~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~0_combout\);

-- Location: FF_X18_Y17_N25
\can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\);

-- Location: LCCOMB_X18_Y17_N2
\can_hw_controller_0|i_can_bsp|passive_cnt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|passive_cnt~0_combout\ = (\can_hw_controller_0|i_can_bsp|error_frame~q\ & (!\can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\ & (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ $ 
-- (!\can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	datab => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\,
	combout => \can_hw_controller_0|i_can_bsp|passive_cnt~0_combout\);

-- Location: LCCOMB_X18_Y17_N16
\can_hw_controller_0|i_can_bsp|passive_cnt[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\ = (!\can_hw_controller_0|i_can_bsp|process_50~0_combout\ & (\can_hw_controller_0|i_can_bsp|passive_cnt~0_combout\ & (!\can_hw_controller_0|i_can_bsp|first_compare_bit~q\ & 
-- !\can_hw_controller_0|i_can_bsp|process_45~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_50~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|passive_cnt~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|first_compare_bit~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\);

-- Location: LCCOMB_X18_Y17_N20
\can_hw_controller_0|i_can_bsp|passive_cnt[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\ = (!\can_hw_controller_0|i_can_bsp|first_compare_bit~q\ & (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & ((\can_hw_controller_0|i_can_bsp|LessThan8~0_combout\) # 
-- (!\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan8~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|first_compare_bit~q\,
	datac => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\);

-- Location: LCCOMB_X18_Y17_N8
\can_hw_controller_0|i_can_bsp|passive_cnt[1]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|passive_cnt[1]~4_combout\ = (\can_hw_controller_0|i_can_bsp|passive_cnt\(1) & ((\can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\) # ((\can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\ & 
-- \can_hw_controller_0|i_can_bsp|passive_cnt\(0))))) # (!\can_hw_controller_0|i_can_bsp|passive_cnt\(1) & (\can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\ & (!\can_hw_controller_0|i_can_bsp|passive_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|passive_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|passive_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~4_combout\);

-- Location: FF_X18_Y17_N9
\can_hw_controller_0|i_can_bsp|passive_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|passive_cnt\(1));

-- Location: LCCOMB_X18_Y17_N26
\can_hw_controller_0|i_can_bsp|LessThan8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|LessThan8~0_combout\ = (\can_hw_controller_0|i_can_bsp|passive_cnt\(1) & \can_hw_controller_0|i_can_bsp|passive_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|passive_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|passive_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|LessThan8~0_combout\);

-- Location: LCCOMB_X18_Y17_N30
\can_hw_controller_0|i_can_bsp|passive_cnt~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|passive_cnt~5_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & ((\can_hw_controller_0|i_can_bsp|passive_cnt\(0) & (!\can_hw_controller_0|i_can_bsp|LessThan8~0_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|passive_cnt\(0) & ((\can_hw_controller_0|i_can_bsp|LessThan8~0_combout\) # (!\can_hw_controller_0|i_can_bsp|passive_cnt~0_combout\))))) # (!\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & 
-- (!\can_hw_controller_0|i_can_bsp|passive_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datab => \can_hw_controller_0|i_can_bsp|passive_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|LessThan8~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|passive_cnt~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|passive_cnt~5_combout\);

-- Location: LCCOMB_X18_Y17_N18
\can_hw_controller_0|i_can_bsp|passive_cnt~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|passive_cnt~6_combout\ = (!\can_hw_controller_0|i_can_bsp|first_compare_bit~q\ & (!\can_hw_controller_0|i_can_bsp|passive_cnt~5_combout\ & !\can_hw_controller_0|i_can_bsp|process_45~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|first_compare_bit~q\,
	datac => \can_hw_controller_0|i_can_bsp|passive_cnt~5_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|passive_cnt~6_combout\);

-- Location: FF_X18_Y17_N19
\can_hw_controller_0|i_can_bsp|passive_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|passive_cnt~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|passive_cnt\(0));

-- Location: LCCOMB_X18_Y17_N0
\can_hw_controller_0|i_can_bsp|Add14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add14~0_combout\ = \can_hw_controller_0|i_can_bsp|passive_cnt\(2) $ (((!\can_hw_controller_0|i_can_bsp|passive_cnt\(0) & \can_hw_controller_0|i_can_bsp|passive_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|passive_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|passive_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|passive_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|Add14~0_combout\);

-- Location: LCCOMB_X18_Y17_N6
\can_hw_controller_0|i_can_bsp|passive_cnt[2]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|passive_cnt[2]~3_combout\ = (\can_hw_controller_0|i_can_bsp|Add14~0_combout\ & ((\can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\) # ((\can_hw_controller_0|i_can_bsp|passive_cnt\(2) & 
-- \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\)))) # (!\can_hw_controller_0|i_can_bsp|Add14~0_combout\ & (((\can_hw_controller_0|i_can_bsp|passive_cnt\(2) & \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Add14~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|passive_cnt\(2),
	datad => \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|passive_cnt[2]~3_combout\);

-- Location: FF_X18_Y17_N7
\can_hw_controller_0|i_can_bsp|passive_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|passive_cnt[2]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|passive_cnt\(2));

-- Location: LCCOMB_X19_Y19_N10
\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\) # ((\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\) # ((\can_hw_controller_0|i_can_bsp|reset_mode_q~q\ & 
-- \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|reset_mode_q~q\,
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datac => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datad => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0_combout\);

-- Location: LCCOMB_X19_Y20_N14
\can_hw_controller_0|i_can_bsp|LessThan12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\ = (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & !\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	combout => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\);

-- Location: LCCOMB_X22_Y20_N8
\can_hw_controller_0|i_can_bsp|Add23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~7_combout\ = \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0) $ (VCC)
-- \can_hw_controller_0|i_can_bsp|Add23~8\ = CARRY(\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0),
	datad => VCC,
	combout => \can_hw_controller_0|i_can_bsp|Add23~7_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~8\);

-- Location: LCCOMB_X21_Y20_N10
\can_hw_controller_0|i_can_bsp|Add24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~0_combout\ = \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0) $ (VCC)
-- \can_hw_controller_0|i_can_bsp|Add24~1\ = CARRY(\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0),
	datad => VCC,
	combout => \can_hw_controller_0|i_can_bsp|Add24~0_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~1\);

-- Location: LCCOMB_X21_Y20_N30
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~7_combout\)) # (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~7_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add24~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20_combout\);

-- Location: LCCOMB_X17_Y20_N20
\can_hw_controller_0|i_can_bsp|go_rx_id1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\ = (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & ((\can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\,
	datad => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\);

-- Location: LCCOMB_X18_Y19_N12
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0_combout\ = (!\can_hw_controller_0|i_can_bsp|Equal12~0_combout\ & (!\can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\ $ 
-- (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal12~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0_combout\);

-- Location: LCCOMB_X18_Y19_N26
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~3_combout\ = (\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0_combout\ & (\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0) $ (!\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~3_combout\);

-- Location: LCCOMB_X18_Y19_N18
\can_hw_controller_0|i_can_bsp|stuff_err~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|stuff_err~0_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datad => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\,
	combout => \can_hw_controller_0|i_can_bsp|stuff_err~0_combout\);

-- Location: LCCOMB_X19_Y19_N18
\can_hw_controller_0|i_can_bsp|rx_ack~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_ack~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|rx_ack~q\ & (!\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\)) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_ack~q\ & ((\can_hw_controller_0|i_can_bsp|go_rx_ack~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_ack~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_ack~combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_ack~0_combout\);

-- Location: FF_X19_Y19_N19
\can_hw_controller_0|i_can_bsp|rx_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_ack~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_ack~q\);

-- Location: LCCOMB_X18_Y17_N28
\can_hw_controller_0|i_can_bsp|bit_err~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err~3_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & ((\can_hw_controller_0|i_can_bsp|tx_xhdl29~q\ & ((!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))) # 
-- (!\can_hw_controller_0|i_can_bsp|tx_xhdl29~q\ & (!\can_hw_controller_0|i_can_bsp|rx_ack~q\ & \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datab => \can_hw_controller_0|i_can_bsp|tx_xhdl29~q\,
	datac => \can_hw_controller_0|i_can_bsp|rx_ack~q\,
	datad => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err~3_combout\);

-- Location: LCCOMB_X19_Y21_N10
\can_hw_controller_0|i_can_bsp|overload_cnt2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt2~3_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & (!\can_hw_controller_0|i_can_bsp|overload_cnt2\(0) & 
-- !\can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt2\(0),
	datad => \can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt2~3_combout\);

-- Location: LCCOMB_X16_Y18_N8
\can_hw_controller_0|i_can_btl|tx_point_xhdl4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|tx_point_xhdl4~1_combout\ = (\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & ((\can_hw_controller_0|i_can_btl|clk_en~q\) # ((\can_hw_controller_0|i_can_btl|clk_en_q~q\)))) # 
-- (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_btl|resync~combout\ & ((\can_hw_controller_0|i_can_btl|clk_en~q\) # (\can_hw_controller_0|i_can_btl|clk_en_q~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|clk_en~q\,
	datac => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	datad => \can_hw_controller_0|i_can_btl|resync~combout\,
	combout => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~1_combout\);

-- Location: LCCOMB_X14_Y18_N28
\can_hw_controller_0|i_can_btl|tx_point_xhdl4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|tx_point_xhdl4~0_combout\ = (!\can_hw_controller_0|i_can_btl|quant_cnt\(0) & (!\can_hw_controller_0|i_can_btl|quant_cnt\(2) & (\can_hw_controller_0|i_can_btl|clk_en~q\ & !\can_hw_controller_0|i_can_btl|quant_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|quant_cnt\(0),
	datab => \can_hw_controller_0|i_can_btl|quant_cnt\(2),
	datac => \can_hw_controller_0|i_can_btl|clk_en~q\,
	datad => \can_hw_controller_0|i_can_btl|quant_cnt\(1),
	combout => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~0_combout\);

-- Location: LCCOMB_X16_Y18_N22
\can_hw_controller_0|i_can_btl|tx_point_xhdl4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|tx_point_xhdl4~2_combout\ = (\can_hw_controller_0|i_can_btl|seg2~q\ & (!\can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\ & ((\can_hw_controller_0|i_can_btl|tx_point_xhdl4~1_combout\) # 
-- (\can_hw_controller_0|i_can_btl|tx_point_xhdl4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|seg2~q\,
	datab => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~1_combout\,
	datac => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	datad => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~2_combout\);

-- Location: FF_X16_Y18_N23
\can_hw_controller_0|i_can_btl|tx_point_xhdl4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\);

-- Location: LCCOMB_X19_Y21_N14
\can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0_combout\ = (\can_hw_controller_0|i_can_bsp|overload_cnt1\(0) & (\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ & (\can_hw_controller_0|i_can_bsp|overload_cnt1\(1) & 
-- \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_cnt1\(0),
	datab => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt1\(1),
	datad => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0_combout\);

-- Location: LCCOMB_X19_Y21_N0
\can_hw_controller_0|i_can_bsp|overload_cnt1[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~1_combout\ = (!\can_hw_controller_0|i_can_bsp|process_53~1_combout\ & ((\can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0_combout\) # (\can_hw_controller_0|i_can_bsp|overload_cnt1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt1\(2),
	datad => \can_hw_controller_0|i_can_bsp|process_53~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~1_combout\);

-- Location: FF_X19_Y21_N1
\can_hw_controller_0|i_can_bsp|overload_cnt1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|overload_cnt1\(2));

-- Location: LCCOMB_X19_Y21_N22
\can_hw_controller_0|i_can_bsp|bit_err_exc4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err_exc4~1_combout\ = (\can_hw_controller_0|i_can_bsp|overload_cnt1\(0) & (\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ & (\can_hw_controller_0|i_can_bsp|overload_cnt1\(1) & 
-- \can_hw_controller_0|i_can_bsp|overload_cnt1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_cnt1\(0),
	datab => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt1\(1),
	datad => \can_hw_controller_0|i_can_bsp|overload_cnt1\(2),
	combout => \can_hw_controller_0|i_can_bsp|bit_err_exc4~1_combout\);

-- Location: LCCOMB_X19_Y21_N18
\can_hw_controller_0|i_can_bsp|enable_overload_cnt2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~0_combout\ = (!\can_hw_controller_0|i_can_bsp|process_53~1_combout\ & ((\can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\) # ((\can_hw_controller_0|i_can_bsp|bit_err_exc4~1_combout\ & 
-- \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_err_exc4~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_53~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~0_combout\);

-- Location: FF_X19_Y21_N19
\can_hw_controller_0|i_can_bsp|enable_overload_cnt2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\);

-- Location: LCCOMB_X19_Y21_N12
\can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_53~1_combout\) # ((\can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\ & \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|process_53~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\,
	datad => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1_combout\);

-- Location: FF_X19_Y21_N11
\can_hw_controller_0|i_can_bsp|overload_cnt2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|overload_cnt2~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|overload_cnt2\(0));

-- Location: LCCOMB_X19_Y21_N24
\can_hw_controller_0|i_can_bsp|overload_cnt2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt2~2_combout\ = (!\can_hw_controller_0|i_can_bsp|process_53~1_combout\ & (\can_hw_controller_0|i_can_bsp|overload_cnt2\(1) $ (\can_hw_controller_0|i_can_bsp|overload_cnt2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|process_53~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt2\(1),
	datad => \can_hw_controller_0|i_can_bsp|overload_cnt2\(0),
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt2~2_combout\);

-- Location: FF_X19_Y21_N25
\can_hw_controller_0|i_can_bsp|overload_cnt2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|overload_cnt2~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|overload_cnt2\(1));

-- Location: LCCOMB_X19_Y21_N6
\can_hw_controller_0|i_can_bsp|overload_cnt2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt2~0_combout\ = (!\can_hw_controller_0|i_can_bsp|process_53~1_combout\ & (\can_hw_controller_0|i_can_bsp|overload_cnt2\(2) $ (((\can_hw_controller_0|i_can_bsp|overload_cnt2\(0) & 
-- \can_hw_controller_0|i_can_bsp|overload_cnt2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_cnt2\(0),
	datab => \can_hw_controller_0|i_can_bsp|process_53~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt2\(2),
	datad => \can_hw_controller_0|i_can_bsp|overload_cnt2\(1),
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt2~0_combout\);

-- Location: FF_X19_Y21_N7
\can_hw_controller_0|i_can_bsp|overload_cnt2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|overload_cnt2~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|overload_cnt2\(2));

-- Location: LCCOMB_X19_Y21_N16
\can_hw_controller_0|i_can_bsp|overload_frame_ended~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\ = (\can_hw_controller_0|i_can_bsp|overload_cnt2\(2) & (\can_hw_controller_0|i_can_bsp|overload_cnt2\(1) & (\can_hw_controller_0|i_can_bsp|overload_cnt2\(0) & 
-- \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_cnt2\(2),
	datab => \can_hw_controller_0|i_can_bsp|overload_cnt2\(1),
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt2\(0),
	datad => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	combout => \can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\);

-- Location: LCCOMB_X19_Y17_N0
\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\ & ((\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\) 
-- # (\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~0_combout\);

-- Location: FF_X19_Y17_N1
\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\);

-- Location: LCCOMB_X19_Y17_N28
\can_hw_controller_0|i_can_bsp|bit_err~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err~2_combout\ = (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & ((\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\) # ((\can_hw_controller_0|i_can_bsp|error_frame~q\) # 
-- (\can_hw_controller_0|i_can_bsp|rx_ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datac => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ack~q\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err~2_combout\);

-- Location: LCCOMB_X19_Y17_N30
\can_hw_controller_0|i_can_bsp|bit_err~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err~4_combout\ = (\can_hw_controller_0|i_can_bsp|bit_err~3_combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\ & \can_hw_controller_0|i_can_bsp|bit_err~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|bit_err~3_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|bit_err~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err~4_combout\);

-- Location: LCCOMB_X18_Y21_N26
\can_hw_controller_0|i_can_bsp|process_45~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_45~1_combout\ = ((!\can_hw_controller_0|i_can_bsp|error_frame~q\) # (!\can_hw_controller_0|i_can_bsp|LessThan2~0_combout\)) # (!\can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	datac => \can_hw_controller_0|i_can_bsp|LessThan2~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_45~1_combout\);

-- Location: LCCOMB_X18_Y21_N2
\can_hw_controller_0|i_can_bsp|error_cnt1[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt1[0]~3_combout\ = (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & (\can_hw_controller_0|i_can_bsp|process_45~1_combout\ $ (!\can_hw_controller_0|i_can_bsp|error_cnt1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_45~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|error_cnt1\(0),
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_cnt1[0]~3_combout\);

-- Location: FF_X18_Y21_N3
\can_hw_controller_0|i_can_bsp|error_cnt1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_cnt1[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_cnt1\(0));

-- Location: LCCOMB_X18_Y21_N12
\can_hw_controller_0|i_can_bsp|error_cnt1[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt1[1]~2_combout\ = (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & (\can_hw_controller_0|i_can_bsp|error_cnt1\(1) $ (((!\can_hw_controller_0|i_can_bsp|process_45~1_combout\ & 
-- \can_hw_controller_0|i_can_bsp|error_cnt1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_45~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|error_cnt1\(0),
	datac => \can_hw_controller_0|i_can_bsp|error_cnt1\(1),
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_cnt1[1]~2_combout\);

-- Location: FF_X18_Y21_N13
\can_hw_controller_0|i_can_bsp|error_cnt1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_cnt1[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_cnt1\(1));

-- Location: LCCOMB_X18_Y21_N0
\can_hw_controller_0|i_can_bsp|error_cnt1[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt1[2]~0_combout\ = (\can_hw_controller_0|i_can_bsp|error_frame~q\ & (\can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\ & (\can_hw_controller_0|i_can_bsp|error_cnt1\(1) & 
-- \can_hw_controller_0|i_can_bsp|error_cnt1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	datab => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	datac => \can_hw_controller_0|i_can_bsp|error_cnt1\(1),
	datad => \can_hw_controller_0|i_can_bsp|error_cnt1\(0),
	combout => \can_hw_controller_0|i_can_bsp|error_cnt1[2]~0_combout\);

-- Location: LCCOMB_X18_Y21_N18
\can_hw_controller_0|i_can_bsp|error_cnt1[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt1[2]~1_combout\ = (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & ((\can_hw_controller_0|i_can_bsp|error_cnt1[2]~0_combout\) # (\can_hw_controller_0|i_can_bsp|error_cnt1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|error_cnt1[2]~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|error_cnt1\(2),
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_cnt1[2]~1_combout\);

-- Location: FF_X18_Y21_N19
\can_hw_controller_0|i_can_bsp|error_cnt1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_cnt1[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_cnt1\(2));

-- Location: LCCOMB_X18_Y21_N4
\can_hw_controller_0|i_can_bsp|LessThan2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|LessThan2~0_combout\ = ((!\can_hw_controller_0|i_can_bsp|error_cnt1\(0)) # (!\can_hw_controller_0|i_can_bsp|error_cnt1\(2))) # (!\can_hw_controller_0|i_can_bsp|error_cnt1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_cnt1\(1),
	datab => \can_hw_controller_0|i_can_bsp|error_cnt1\(2),
	datad => \can_hw_controller_0|i_can_bsp|error_cnt1\(0),
	combout => \can_hw_controller_0|i_can_bsp|LessThan2~0_combout\);

-- Location: LCCOMB_X18_Y21_N14
\can_hw_controller_0|i_can_bsp|bit_err~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err~0_combout\ = ((\can_hw_controller_0|i_can_bsp|LessThan2~0_combout\ & ((!\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\))) # (!\can_hw_controller_0|i_can_bsp|LessThan2~0_combout\ & 
-- (\can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\))) # (!\can_hw_controller_0|i_can_bsp|error_frame~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	datab => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\,
	datac => \can_hw_controller_0|i_can_bsp|LessThan2~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err~0_combout\);

-- Location: LCCOMB_X19_Y21_N4
\can_hw_controller_0|i_can_bsp|overload_frame_ended~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_frame_ended~0_combout\ = (\can_hw_controller_0|i_can_bsp|overload_cnt2\(0) & (\can_hw_controller_0|i_can_bsp|overload_cnt2\(1) & \can_hw_controller_0|i_can_bsp|overload_cnt2\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_cnt2\(0),
	datab => \can_hw_controller_0|i_can_bsp|overload_cnt2\(1),
	datad => \can_hw_controller_0|i_can_bsp|overload_cnt2\(2),
	combout => \can_hw_controller_0|i_can_bsp|overload_frame_ended~0_combout\);

-- Location: LCCOMB_X19_Y17_N26
\can_hw_controller_0|i_can_bsp|bit_err~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err~1_combout\ = (\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ & (!\can_hw_controller_0|i_can_bsp|overload_frame_ended~0_combout\ & ((!\can_hw_controller_0|i_can_bsp|error_frame~q\) # 
-- (!\can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\)))) # (!\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ & (((!\can_hw_controller_0|i_can_bsp|error_frame~q\)) # (!\can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datab => \can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	datad => \can_hw_controller_0|i_can_bsp|overload_frame_ended~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err~1_combout\);

-- Location: LCCOMB_X19_Y21_N20
\can_hw_controller_0|i_can_bsp|bit_err_exc4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err_exc4~0_combout\ = (!\can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\ & (\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ & \can_hw_controller_0|i_can_bsp|Equal9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\,
	datac => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datad => \can_hw_controller_0|i_can_bsp|Equal9~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err_exc4~0_combout\);

-- Location: LCCOMB_X19_Y17_N8
\can_hw_controller_0|i_can_bsp|bit_err~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err~5_combout\ = (\can_hw_controller_0|i_can_bsp|bit_err~4_combout\ & (\can_hw_controller_0|i_can_bsp|bit_err~0_combout\ & (\can_hw_controller_0|i_can_bsp|bit_err~1_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|bit_err_exc4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_err~4_combout\,
	datab => \can_hw_controller_0|i_can_bsp|bit_err~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_err~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|bit_err_exc4~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\);

-- Location: LCCOMB_X19_Y18_N6
\can_hw_controller_0|i_can_bsp|rx_ack_lim~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_ack_lim~0_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & (\can_hw_controller_0|i_can_bsp|rx_ack~q\ & !\can_hw_controller_0|i_can_bsp|rx_ack_lim~q\)) # 
-- (!\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & ((\can_hw_controller_0|i_can_bsp|rx_ack_lim~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_bsp|rx_ack~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\,
	combout => \can_hw_controller_0|i_can_bsp|rx_ack_lim~0_combout\);

-- Location: LCCOMB_X19_Y18_N16
\can_hw_controller_0|i_can_bsp|rx_ack_lim~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_ack_lim~1_combout\ = (!\can_hw_controller_0|i_can_bsp|stuff_err~1_combout\ & (!\can_hw_controller_0|i_can_bsp|form_err~1_combout\ & (!\can_hw_controller_0|i_can_bsp|bit_err~5_combout\ & 
-- \can_hw_controller_0|i_can_bsp|rx_ack_lim~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|form_err~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ack_lim~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_ack_lim~1_combout\);

-- Location: FF_X19_Y18_N17
\can_hw_controller_0|i_can_bsp|rx_ack_lim\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_ack_lim~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\);

-- Location: LCCOMB_X17_Y20_N0
\can_hw_controller_0|i_can_bsp|rx_eof~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_eof~0_combout\ = (\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_eof~q\) # ((\can_hw_controller_0|i_can_bsp|rx_ack_lim~q\ & \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\,
	datac => \can_hw_controller_0|i_can_bsp|rx_eof~q\,
	datad => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	combout => \can_hw_controller_0|i_can_bsp|rx_eof~0_combout\);

-- Location: FF_X17_Y20_N1
\can_hw_controller_0|i_can_bsp|rx_eof\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_eof~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_eof~q\);

-- Location: LCCOMB_X17_Y20_N8
\can_hw_controller_0|i_can_bsp|eof_cnt~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|eof_cnt~4_combout\ = (\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ & (\can_hw_controller_0|i_can_bsp|eof_cnt\(0) $ (\can_hw_controller_0|i_can_bsp|rx_eof~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|eof_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|rx_eof~q\,
	combout => \can_hw_controller_0|i_can_bsp|eof_cnt~4_combout\);

-- Location: FF_X17_Y20_N9
\can_hw_controller_0|i_can_bsp|eof_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|eof_cnt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|eof_cnt\(0));

-- Location: LCCOMB_X17_Y20_N16
\can_hw_controller_0|i_can_bsp|Add3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add3~0_combout\ = \can_hw_controller_0|i_can_bsp|eof_cnt\(2) $ (((\can_hw_controller_0|i_can_bsp|eof_cnt\(1) & (\can_hw_controller_0|i_can_bsp|eof_cnt\(0) & \can_hw_controller_0|i_can_bsp|rx_eof~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|eof_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt\(2),
	datac => \can_hw_controller_0|i_can_bsp|eof_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|rx_eof~q\,
	combout => \can_hw_controller_0|i_can_bsp|Add3~0_combout\);

-- Location: LCCOMB_X17_Y20_N2
\can_hw_controller_0|i_can_bsp|eof_cnt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|eof_cnt~2_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_bsp|Add3~0_combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add3~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|eof_cnt~2_combout\);

-- Location: FF_X17_Y20_N3
\can_hw_controller_0|i_can_bsp|eof_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|eof_cnt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|eof_cnt\(2));

-- Location: LCCOMB_X17_Y20_N30
\can_hw_controller_0|i_can_bsp|form_err~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|form_err~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_ack_lim~q\) # ((\can_hw_controller_0|i_can_bsp|rx_eof~q\ & ((!\can_hw_controller_0|i_can_bsp|eof_cnt\(2)) # (!\can_hw_controller_0|i_can_bsp|eof_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|eof_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt\(2),
	datac => \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_eof~q\,
	combout => \can_hw_controller_0|i_can_bsp|form_err~0_combout\);

-- Location: LCCOMB_X18_Y19_N14
\can_hw_controller_0|i_can_bsp|form_err~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|form_err~1_combout\ = (\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\ & ((\can_hw_controller_0|i_can_bsp|form_err~0_combout\) # ((!\can_hw_controller_0|i_can_bsp|Equal12~0_combout\ & 
-- \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal12~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\,
	datad => \can_hw_controller_0|i_can_bsp|form_err~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|form_err~1_combout\);

-- Location: LCCOMB_X19_Y18_N0
\can_hw_controller_0|i_can_bsp|eof_cnt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|eof_cnt~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\ & !\can_hw_controller_0|i_can_bsp|stuff_err~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|eof_cnt~0_combout\);

-- Location: LCCOMB_X19_Y18_N2
\can_hw_controller_0|i_can_bsp|eof_cnt~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ = (!\can_hw_controller_0|i_can_bsp|bit_err~5_combout\ & (!\can_hw_controller_0|i_can_bsp|form_err~1_combout\ & (!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & 
-- \can_hw_controller_0|i_can_bsp|eof_cnt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	datab => \can_hw_controller_0|i_can_bsp|form_err~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|eof_cnt~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\);

-- Location: LCCOMB_X17_Y20_N28
\can_hw_controller_0|i_can_bsp|eof_cnt~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|eof_cnt~3_combout\ = (\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ & (\can_hw_controller_0|i_can_bsp|eof_cnt\(1) $ (((\can_hw_controller_0|i_can_bsp|eof_cnt\(0) & \can_hw_controller_0|i_can_bsp|rx_eof~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|eof_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|rx_eof~q\,
	combout => \can_hw_controller_0|i_can_bsp|eof_cnt~3_combout\);

-- Location: FF_X17_Y20_N29
\can_hw_controller_0|i_can_bsp|eof_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|eof_cnt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|eof_cnt\(1));

-- Location: LCCOMB_X17_Y20_N18
\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\ = (\can_hw_controller_0|i_can_bsp|eof_cnt\(1) & (\can_hw_controller_0|i_can_bsp|eof_cnt\(2) & (!\can_hw_controller_0|i_can_bsp|eof_cnt\(0) & \can_hw_controller_0|i_can_bsp|rx_eof~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|eof_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt\(2),
	datac => \can_hw_controller_0|i_can_bsp|eof_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|rx_eof~q\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\);

-- Location: LCCOMB_X19_Y17_N18
\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\ = (\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\) # ((\can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\) # ((\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\ 
-- & \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\);

-- Location: LCCOMB_X17_Y18_N14
\can_hw_controller_0|i_can_bsp|data_len[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|data_len[0]~0_combout\ = !\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	combout => \can_hw_controller_0|i_can_bsp|data_len[0]~0_combout\);

-- Location: LCCOMB_X17_Y17_N14
\can_hw_controller_0|i_can_bsp|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add2~0_combout\ = \can_hw_controller_0|i_can_bsp|bit_cnt\(0) $ (VCC)
-- \can_hw_controller_0|i_can_bsp|Add2~1\ = CARRY(\can_hw_controller_0|i_can_bsp|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(0),
	datad => VCC,
	combout => \can_hw_controller_0|i_can_bsp|Add2~0_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add2~1\);

-- Location: LCCOMB_X17_Y17_N2
\can_hw_controller_0|i_can_bsp|bit_cnt[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_cnt[0]~1_combout\ = (!\can_hw_controller_0|i_can_bsp|process_26~3_combout\ & ((\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & (\can_hw_controller_0|i_can_bsp|Add2~0_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|bit_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add2~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|process_26~3_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_cnt[0]~1_combout\);

-- Location: FF_X17_Y17_N3
\can_hw_controller_0|i_can_bsp|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_cnt[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_cnt\(0));

-- Location: LCCOMB_X17_Y17_N16
\can_hw_controller_0|i_can_bsp|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add2~2_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(1) & (!\can_hw_controller_0|i_can_bsp|Add2~1\)) # (!\can_hw_controller_0|i_can_bsp|bit_cnt\(1) & ((\can_hw_controller_0|i_can_bsp|Add2~1\) # (GND)))
-- \can_hw_controller_0|i_can_bsp|Add2~3\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add2~1\) # (!\can_hw_controller_0|i_can_bsp|bit_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(1),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add2~1\,
	combout => \can_hw_controller_0|i_can_bsp|Add2~2_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add2~3\);

-- Location: LCCOMB_X17_Y17_N18
\can_hw_controller_0|i_can_bsp|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add2~4_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(2) & (\can_hw_controller_0|i_can_bsp|Add2~3\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|bit_cnt\(2) & (!\can_hw_controller_0|i_can_bsp|Add2~3\ & VCC))
-- \can_hw_controller_0|i_can_bsp|Add2~5\ = CARRY((\can_hw_controller_0|i_can_bsp|bit_cnt\(2) & !\can_hw_controller_0|i_can_bsp|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(2),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add2~3\,
	combout => \can_hw_controller_0|i_can_bsp|Add2~4_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add2~5\);

-- Location: LCCOMB_X17_Y17_N6
\can_hw_controller_0|i_can_bsp|bit_cnt~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_cnt~4_combout\ = (\can_hw_controller_0|i_can_bsp|Add2~4_combout\ & (\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ & (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|process_26~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Add2~4_combout\,
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_26~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_cnt~4_combout\);

-- Location: LCCOMB_X17_Y17_N26
\can_hw_controller_0|i_can_bsp|bit_cnt[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3_combout\ = (\can_hw_controller_0|i_can_bsp|process_20~0_combout\) # (((\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\) # (\can_hw_controller_0|i_can_bsp|process_26~2_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_26~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3_combout\);

-- Location: FF_X17_Y17_N7
\can_hw_controller_0|i_can_bsp|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_cnt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_cnt\(2));

-- Location: LCCOMB_X17_Y17_N20
\can_hw_controller_0|i_can_bsp|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add2~6_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(3) & (!\can_hw_controller_0|i_can_bsp|Add2~5\)) # (!\can_hw_controller_0|i_can_bsp|bit_cnt\(3) & ((\can_hw_controller_0|i_can_bsp|Add2~5\) # (GND)))
-- \can_hw_controller_0|i_can_bsp|Add2~7\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add2~5\) # (!\can_hw_controller_0|i_can_bsp|bit_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(3),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add2~5\,
	combout => \can_hw_controller_0|i_can_bsp|Add2~6_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add2~7\);

-- Location: LCCOMB_X17_Y17_N12
\can_hw_controller_0|i_can_bsp|bit_cnt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_cnt~2_combout\ = (!\can_hw_controller_0|i_can_bsp|process_26~2_combout\ & (\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ & (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ & 
-- \can_hw_controller_0|i_can_bsp|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_26~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add2~6_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_cnt~2_combout\);

-- Location: FF_X17_Y17_N13
\can_hw_controller_0|i_can_bsp|bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_cnt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_cnt\(3));

-- Location: LCCOMB_X17_Y17_N22
\can_hw_controller_0|i_can_bsp|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add2~8_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(4) & (\can_hw_controller_0|i_can_bsp|Add2~7\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|bit_cnt\(4) & (!\can_hw_controller_0|i_can_bsp|Add2~7\ & VCC))
-- \can_hw_controller_0|i_can_bsp|Add2~9\ = CARRY((\can_hw_controller_0|i_can_bsp|bit_cnt\(4) & !\can_hw_controller_0|i_can_bsp|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(4),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add2~7\,
	combout => \can_hw_controller_0|i_can_bsp|Add2~8_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add2~9\);

-- Location: LCCOMB_X17_Y17_N8
\can_hw_controller_0|i_can_bsp|bit_cnt~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_cnt~5_combout\ = (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ & (\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ & (\can_hw_controller_0|i_can_bsp|Add2~8_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|process_26~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add2~8_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_26~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_cnt~5_combout\);

-- Location: FF_X17_Y17_N9
\can_hw_controller_0|i_can_bsp|bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_cnt~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_cnt\(4));

-- Location: LCCOMB_X17_Y19_N4
\can_hw_controller_0|i_can_bsp|rx_id2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_id2~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_id2~q\) # ((!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & \can_hw_controller_0|i_can_bsp|rx_ide~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_id2~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ide~q\,
	combout => \can_hw_controller_0|i_can_bsp|rx_id2~0_combout\);

-- Location: LCCOMB_X17_Y19_N6
\can_hw_controller_0|i_can_bsp|rx_id2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_id2~1_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_bsp|rx_id2~0_combout\ & !\can_hw_controller_0|i_can_bsp|go_rx_rtr2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_id2~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_rtr2~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_id2~1_combout\);

-- Location: FF_X17_Y19_N7
\can_hw_controller_0|i_can_bsp|rx_id2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_id2~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_id2~q\);

-- Location: LCCOMB_X17_Y18_N10
\can_hw_controller_0|i_can_bsp|go_rx_rtr2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_rtr2~0_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(4) & (!\can_hw_controller_0|i_can_bsp|bit_cnt\(2) & (\can_hw_controller_0|i_can_bsp|rx_id2~q\ & !\can_hw_controller_0|i_can_bsp|bit_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(4),
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(2),
	datac => \can_hw_controller_0|i_can_bsp|rx_id2~q\,
	datad => \can_hw_controller_0|i_can_bsp|bit_cnt\(3),
	combout => \can_hw_controller_0|i_can_bsp|go_rx_rtr2~0_combout\);

-- Location: LCCOMB_X17_Y18_N16
\can_hw_controller_0|i_can_bsp|go_rx_rtr2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_rtr2~1_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(0) & (!\can_hw_controller_0|i_can_bsp|bit_cnt\(1) & (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & 
-- \can_hw_controller_0|i_can_bsp|go_rx_rtr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(0),
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(1),
	datac => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_rtr2~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_rtr2~1_combout\);

-- Location: LCCOMB_X17_Y19_N20
\can_hw_controller_0|i_can_bsp|rx_rtr2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_rtr2~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|rx_rtr2~q\ & ((!\can_hw_controller_0|i_can_bsp|process_20~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_rtr2~q\ & (\can_hw_controller_0|i_can_bsp|go_rx_rtr2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_rtr2~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_rtr2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_rtr2~0_combout\);

-- Location: FF_X17_Y19_N21
\can_hw_controller_0|i_can_bsp|rx_rtr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_rtr2~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_rtr2~q\);

-- Location: LCCOMB_X17_Y19_N0
\can_hw_controller_0|i_can_bsp|rx_r1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_r1~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_r1~q\) # ((\can_hw_controller_0|i_can_bsp|rx_rtr2~q\ & \can_hw_controller_0|i_can_bsp|process_20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_r1~q\,
	datac => \can_hw_controller_0|i_can_bsp|rx_rtr2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_r1~0_combout\);

-- Location: LCCOMB_X17_Y19_N16
\can_hw_controller_0|i_can_bsp|rx_r1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_r1~1_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_bsp|rx_r1~0_combout\ & !\can_hw_controller_0|i_can_bsp|go_rx_r0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_r1~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_r0~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_r1~1_combout\);

-- Location: FF_X17_Y19_N17
\can_hw_controller_0|i_can_bsp|rx_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_r1~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_r1~q\);

-- Location: LCCOMB_X16_Y19_N12
\can_hw_controller_0|i_can_bsp|rx_id1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_id1~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_rtr1~combout\ & ((\can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|rx_id1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_id1~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_rtr1~combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_id1~0_combout\);

-- Location: FF_X16_Y19_N13
\can_hw_controller_0|i_can_bsp|rx_id1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_id1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_id1~q\);

-- Location: LCCOMB_X17_Y18_N0
\can_hw_controller_0|i_can_bsp|go_rx_rtr1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(3) & (!\can_hw_controller_0|i_can_bsp|bit_cnt\(0) & (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & \can_hw_controller_0|i_can_bsp|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(3),
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|bit_cnt\(1),
	combout => \can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\);

-- Location: LCCOMB_X16_Y19_N0
\can_hw_controller_0|i_can_bsp|go_rx_rtr1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_rtr1~combout\ = (\can_hw_controller_0|i_can_bsp|rx_id1~q\ & (\can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\ & !\can_hw_controller_0|i_can_bsp|bit_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_id1~q\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|bit_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|go_rx_rtr1~combout\);

-- Location: LCCOMB_X17_Y19_N14
\can_hw_controller_0|i_can_bsp|rx_rtr1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_rtr1~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|rx_rtr1~q\ & ((!\can_hw_controller_0|i_can_bsp|process_20~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_rtr1~q\ & (\can_hw_controller_0|i_can_bsp|go_rx_rtr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_rtr1~combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_rtr1~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_rtr1~0_combout\);

-- Location: FF_X17_Y19_N15
\can_hw_controller_0|i_can_bsp|rx_rtr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_rtr1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_rtr1~q\);

-- Location: LCCOMB_X17_Y19_N28
\can_hw_controller_0|i_can_bsp|rx_ide~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_ide~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_ide~q\ & (((!\can_hw_controller_0|i_can_bsp|process_20~0_combout\)))) # (!\can_hw_controller_0|i_can_bsp|rx_ide~q\ & (!\can_hw_controller_0|i_can_bsp|rx_r1~q\ & 
-- (\can_hw_controller_0|i_can_bsp|rx_rtr1~q\ & \can_hw_controller_0|i_can_bsp|process_20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_ide~q\,
	datab => \can_hw_controller_0|i_can_bsp|rx_r1~q\,
	datac => \can_hw_controller_0|i_can_bsp|rx_rtr1~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_ide~0_combout\);

-- Location: LCCOMB_X17_Y19_N10
\can_hw_controller_0|i_can_bsp|rx_ide~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_ide~1_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & \can_hw_controller_0|i_can_bsp|rx_ide~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ide~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_ide~1_combout\);

-- Location: FF_X17_Y19_N11
\can_hw_controller_0|i_can_bsp|rx_ide\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_ide~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_ide~q\);

-- Location: LCCOMB_X17_Y19_N2
\can_hw_controller_0|i_can_bsp|go_rx_r0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_r0~0_combout\ = (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_r1~q\) # ((\can_hw_controller_0|i_can_bsp|rx_ide~q\ & \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_ide~q\,
	datab => \can_hw_controller_0|i_can_bsp|rx_r1~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_r0~0_combout\);

-- Location: LCCOMB_X17_Y19_N24
\can_hw_controller_0|i_can_bsp|rx_r0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_r0~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|rx_r0~q\ & ((!\can_hw_controller_0|i_can_bsp|process_20~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_r0~q\ & (\can_hw_controller_0|i_can_bsp|go_rx_r0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_r0~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_r0~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_r0~0_combout\);

-- Location: FF_X17_Y19_N25
\can_hw_controller_0|i_can_bsp|rx_r0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_r0~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_r0~q\);

-- Location: LCCOMB_X18_Y19_N30
\can_hw_controller_0|i_can_bsp|rx_dlc~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_dlc~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_dlc~q\) # ((!\can_hw_controller_0|i_can_bsp|Equal12~0_combout\ & (\can_hw_controller_0|i_can_bsp|rx_r0~q\ & \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal12~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_r0~q\,
	datac => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_dlc~q\,
	combout => \can_hw_controller_0|i_can_bsp|rx_dlc~0_combout\);

-- Location: LCCOMB_X18_Y18_N0
\can_hw_controller_0|i_can_bsp|rx_dlc~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_dlc~1_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ & (\can_hw_controller_0|i_can_bsp|rx_dlc~0_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_dlc~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_dlc~1_combout\);

-- Location: FF_X18_Y18_N1
\can_hw_controller_0|i_can_bsp|rx_dlc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_dlc~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_dlc~q\);

-- Location: LCCOMB_X17_Y18_N20
\can_hw_controller_0|i_can_bsp|process_20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_20~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & \can_hw_controller_0|i_can_bsp|rx_dlc~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_dlc~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_20~1_combout\);

-- Location: FF_X17_Y18_N15
\can_hw_controller_0|i_can_bsp|data_len[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|data_len[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_len\(0));

-- Location: FF_X17_Y18_N5
\can_hw_controller_0|i_can_bsp|data_len[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|data_len\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_len\(1));

-- Location: LCCOMB_X17_Y18_N2
\can_hw_controller_0|i_can_bsp|Add6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add6~0_combout\ = (!\can_hw_controller_0|i_can_bsp|data_len\(0) & !\can_hw_controller_0|i_can_bsp|data_len\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|data_len\(0),
	datad => \can_hw_controller_0|i_can_bsp|data_len\(1),
	combout => \can_hw_controller_0|i_can_bsp|Add6~0_combout\);

-- Location: LCCOMB_X17_Y19_N12
\can_hw_controller_0|i_can_bsp|ide~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|ide~0_combout\ = (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_ide~q\ & (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)) # (!\can_hw_controller_0|i_can_bsp|rx_ide~q\ & 
-- ((\can_hw_controller_0|i_can_bsp|ide~q\))))) # (!\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & (((\can_hw_controller_0|i_can_bsp|ide~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|ide~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ide~q\,
	combout => \can_hw_controller_0|i_can_bsp|ide~0_combout\);

-- Location: FF_X17_Y19_N13
\can_hw_controller_0|i_can_bsp|ide\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|ide~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|ide~q\);

-- Location: LCCOMB_X17_Y19_N8
\can_hw_controller_0|i_can_bsp|rtr2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rtr2~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_rtr2~q\ & ((\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)) # 
-- (!\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rtr2~q\))))) # (!\can_hw_controller_0|i_can_bsp|rx_rtr2~q\ & (((\can_hw_controller_0|i_can_bsp|rtr2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|rx_rtr2~q\,
	datac => \can_hw_controller_0|i_can_bsp|rtr2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rtr2~0_combout\);

-- Location: FF_X17_Y19_N9
\can_hw_controller_0|i_can_bsp|rtr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rtr2~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rtr2~q\);

-- Location: LCCOMB_X17_Y19_N26
\can_hw_controller_0|i_can_bsp|rtr1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rtr1~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_rtr1~q\ & ((\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)) # 
-- (!\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rtr1~q\))))) # (!\can_hw_controller_0|i_can_bsp|rx_rtr1~q\ & (((\can_hw_controller_0|i_can_bsp|rtr1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|rx_rtr1~q\,
	datac => \can_hw_controller_0|i_can_bsp|rtr1~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rtr1~0_combout\);

-- Location: FF_X17_Y19_N27
\can_hw_controller_0|i_can_bsp|rtr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rtr1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rtr1~q\);

-- Location: LCCOMB_X17_Y19_N30
\can_hw_controller_0|i_can_bsp|remote_rq~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|remote_rq~0_combout\ = (\can_hw_controller_0|i_can_bsp|ide~q\ & (\can_hw_controller_0|i_can_bsp|rtr2~q\)) # (!\can_hw_controller_0|i_can_bsp|ide~q\ & ((\can_hw_controller_0|i_can_bsp|rtr1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|ide~q\,
	datab => \can_hw_controller_0|i_can_bsp|rtr2~q\,
	datac => \can_hw_controller_0|i_can_bsp|rtr1~q\,
	combout => \can_hw_controller_0|i_can_bsp|remote_rq~0_combout\);

-- Location: FF_X17_Y18_N27
\can_hw_controller_0|i_can_bsp|data_len[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|data_len\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_len\(2));

-- Location: LCCOMB_X17_Y18_N8
\can_hw_controller_0|i_can_bsp|go_rx_data~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_data~1_combout\ = (!\can_hw_controller_0|i_can_bsp|remote_rq~0_combout\ & (((\can_hw_controller_0|i_can_bsp|data_len\(2)) # (!\can_hw_controller_0|i_can_bsp|Add6~0_combout\)) # 
-- (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|Add6~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|remote_rq~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|data_len\(2),
	combout => \can_hw_controller_0|i_can_bsp|go_rx_data~1_combout\);

-- Location: LCCOMB_X18_Y18_N6
\can_hw_controller_0|i_can_bsp|go_rx_data~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\ = (\can_hw_controller_0|i_can_bsp|go_rx_data~1_combout\ & (\can_hw_controller_0|i_can_bsp|rx_dlc~q\ & \can_hw_controller_0|i_can_bsp|go_rx_data~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_data~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_dlc~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_data~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\);

-- Location: LCCOMB_X18_Y19_N10
\can_hw_controller_0|i_can_bsp|process_26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_26~0_combout\ = (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_r0~q\) # ((\can_hw_controller_0|i_can_bsp|rx_ide~q\ & 
-- !\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_ide~q\,
	datab => \can_hw_controller_0|i_can_bsp|rx_r0~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_26~0_combout\);

-- Location: LCCOMB_X18_Y19_N4
\can_hw_controller_0|i_can_bsp|process_26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_26~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_26~0_combout\) # ((\can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\) # ((\can_hw_controller_0|i_can_bsp|rx_crc_lim~q\ & 
-- \can_hw_controller_0|i_can_bsp|process_20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_26~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_26~1_combout\);

-- Location: LCCOMB_X19_Y18_N12
\can_hw_controller_0|i_can_bsp|process_26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_26~2_combout\ = (\can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\) # ((\can_hw_controller_0|i_can_bsp|process_26~1_combout\) # ((\can_hw_controller_0|i_can_bsp|rx_ack_lim~q\ & 
-- \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\,
	datac => \can_hw_controller_0|i_can_bsp|process_26~1_combout\,
	datad => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_26~2_combout\);

-- Location: LCCOMB_X17_Y17_N4
\can_hw_controller_0|i_can_bsp|process_26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_26~3_combout\ = (\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\) # ((\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\) # ((\can_hw_controller_0|i_can_bsp|process_26~2_combout\) # 
-- (!\can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_26~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_26~3_combout\);

-- Location: LCCOMB_X17_Y17_N0
\can_hw_controller_0|i_can_bsp|bit_cnt[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_cnt[1]~0_combout\ = (!\can_hw_controller_0|i_can_bsp|process_26~3_combout\ & ((\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|Add2~2_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & (\can_hw_controller_0|i_can_bsp|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_26~3_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|Add2~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_cnt[1]~0_combout\);

-- Location: FF_X17_Y17_N1
\can_hw_controller_0|i_can_bsp|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_cnt[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_cnt\(1));

-- Location: LCCOMB_X17_Y18_N24
\can_hw_controller_0|i_can_bsp|go_rx_data~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_data~0_combout\ = (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & (\can_hw_controller_0|i_can_bsp|bit_cnt\(1) & \can_hw_controller_0|i_can_bsp|bit_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(1),
	datac => \can_hw_controller_0|i_can_bsp|bit_cnt\(0),
	combout => \can_hw_controller_0|i_can_bsp|go_rx_data~0_combout\);

-- Location: LCCOMB_X17_Y17_N24
\can_hw_controller_0|i_can_bsp|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add2~10_combout\ = \can_hw_controller_0|i_can_bsp|Add2~9\ $ (\can_hw_controller_0|i_can_bsp|bit_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|bit_cnt\(5),
	cin => \can_hw_controller_0|i_can_bsp|Add2~9\,
	combout => \can_hw_controller_0|i_can_bsp|Add2~10_combout\);

-- Location: LCCOMB_X17_Y17_N10
\can_hw_controller_0|i_can_bsp|bit_cnt~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_cnt~6_combout\ = (!\can_hw_controller_0|i_can_bsp|process_26~2_combout\ & (\can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\ & (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ & 
-- \can_hw_controller_0|i_can_bsp|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_26~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add2~10_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_cnt~6_combout\);

-- Location: FF_X17_Y17_N11
\can_hw_controller_0|i_can_bsp|bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_cnt~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_cnt\(5));

-- Location: FF_X17_Y18_N19
\can_hw_controller_0|i_can_bsp|data_len[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|data_len\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_len\(3));

-- Location: LCCOMB_X17_Y18_N28
\can_hw_controller_0|i_can_bsp|rst_crc_enable~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rst_crc_enable~1_combout\ = (\can_hw_controller_0|i_can_bsp|bit_cnt\(5) & (!\can_hw_controller_0|i_can_bsp|data_len\(3) & ((\can_hw_controller_0|i_can_bsp|Add6~0_combout\) # (!\can_hw_controller_0|i_can_bsp|data_len\(2))))) 
-- # (!\can_hw_controller_0|i_can_bsp|bit_cnt\(5) & ((\can_hw_controller_0|i_can_bsp|data_len\(3)) # (\can_hw_controller_0|i_can_bsp|Add6~0_combout\ $ (\can_hw_controller_0|i_can_bsp|data_len\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(5),
	datab => \can_hw_controller_0|i_can_bsp|Add6~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|data_len\(3),
	datad => \can_hw_controller_0|i_can_bsp|data_len\(2),
	combout => \can_hw_controller_0|i_can_bsp|rst_crc_enable~1_combout\);

-- Location: LCCOMB_X18_Y18_N18
\can_hw_controller_0|i_can_bsp|rx_data~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_data~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_data~q\) # 
-- (\can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_data~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_data~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_data~0_combout\);

-- Location: FF_X18_Y18_N19
\can_hw_controller_0|i_can_bsp|rx_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_data~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_data~q\);

-- Location: LCCOMB_X17_Y18_N22
\can_hw_controller_0|i_can_bsp|rst_crc_enable~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rst_crc_enable~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_data~q\ & (\can_hw_controller_0|i_can_bsp|bit_cnt\(3) $ (((!\can_hw_controller_0|i_can_bsp|data_len\(3) & \can_hw_controller_0|i_can_bsp|data_len\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(3),
	datab => \can_hw_controller_0|i_can_bsp|data_len\(3),
	datac => \can_hw_controller_0|i_can_bsp|data_len\(0),
	datad => \can_hw_controller_0|i_can_bsp|rx_data~q\,
	combout => \can_hw_controller_0|i_can_bsp|rst_crc_enable~0_combout\);

-- Location: LCCOMB_X17_Y18_N12
\can_hw_controller_0|i_can_bsp|Equal3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal3~0_combout\ = \can_hw_controller_0|i_can_bsp|bit_cnt\(4) $ (((!\can_hw_controller_0|i_can_bsp|data_len\(3) & (\can_hw_controller_0|i_can_bsp|data_len\(1) $ (\can_hw_controller_0|i_can_bsp|data_len\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(4),
	datab => \can_hw_controller_0|i_can_bsp|data_len\(1),
	datac => \can_hw_controller_0|i_can_bsp|data_len\(0),
	datad => \can_hw_controller_0|i_can_bsp|data_len\(3),
	combout => \can_hw_controller_0|i_can_bsp|Equal3~0_combout\);

-- Location: LCCOMB_X17_Y18_N6
\can_hw_controller_0|i_can_bsp|rst_crc_enable~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rst_crc_enable~2_combout\ = (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~1_combout\ & (\can_hw_controller_0|i_can_bsp|bit_cnt\(2) & (\can_hw_controller_0|i_can_bsp|rst_crc_enable~0_combout\ & 
-- \can_hw_controller_0|i_can_bsp|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rst_crc_enable~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(2),
	datac => \can_hw_controller_0|i_can_bsp|rst_crc_enable~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Equal3~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rst_crc_enable~2_combout\);

-- Location: LCCOMB_X18_Y18_N20
\can_hw_controller_0|i_can_bsp|rst_crc_enable~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ = (\can_hw_controller_0|i_can_bsp|go_rx_data~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rst_crc_enable~2_combout\) # ((\can_hw_controller_0|i_can_bsp|rx_dlc~q\ & 
-- !\can_hw_controller_0|i_can_bsp|go_rx_data~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_data~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_dlc~q\,
	datac => \can_hw_controller_0|i_can_bsp|rst_crc_enable~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_data~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\);

-- Location: LCCOMB_X16_Y19_N10
\can_hw_controller_0|i_can_bsp|rx_crc~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_crc~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\ & ((\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|rx_crc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_crc~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_crc~0_combout\);

-- Location: FF_X16_Y19_N11
\can_hw_controller_0|i_can_bsp|rx_crc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_crc~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_crc~q\);

-- Location: LCCOMB_X16_Y19_N24
\can_hw_controller_0|i_can_bsp|go_rx_crc_lim\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\ = (\can_hw_controller_0|i_can_bsp|rx_crc~q\ & (\can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\ & \can_hw_controller_0|i_can_bsp|bit_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_crc~q\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|bit_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\);

-- Location: LCCOMB_X16_Y19_N6
\can_hw_controller_0|i_can_bsp|rx_crc_lim~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_crc_lim~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|rx_crc_lim~q\ & (!\can_hw_controller_0|i_can_bsp|process_20~0_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_crc_lim~q\ & ((\can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_crc_lim~0_combout\);

-- Location: FF_X16_Y19_N7
\can_hw_controller_0|i_can_bsp|rx_crc_lim\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_crc_lim~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\);

-- Location: LCCOMB_X19_Y19_N20
\can_hw_controller_0|i_can_bsp|go_rx_ack\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_ack~combout\ = (\can_hw_controller_0|i_can_bsp|rx_crc_lim~q\ & \can_hw_controller_0|i_can_bsp|process_20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\,
	datac => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_ack~combout\);

-- Location: LCCOMB_X18_Y19_N6
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\) # ((\can_hw_controller_0|i_can_bsp|stuff_err~0_combout\) # ((\can_hw_controller_0|i_can_bsp|go_rx_ack~combout\) # 
-- (\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|stuff_err~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_ack~combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2_combout\);

-- Location: FF_X18_Y19_N27
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1));

-- Location: LCCOMB_X18_Y19_N0
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~1_combout\ = (\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0_combout\ & (\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(2) $ (((\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1) & 
-- !\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(2),
	datad => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~1_combout\);

-- Location: FF_X18_Y19_N1
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(2));

-- Location: LCCOMB_X18_Y19_N16
\can_hw_controller_0|i_can_bsp|process_20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_20~0_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & ((\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1)) # ((\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0)) # 
-- (!\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0),
	datac => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datad => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|process_20~0_combout\);

-- Location: LCCOMB_X18_Y19_N2
\can_hw_controller_0|i_can_bsp|bit_de_stuff_reset\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\) # ((\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\) # ((\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & 
-- \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_crc_lim~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\);

-- Location: LCCOMB_X18_Y19_N24
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~0_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (((\can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\ & !\can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\)))) # 
-- (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\) # ((\can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\ & !\can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\,
	datad => \can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~0_combout\);

-- Location: FF_X18_Y19_N25
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\);

-- Location: LCCOMB_X18_Y19_N8
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4_combout\ = ((\can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\ $ (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)) # (!\can_hw_controller_0|i_can_bsp|process_20~0_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\,
	datab => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4_combout\);

-- Location: LCCOMB_X18_Y19_N28
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~5_combout\ = (!\can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\ & ((\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0) & ((!\can_hw_controller_0|i_can_bsp|stuff_err~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0) & (!\can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4_combout\,
	datab => \can_hw_controller_0|i_can_bsp|stuff_err~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|bit_de_stuff_reset~combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~5_combout\);

-- Location: FF_X18_Y19_N29
\can_hw_controller_0|i_can_bsp|bit_stuff_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0));

-- Location: LCCOMB_X18_Y19_N22
\can_hw_controller_0|i_can_bsp|Equal12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal12~0_combout\ = (!\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0) & (!\can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1) & \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|bit_stuff_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|Equal12~0_combout\);

-- Location: LCCOMB_X18_Y19_N20
\can_hw_controller_0|i_can_bsp|stuff_err~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\ = (\can_hw_controller_0|i_can_bsp|Equal12~0_combout\ & (\can_hw_controller_0|i_can_bsp|stuff_err~0_combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\ $ 
-- (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal12~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|stuff_err~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\);

-- Location: LCCOMB_X19_Y18_N26
\can_hw_controller_0|i_can_bsp|process_53~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_53~0_combout\ = (\can_hw_controller_0|i_can_bsp|stuff_err~1_combout\) # ((\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\) # (\can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|overload_frame_ended~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_53~0_combout\);

-- Location: LCCOMB_X19_Y18_N20
\can_hw_controller_0|i_can_bsp|process_53~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_53~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_53~0_combout\) # ((\can_hw_controller_0|i_can_bsp|bit_err~5_combout\) # ((\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|form_err~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_53~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|form_err~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_53~1_combout\);

-- Location: LCCOMB_X19_Y21_N2
\can_hw_controller_0|i_can_bsp|process_53~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_53~2_combout\ = ((\can_hw_controller_0|i_can_bsp|Equal9~1_combout\) # (!\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\)) # (!\can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	datac => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datad => \can_hw_controller_0|i_can_bsp|Equal9~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_53~2_combout\);

-- Location: LCCOMB_X19_Y21_N30
\can_hw_controller_0|i_can_bsp|overload_cnt1[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt1[0]~3_combout\ = (!\can_hw_controller_0|i_can_bsp|process_53~1_combout\ & (\can_hw_controller_0|i_can_bsp|overload_cnt1\(0) $ (!\can_hw_controller_0|i_can_bsp|process_53~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|process_53~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt1\(0),
	datad => \can_hw_controller_0|i_can_bsp|process_53~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt1[0]~3_combout\);

-- Location: FF_X19_Y21_N31
\can_hw_controller_0|i_can_bsp|overload_cnt1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|overload_cnt1[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|overload_cnt1\(0));

-- Location: LCCOMB_X19_Y21_N26
\can_hw_controller_0|i_can_bsp|overload_cnt1[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|overload_cnt1[1]~2_combout\ = (!\can_hw_controller_0|i_can_bsp|process_53~1_combout\ & (\can_hw_controller_0|i_can_bsp|overload_cnt1\(1) $ (((\can_hw_controller_0|i_can_bsp|overload_cnt1\(0) & 
-- !\can_hw_controller_0|i_can_bsp|process_53~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_cnt1\(0),
	datab => \can_hw_controller_0|i_can_bsp|process_53~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt1\(1),
	datad => \can_hw_controller_0|i_can_bsp|process_53~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|overload_cnt1[1]~2_combout\);

-- Location: FF_X19_Y21_N27
\can_hw_controller_0|i_can_bsp|overload_cnt1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|overload_cnt1[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|overload_cnt1\(1));

-- Location: LCCOMB_X19_Y21_N8
\can_hw_controller_0|i_can_bsp|Equal9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal9~1_combout\ = (\can_hw_controller_0|i_can_bsp|overload_cnt1\(1) & (\can_hw_controller_0|i_can_bsp|overload_cnt1\(0) & \can_hw_controller_0|i_can_bsp|overload_cnt1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|overload_cnt1\(1),
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt1\(0),
	datad => \can_hw_controller_0|i_can_bsp|overload_cnt1\(2),
	combout => \can_hw_controller_0|i_can_bsp|Equal9~1_combout\);

-- Location: LCCOMB_X18_Y21_N8
\can_hw_controller_0|i_can_bsp|process_81~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_81~1_combout\ = (\can_hw_controller_0|i_can_bsp|error_frame~q\ & (\can_hw_controller_0|i_can_bsp|LessThan2~0_combout\ & !\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_frame~q\,
	datac => \can_hw_controller_0|i_can_bsp|LessThan2~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_81~1_combout\);

-- Location: LCCOMB_X19_Y18_N14
\can_hw_controller_0|i_can_bsp|process_81~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_81~2_combout\ = (\can_hw_controller_0|i_can_bsp|bit_err~5_combout\ & ((\can_hw_controller_0|i_can_bsp|process_81~1_combout\) # ((!\can_hw_controller_0|i_can_bsp|Equal9~1_combout\ & 
-- \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal9~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	datac => \can_hw_controller_0|i_can_bsp|process_81~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_81~2_combout\);

-- Location: LCCOMB_X19_Y20_N0
\can_hw_controller_0|i_can_bsp|process_81~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_81~5_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~2_combout\) # (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_81~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_81~5_combout\);

-- Location: LCCOMB_X21_Y20_N6
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ = (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & ((\can_hw_controller_0|i_can_bsp|process_81~5_combout\) # 
-- (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|process_81~5_combout\,
	datad => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\);

-- Location: LCCOMB_X21_Y20_N4
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~21_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0))))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20_combout\,
	datab => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~21_combout\);

-- Location: FF_X21_Y20_N5
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0));

-- Location: LCCOMB_X22_Y20_N10
\can_hw_controller_0|i_can_bsp|Add23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~9_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1) & (\can_hw_controller_0|i_can_bsp|Add23~8\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1) & 
-- (!\can_hw_controller_0|i_can_bsp|Add23~8\))
-- \can_hw_controller_0|i_can_bsp|Add23~10\ = CARRY((!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1) & !\can_hw_controller_0|i_can_bsp|Add23~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add23~8\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~9_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~10\);

-- Location: LCCOMB_X21_Y20_N12
\can_hw_controller_0|i_can_bsp|Add24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~2_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1) & (!\can_hw_controller_0|i_can_bsp|Add24~1\)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1) & ((\can_hw_controller_0|i_can_bsp|Add24~1\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_bsp|Add24~3\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add24~1\) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add24~1\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~2_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~3\);

-- Location: LCCOMB_X21_Y20_N28
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~9_combout\)) # (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~9_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add24~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18_combout\);

-- Location: LCCOMB_X21_Y20_N2
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~19_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1))))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~19_combout\);

-- Location: FF_X21_Y20_N3
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1));

-- Location: LCCOMB_X21_Y20_N14
\can_hw_controller_0|i_can_bsp|Add24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~4_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2) & (\can_hw_controller_0|i_can_bsp|Add24~3\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2) & 
-- (!\can_hw_controller_0|i_can_bsp|Add24~3\ & VCC))
-- \can_hw_controller_0|i_can_bsp|Add24~5\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2) & !\can_hw_controller_0|i_can_bsp|Add24~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add24~3\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~4_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~5\);

-- Location: LCCOMB_X22_Y20_N12
\can_hw_controller_0|i_can_bsp|Add23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~11_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2) & ((GND) # (!\can_hw_controller_0|i_can_bsp|Add23~10\))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2) & 
-- (\can_hw_controller_0|i_can_bsp|Add23~10\ $ (GND)))
-- \can_hw_controller_0|i_can_bsp|Add23~12\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2)) # (!\can_hw_controller_0|i_can_bsp|Add23~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add23~10\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~11_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~12\);

-- Location: LCCOMB_X21_Y20_N0
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~11_combout\) # (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\)))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (\can_hw_controller_0|i_can_bsp|Add24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add24~4_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~11_combout\,
	datad => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16_combout\);

-- Location: LCCOMB_X21_Y20_N8
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~17_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2))))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~17_combout\);

-- Location: FF_X21_Y20_N9
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2));

-- Location: LCCOMB_X22_Y20_N14
\can_hw_controller_0|i_can_bsp|Add23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~13_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3) & (\can_hw_controller_0|i_can_bsp|Add23~12\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3) & 
-- (!\can_hw_controller_0|i_can_bsp|Add23~12\))
-- \can_hw_controller_0|i_can_bsp|Add23~14\ = CARRY((!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3) & !\can_hw_controller_0|i_can_bsp|Add23~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add23~12\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~13_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~14\);

-- Location: LCCOMB_X20_Y20_N8
\can_hw_controller_0|i_can_bsp|Add25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add25~0_combout\ = \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3) $ (VCC)
-- \can_hw_controller_0|i_can_bsp|Add25~1\ = CARRY(\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3),
	datad => VCC,
	combout => \can_hw_controller_0|i_can_bsp|Add25~0_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add25~1\);

-- Location: LCCOMB_X21_Y20_N16
\can_hw_controller_0|i_can_bsp|Add24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~6_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3) & (!\can_hw_controller_0|i_can_bsp|Add24~5\)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3) & ((\can_hw_controller_0|i_can_bsp|Add24~5\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_bsp|Add24~7\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add24~5\) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add24~5\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~6_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~7\);

-- Location: LCCOMB_X19_Y20_N16
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & (\can_hw_controller_0|i_can_bsp|Add25~0_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & ((\can_hw_controller_0|i_can_bsp|Add24~6_combout\))))) # (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_bsp|Add25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add25~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add24~6_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12_combout\);

-- Location: LCCOMB_X19_Y20_N2
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & ((\can_hw_controller_0|i_can_bsp|Add23~13_combout\) # ((!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\)))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Add23~13_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13_combout\);

-- Location: LCCOMB_X19_Y22_N12
\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~3_combout\ = (\can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\ & (!\can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\ & (!\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0) & 
-- !\can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\,
	datab => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\,
	datac => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\,
	combout => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~3_combout\);

-- Location: LCCOMB_X19_Y18_N24
\can_hw_controller_0|i_can_bsp|process_49~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_49~0_combout\ = (\can_hw_controller_0|i_can_bsp|stuff_err~1_combout\) # ((\can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\) # ((\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~q\,
	datac => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_49~0_combout\);

-- Location: LCCOMB_X19_Y18_N18
\can_hw_controller_0|i_can_bsp|process_49~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_49~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_49~0_combout\) # ((\can_hw_controller_0|i_can_bsp|bit_err~5_combout\) # ((\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|form_err~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_49~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|form_err~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_49~1_combout\);

-- Location: LCCOMB_X19_Y22_N8
\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_49~1_combout\) # ((\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\ & ((\can_hw_controller_0|i_can_bsp|Equal9~1_combout\) # 
-- (!\can_hw_controller_0|i_can_bsp|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan2~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_49~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Equal9~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1_combout\);

-- Location: FF_X19_Y22_N13
\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0));

-- Location: LCCOMB_X19_Y22_N2
\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~2_combout\ = (!\can_hw_controller_0|i_can_bsp|process_49~1_combout\ & (\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(1) $ (\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|process_49~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0),
	combout => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~2_combout\);

-- Location: FF_X19_Y22_N3
\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(1));

-- Location: LCCOMB_X19_Y22_N0
\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~0_combout\ = (!\can_hw_controller_0|i_can_bsp|process_49~1_combout\ & (\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(2) $ (((\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0) & 
-- \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0),
	datab => \can_hw_controller_0|i_can_bsp|process_49~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(2),
	datad => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(1),
	combout => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~0_combout\);

-- Location: FF_X19_Y22_N1
\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(2));

-- Location: LCCOMB_X19_Y22_N30
\can_hw_controller_0|i_can_bsp|process_81~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_81~4_combout\ = (\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0) & (\can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(2) & (\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\ & 
-- \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(0),
	datab => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(2),
	datac => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt\(1),
	combout => \can_hw_controller_0|i_can_bsp|process_81~4_combout\);

-- Location: LCCOMB_X18_Y21_N10
\can_hw_controller_0|i_can_bsp|error_flag_over_latched~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_flag_over_latched~0_combout\ = (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & ((\can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\) # (\can_hw_controller_0|i_can_bsp|error_flag_over_latched~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|error_flag_over_latched~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_flag_over_latched~0_combout\);

-- Location: FF_X18_Y21_N11
\can_hw_controller_0|i_can_bsp|error_flag_over_latched\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_flag_over_latched~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_flag_over_latched~q\);

-- Location: LCCOMB_X18_Y21_N20
\can_hw_controller_0|i_can_bsp|process_81~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_81~3_combout\ = (\can_hw_controller_0|i_can_bsp|error_cnt1\(1) & (\can_hw_controller_0|i_can_bsp|error_cnt1\(2) & (!\can_hw_controller_0|i_can_bsp|error_flag_over_latched~q\ & 
-- \can_hw_controller_0|i_can_bsp|error_cnt1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_cnt1\(1),
	datab => \can_hw_controller_0|i_can_bsp|error_cnt1\(2),
	datac => \can_hw_controller_0|i_can_bsp|error_flag_over_latched~q\,
	datad => \can_hw_controller_0|i_can_bsp|error_cnt1\(0),
	combout => \can_hw_controller_0|i_can_bsp|process_81~3_combout\);

-- Location: LCCOMB_X18_Y21_N22
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1_combout\ = (!\can_hw_controller_0|i_can_bsp|process_81~4_combout\ & (((!\can_hw_controller_0|i_can_bsp|process_81~3_combout\) # (!\can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|process_81~4_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~3_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1_combout\);

-- Location: LCCOMB_X19_Y19_N28
\can_hw_controller_0|i_can_bsp|process_81~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_81~0_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & (!\can_hw_controller_0|i_can_bsp|crc_err~q\ & \can_hw_controller_0|i_can_bsp|rx_ack~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_bsp|crc_err~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ack~q\,
	combout => \can_hw_controller_0|i_can_bsp|process_81~0_combout\);

-- Location: LCCOMB_X19_Y20_N4
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\ = (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & ((\can_hw_controller_0|i_can_bsp|LessThan11~2_combout\) # ((\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan11~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\);

-- Location: LCCOMB_X19_Y20_N30
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\ & (((!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & 
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1_combout\)) # (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\);

-- Location: LCCOMB_X20_Y20_N6
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~14_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3))))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13_combout\,
	datab => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~14_combout\);

-- Location: FF_X20_Y20_N7
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3));

-- Location: LCCOMB_X21_Y20_N18
\can_hw_controller_0|i_can_bsp|Add24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~8_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & (\can_hw_controller_0|i_can_bsp|Add24~7\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & 
-- (!\can_hw_controller_0|i_can_bsp|Add24~7\ & VCC))
-- \can_hw_controller_0|i_can_bsp|Add24~9\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & !\can_hw_controller_0|i_can_bsp|Add24~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add24~7\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~8_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~9\);

-- Location: LCCOMB_X20_Y20_N10
\can_hw_controller_0|i_can_bsp|Add25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add25~2_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & (!\can_hw_controller_0|i_can_bsp|Add25~1\)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & ((\can_hw_controller_0|i_can_bsp|Add25~1\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_bsp|Add25~3\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add25~1\) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add25~1\,
	combout => \can_hw_controller_0|i_can_bsp|Add25~2_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add25~3\);

-- Location: LCCOMB_X20_Y20_N4
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & ((\can_hw_controller_0|i_can_bsp|Add25~2_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & (\can_hw_controller_0|i_can_bsp|Add24~8_combout\)))) # (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (((\can_hw_controller_0|i_can_bsp|Add25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add24~8_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add25~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9_combout\);

-- Location: LCCOMB_X22_Y20_N16
\can_hw_controller_0|i_can_bsp|Add23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~15_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & ((GND) # (!\can_hw_controller_0|i_can_bsp|Add23~14\))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & 
-- (\can_hw_controller_0|i_can_bsp|Add23~14\ $ (GND)))
-- \can_hw_controller_0|i_can_bsp|Add23~16\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4)) # (!\can_hw_controller_0|i_can_bsp|Add23~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add23~14\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~15_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~16\);

-- Location: LCCOMB_X20_Y20_N30
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~15_combout\)) # (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add23~15_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10_combout\);

-- Location: LCCOMB_X20_Y20_N20
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~11_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4))))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10_combout\,
	datab => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~11_combout\);

-- Location: FF_X20_Y20_N21
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4));

-- Location: LCCOMB_X22_Y20_N2
\can_hw_controller_0|i_can_bsp|LessThan11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|LessThan11~1_combout\ = (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2) & (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4) & (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3) & 
-- !\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(2),
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(4),
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(3),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(1),
	combout => \can_hw_controller_0|i_can_bsp|LessThan11~1_combout\);

-- Location: LCCOMB_X22_Y20_N18
\can_hw_controller_0|i_can_bsp|Add23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~17_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & (\can_hw_controller_0|i_can_bsp|Add23~16\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & 
-- (!\can_hw_controller_0|i_can_bsp|Add23~16\))
-- \can_hw_controller_0|i_can_bsp|Add23~18\ = CARRY((!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & !\can_hw_controller_0|i_can_bsp|Add23~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add23~16\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~17_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~18\);

-- Location: LCCOMB_X20_Y20_N12
\can_hw_controller_0|i_can_bsp|Add25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add25~4_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & (\can_hw_controller_0|i_can_bsp|Add25~3\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & 
-- (!\can_hw_controller_0|i_can_bsp|Add25~3\ & VCC))
-- \can_hw_controller_0|i_can_bsp|Add25~5\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & !\can_hw_controller_0|i_can_bsp|Add25~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add25~3\,
	combout => \can_hw_controller_0|i_can_bsp|Add25~4_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add25~5\);

-- Location: LCCOMB_X21_Y20_N20
\can_hw_controller_0|i_can_bsp|Add24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~10_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & (!\can_hw_controller_0|i_can_bsp|Add24~9\)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & ((\can_hw_controller_0|i_can_bsp|Add24~9\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_bsp|Add24~11\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add24~9\) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add24~9\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~10_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~11\);

-- Location: LCCOMB_X20_Y20_N0
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & (\can_hw_controller_0|i_can_bsp|Add25~4_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & ((\can_hw_controller_0|i_can_bsp|Add24~10_combout\))))) # (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_bsp|Add25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add25~4_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add24~10_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6_combout\);

-- Location: LCCOMB_X20_Y20_N2
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~17_combout\)) # (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~17_combout\,
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7_combout\);

-- Location: LCCOMB_X20_Y20_N26
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~8_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5))))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & ((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~8_combout\);

-- Location: FF_X20_Y20_N27
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5));

-- Location: LCCOMB_X22_Y20_N0
\can_hw_controller_0|i_can_bsp|LessThan11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|LessThan11~0_combout\ = (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8) & 
-- !\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6),
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5),
	combout => \can_hw_controller_0|i_can_bsp|LessThan11~0_combout\);

-- Location: LCCOMB_X22_Y20_N4
\can_hw_controller_0|i_can_bsp|LessThan11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|LessThan11~2_combout\ = (\can_hw_controller_0|i_can_bsp|LessThan11~1_combout\ & (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0) & \can_hw_controller_0|i_can_bsp|LessThan11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|LessThan11~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(0),
	datad => \can_hw_controller_0|i_can_bsp|LessThan11~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|LessThan11~2_combout\);

-- Location: LCCOMB_X19_Y20_N24
\can_hw_controller_0|i_can_bsp|process_81~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_81~6_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|LessThan11~2_combout\ & \can_hw_controller_0|i_can_bsp|process_81~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_bsp|LessThan11~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_81~6_combout\);

-- Location: LCCOMB_X22_Y20_N20
\can_hw_controller_0|i_can_bsp|Add23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~19_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & ((GND) # (!\can_hw_controller_0|i_can_bsp|Add23~18\))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & 
-- (\can_hw_controller_0|i_can_bsp|Add23~18\ $ (GND)))
-- \can_hw_controller_0|i_can_bsp|Add23~20\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6)) # (!\can_hw_controller_0|i_can_bsp|Add23~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add23~18\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~19_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~20\);

-- Location: LCCOMB_X21_Y20_N22
\can_hw_controller_0|i_can_bsp|Add24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~12_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & (\can_hw_controller_0|i_can_bsp|Add24~11\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & 
-- (!\can_hw_controller_0|i_can_bsp|Add24~11\ & VCC))
-- \can_hw_controller_0|i_can_bsp|Add24~13\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & !\can_hw_controller_0|i_can_bsp|Add24~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add24~11\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~12_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~13\);

-- Location: LCCOMB_X20_Y20_N14
\can_hw_controller_0|i_can_bsp|Add25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add25~6_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & (!\can_hw_controller_0|i_can_bsp|Add25~5\)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6) & ((\can_hw_controller_0|i_can_bsp|Add25~5\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_bsp|Add25~7\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add25~5\) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add25~5\,
	combout => \can_hw_controller_0|i_can_bsp|Add25~6_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add25~7\);

-- Location: LCCOMB_X20_Y20_N28
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & (((\can_hw_controller_0|i_can_bsp|Add25~6_combout\)))) # (!\can_hw_controller_0|i_can_bsp|process_81~2_combout\ & 
-- ((\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_bsp|Add24~12_combout\)) # (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_bsp|Add25~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_81~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add24~12_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add25~6_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3_combout\);

-- Location: LCCOMB_X20_Y20_N22
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~19_combout\)) # (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\))) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~6_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~19_combout\,
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4_combout\);

-- Location: LCCOMB_X20_Y20_N24
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~5_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6))))) # 
-- (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\ & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4_combout\ & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4_combout\,
	datab => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~5_combout\);

-- Location: FF_X20_Y20_N25
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6));

-- Location: LCCOMB_X21_Y20_N24
\can_hw_controller_0|i_can_bsp|Add24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~14_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & (!\can_hw_controller_0|i_can_bsp|Add24~13\)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & ((\can_hw_controller_0|i_can_bsp|Add24~13\) 
-- # (GND)))
-- \can_hw_controller_0|i_can_bsp|Add24~15\ = CARRY((!\can_hw_controller_0|i_can_bsp|Add24~13\) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add24~13\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~14_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add24~15\);

-- Location: LCCOMB_X20_Y20_N16
\can_hw_controller_0|i_can_bsp|Add25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add25~8_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & (\can_hw_controller_0|i_can_bsp|Add25~7\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & 
-- (!\can_hw_controller_0|i_can_bsp|Add25~7\ & VCC))
-- \can_hw_controller_0|i_can_bsp|Add25~9\ = CARRY((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & !\can_hw_controller_0|i_can_bsp|Add25~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add25~7\,
	combout => \can_hw_controller_0|i_can_bsp|Add25~8_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add25~9\);

-- Location: LCCOMB_X19_Y20_N22
\can_hw_controller_0|i_can_bsp|Add23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~4_combout\ = (\can_hw_controller_0|i_can_bsp|process_81~2_combout\) # ((!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1_combout\ & !\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_81~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~4_combout\);

-- Location: LCCOMB_X19_Y20_N18
\can_hw_controller_0|i_can_bsp|Add23~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~26_combout\ = (\can_hw_controller_0|i_can_bsp|Add24~14_combout\ & (((\can_hw_controller_0|i_can_bsp|Add25~8_combout\ & \can_hw_controller_0|i_can_bsp|Add23~4_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~5_combout\))) # (!\can_hw_controller_0|i_can_bsp|Add24~14_combout\ & (\can_hw_controller_0|i_can_bsp|Add25~8_combout\ & (\can_hw_controller_0|i_can_bsp|Add23~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Add24~14_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add25~8_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~4_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~5_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~26_combout\);

-- Location: LCCOMB_X19_Y20_N12
\can_hw_controller_0|i_can_bsp|Add23~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~27_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7)) # ((\can_hw_controller_0|i_can_bsp|Add23~26_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datab => \can_hw_controller_0|i_can_bsp|Add23~26_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~27_combout\);

-- Location: LCCOMB_X19_Y20_N28
\can_hw_controller_0|i_can_bsp|Add23~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~29_combout\ = (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8) & (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & 
-- \can_hw_controller_0|i_can_bsp|process_81~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	datac => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_81~6_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~29_combout\);

-- Location: LCCOMB_X22_Y20_N22
\can_hw_controller_0|i_can_bsp|Add23~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~21_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & (\can_hw_controller_0|i_can_bsp|Add23~20\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & 
-- (!\can_hw_controller_0|i_can_bsp|Add23~20\))
-- \can_hw_controller_0|i_can_bsp|Add23~22\ = CARRY((!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & !\can_hw_controller_0|i_can_bsp|Add23~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|Add23~20\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~21_combout\,
	cout => \can_hw_controller_0|i_can_bsp|Add23~22\);

-- Location: LCCOMB_X19_Y20_N26
\can_hw_controller_0|i_can_bsp|Add23~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~28_combout\ = (\can_hw_controller_0|i_can_bsp|Add23~27_combout\) # ((\can_hw_controller_0|i_can_bsp|Add23~29_combout\ & \can_hw_controller_0|i_can_bsp|Add23~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Add23~27_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add23~29_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add23~21_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~28_combout\);

-- Location: FF_X19_Y20_N27
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|Add23~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7));

-- Location: LCCOMB_X21_Y20_N26
\can_hw_controller_0|i_can_bsp|Add24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add24~16_combout\ = \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8) $ (!\can_hw_controller_0|i_can_bsp|Add24~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	cin => \can_hw_controller_0|i_can_bsp|Add24~15\,
	combout => \can_hw_controller_0|i_can_bsp|Add24~16_combout\);

-- Location: LCCOMB_X20_Y20_N18
\can_hw_controller_0|i_can_bsp|Add25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add25~10_combout\ = \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8) $ (\can_hw_controller_0|i_can_bsp|Add25~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	cin => \can_hw_controller_0|i_can_bsp|Add25~9\,
	combout => \can_hw_controller_0|i_can_bsp|Add25~10_combout\);

-- Location: LCCOMB_X19_Y20_N10
\can_hw_controller_0|i_can_bsp|Add23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~5_combout\ = (\can_hw_controller_0|i_can_bsp|Add24~16_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~4_combout\ & \can_hw_controller_0|i_can_bsp|Add25~10_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|process_81~5_combout\))) # (!\can_hw_controller_0|i_can_bsp|Add24~16_combout\ & (((\can_hw_controller_0|i_can_bsp|Add23~4_combout\ & \can_hw_controller_0|i_can_bsp|Add25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Add24~16_combout\,
	datab => \can_hw_controller_0|i_can_bsp|process_81~5_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~4_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add25~10_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~5_combout\);

-- Location: LCCOMB_X19_Y20_N20
\can_hw_controller_0|i_can_bsp|Add23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~6_combout\ = (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8)) # ((!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7) & 
-- \can_hw_controller_0|i_can_bsp|Add23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	datad => \can_hw_controller_0|i_can_bsp|Add23~5_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~6_combout\);

-- Location: LCCOMB_X22_Y20_N24
\can_hw_controller_0|i_can_bsp|Add23~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~23_combout\ = \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8) $ (\can_hw_controller_0|i_can_bsp|Add23~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	cin => \can_hw_controller_0|i_can_bsp|Add23~22\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~23_combout\);

-- Location: LCCOMB_X19_Y20_N8
\can_hw_controller_0|i_can_bsp|Add23~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Add23~25_combout\ = (\can_hw_controller_0|i_can_bsp|Add23~6_combout\) # ((\can_hw_controller_0|i_can_bsp|Add23~23_combout\ & \can_hw_controller_0|i_can_bsp|Add23~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|Add23~6_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add23~23_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Add23~29_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Add23~25_combout\);

-- Location: FF_X19_Y20_N9
\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|Add23~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8));

-- Location: LCCOMB_X18_Y20_N24
\can_hw_controller_0|i_can_bsp|temp_xhdl110~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|temp_xhdl110~0_combout\ = (!\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8) & (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8) & (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7) & 
-- !\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(8),
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8),
	datac => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7),
	datad => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(7),
	combout => \can_hw_controller_0|i_can_bsp|temp_xhdl110~0_combout\);

-- Location: LCCOMB_X18_Y21_N16
\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~1_combout\ = (!\can_hw_controller_0|i_can_bsp|temp_xhdl110~0_combout\ & ((\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\) # ((!\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ & 
-- \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	datab => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\,
	datad => \can_hw_controller_0|i_can_bsp|temp_xhdl110~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~1_combout\);

-- Location: FF_X18_Y21_N17
\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\);

-- Location: LCCOMB_X18_Y17_N4
\can_hw_controller_0|i_can_bsp|error_flag_over~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_flag_over~1_combout\ = (\can_hw_controller_0|i_can_bsp|passive_cnt\(2) & (\can_hw_controller_0|i_can_bsp|passive_cnt\(0) & (\can_hw_controller_0|i_can_bsp|passive_cnt\(1) & 
-- \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|passive_cnt\(2),
	datab => \can_hw_controller_0|i_can_bsp|passive_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|passive_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\,
	combout => \can_hw_controller_0|i_can_bsp|error_flag_over~1_combout\);

-- Location: LCCOMB_X18_Y21_N28
\can_hw_controller_0|i_can_bsp|error_flag_over~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_flag_over~0_combout\ = (\can_hw_controller_0|i_can_bsp|error_cnt1\(1) & (\can_hw_controller_0|i_can_bsp|error_cnt1\(0) & (\can_hw_controller_0|i_can_bsp|error_cnt1\(2) & 
-- !\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_cnt1\(1),
	datab => \can_hw_controller_0|i_can_bsp|error_cnt1\(0),
	datac => \can_hw_controller_0|i_can_bsp|error_cnt1\(2),
	datad => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\,
	combout => \can_hw_controller_0|i_can_bsp|error_flag_over~0_combout\);

-- Location: LCCOMB_X18_Y17_N22
\can_hw_controller_0|i_can_bsp|error_flag_over~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & (!\can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\ & ((\can_hw_controller_0|i_can_bsp|error_flag_over~1_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|error_flag_over~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datab => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\,
	datac => \can_hw_controller_0|i_can_bsp|error_flag_over~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|error_flag_over~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\);

-- Location: LCCOMB_X18_Y21_N24
\can_hw_controller_0|i_can_bsp|enable_error_cnt2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|enable_error_cnt2~1_combout\ = (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & ((\can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\) # ((\can_hw_controller_0|i_can_bsp|enable_error_cnt2~0_combout\ & 
-- \can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|error_flag_over~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~1_combout\);

-- Location: FF_X18_Y21_N25
\can_hw_controller_0|i_can_bsp|enable_error_cnt2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\);

-- Location: LCCOMB_X19_Y17_N4
\can_hw_controller_0|i_can_bsp|error_cnt2[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt2[0]~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_45~0_combout\) # ((\can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\ & \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|enable_error_cnt2~q\,
	datac => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_cnt2[0]~1_combout\);

-- Location: FF_X19_Y17_N25
\can_hw_controller_0|i_can_bsp|error_cnt2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_cnt2~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|error_cnt2[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_cnt2\(2));

-- Location: LCCOMB_X19_Y17_N22
\can_hw_controller_0|i_can_bsp|error_frame_ended~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\ = (\can_hw_controller_0|i_can_bsp|error_cnt2\(2) & (\can_hw_controller_0|i_can_bsp|error_cnt2\(1) & (\can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\ & 
-- \can_hw_controller_0|i_can_bsp|error_cnt2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_cnt2\(2),
	datab => \can_hw_controller_0|i_can_bsp|error_cnt2\(1),
	datac => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	datad => \can_hw_controller_0|i_can_bsp|error_cnt2\(0),
	combout => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\);

-- Location: LCCOMB_X19_Y17_N20
\can_hw_controller_0|i_can_bsp|error_cnt2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt2~3_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\ & (!\can_hw_controller_0|i_can_bsp|error_cnt2\(0) & 
-- !\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|error_cnt2\(0),
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_cnt2~3_combout\);

-- Location: FF_X19_Y17_N21
\can_hw_controller_0|i_can_bsp|error_cnt2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_cnt2~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|error_cnt2[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_cnt2\(0));

-- Location: LCCOMB_X19_Y17_N2
\can_hw_controller_0|i_can_bsp|error_cnt2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_cnt2~2_combout\ = (!\can_hw_controller_0|i_can_bsp|process_45~0_combout\ & (\can_hw_controller_0|i_can_bsp|error_cnt2\(0) $ (\can_hw_controller_0|i_can_bsp|error_cnt2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|error_cnt2\(0),
	datac => \can_hw_controller_0|i_can_bsp|error_cnt2\(1),
	datad => \can_hw_controller_0|i_can_bsp|process_45~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|error_cnt2~2_combout\);

-- Location: FF_X19_Y17_N3
\can_hw_controller_0|i_can_bsp|error_cnt2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|error_cnt2~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|error_cnt2[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|error_cnt2\(1));

-- Location: LCCOMB_X19_Y17_N14
\can_hw_controller_0|i_can_bsp|error_frame_ended~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\ = (\can_hw_controller_0|i_can_bsp|error_cnt2\(1) & (\can_hw_controller_0|i_can_bsp|error_cnt2\(2) & \can_hw_controller_0|i_can_bsp|error_cnt2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|error_cnt2\(1),
	datac => \can_hw_controller_0|i_can_bsp|error_cnt2\(2),
	datad => \can_hw_controller_0|i_can_bsp|error_cnt2\(0),
	combout => \can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\);

-- Location: LCCOMB_X19_Y17_N10
\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1_combout\ = (\can_hw_controller_0|i_can_bsp|overload_frame_ended~0_combout\) # ((!\can_hw_controller_0|i_can_bsp|bit_cnt\(1) & \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_cnt\(1),
	datac => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\,
	datad => \can_hw_controller_0|i_can_bsp|overload_frame_ended~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1_combout\);

-- Location: LCCOMB_X19_Y17_N12
\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ = (\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\ & ((\can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\) # 
-- ((\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\) # (\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|error_frame_ended~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\);

-- Location: LCCOMB_X17_Y20_N4
\can_hw_controller_0|i_can_bsp|eof_cnt~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & !\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\);

-- Location: LCCOMB_X17_Y20_N12
\can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~0_combout\ = (\can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0_combout\ & (\can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\) # 
-- (\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~0_combout\);

-- Location: FF_X17_Y20_N13
\can_hw_controller_0|i_can_bsp|rx_inter_xhdl11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\);

-- Location: LCCOMB_X17_Y18_N30
\can_hw_controller_0|i_can_bsp|go_rx_idle~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\ & (\can_hw_controller_0|i_can_bsp|bit_cnt\(1) & !\can_hw_controller_0|i_can_bsp|bit_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\,
	datab => \can_hw_controller_0|i_can_bsp|bit_cnt\(1),
	datac => \can_hw_controller_0|i_can_bsp|bit_cnt\(0),
	combout => \can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\);

-- Location: LCCOMB_X17_Y20_N6
\can_hw_controller_0|i_can_bsp|go_rx_idle~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_idle~2_combout\ = (!\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ & \can_hw_controller_0|i_can_bsp|bus_free~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	datad => \can_hw_controller_0|i_can_bsp|bus_free~q\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_idle~2_combout\);

-- Location: LCCOMB_X17_Y20_N24
\can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_rx_idle~2_combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\ & ((!\can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\) # 
-- (!\can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_idle~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0_combout\);

-- Location: LCCOMB_X16_Y18_N14
\can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1_combout\ = (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~q\,
	combout => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1_combout\);

-- Location: LCCOMB_X19_Y19_N22
\can_hw_controller_0|i_can_bsp|bit_err_latched~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & 
-- !\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\);

-- Location: LCCOMB_X19_Y19_N12
\can_hw_controller_0|i_can_bsp|form_err_latched~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|form_err_latched~0_combout\ = (\can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\ & ((\can_hw_controller_0|i_can_bsp|form_err_latched~q\) # (\can_hw_controller_0|i_can_bsp|form_err~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|form_err_latched~q\,
	datad => \can_hw_controller_0|i_can_bsp|form_err~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|form_err_latched~0_combout\);

-- Location: FF_X19_Y19_N13
\can_hw_controller_0|i_can_bsp|form_err_latched\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|form_err_latched~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|form_err_latched~q\);

-- Location: LCCOMB_X19_Y19_N2
\can_hw_controller_0|i_can_bsp|bit_err_latched~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bit_err_latched~1_combout\ = (\can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\ & ((\can_hw_controller_0|i_can_bsp|bit_err_latched~q\) # (\can_hw_controller_0|i_can_bsp|bit_err~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_err_latched~q\,
	datad => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bit_err_latched~1_combout\);

-- Location: FF_X19_Y19_N3
\can_hw_controller_0|i_can_bsp|bit_err_latched\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bit_err_latched~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bit_err_latched~q\);

-- Location: LCCOMB_X19_Y19_N4
\can_hw_controller_0|i_can_bsp|stuff_err_latched~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|stuff_err_latched~0_combout\ = (\can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\ & ((\can_hw_controller_0|i_can_bsp|stuff_err~1_combout\) # (\can_hw_controller_0|i_can_bsp|stuff_err_latched~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bit_err_latched~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|stuff_err_latched~q\,
	combout => \can_hw_controller_0|i_can_bsp|stuff_err_latched~0_combout\);

-- Location: FF_X19_Y19_N5
\can_hw_controller_0|i_can_bsp|stuff_err_latched\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|stuff_err_latched~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|stuff_err_latched~q\);

-- Location: LCCOMB_X19_Y19_N24
\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0_combout\ = (\can_hw_controller_0|i_can_bsp|crc_err~q\) # (!\can_hw_controller_0|i_can_bsp|rx_ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|crc_err~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ack~q\,
	combout => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0_combout\);

-- Location: LCCOMB_X19_Y19_N6
\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1_combout\ = (\can_hw_controller_0|i_can_bsp|form_err_latched~q\) # ((\can_hw_controller_0|i_can_bsp|bit_err_latched~q\) # ((\can_hw_controller_0|i_can_bsp|stuff_err_latched~q\) # 
-- (\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|form_err_latched~q\,
	datab => \can_hw_controller_0|i_can_bsp|bit_err_latched~q\,
	datac => \can_hw_controller_0|i_can_bsp|stuff_err_latched~q\,
	datad => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1_combout\);

-- Location: LCCOMB_X19_Y18_N10
\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\ = (\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1_combout\) # ((\can_hw_controller_0|i_can_bsp|form_err~1_combout\) # ((\can_hw_controller_0|i_can_bsp|bit_err~5_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|stuff_err~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|form_err~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	datad => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\);

-- Location: LCCOMB_X16_Y18_N20
\can_hw_controller_0|i_can_bsp|transmitting_xhdl7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~2_combout\ = (((\can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0_combout\ & \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1_combout\)) # (!\can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|eof_cnt~5_combout\,
	combout => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~2_combout\);

-- Location: FF_X16_Y18_N21
\can_hw_controller_0|i_can_bsp|transmitting_xhdl7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~q\);

-- Location: LCCOMB_X16_Y18_N4
\can_hw_controller_0|i_can_btl|seg1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|seg1~0_combout\ = (!\can_hw_controller_0|i_can_btl|go_seg1~1_combout\ & ((\can_hw_controller_0|i_can_btl|seg1~q\) # (\can_hw_controller_0|i_can_btl|go_seg2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|go_seg1~1_combout\,
	datac => \can_hw_controller_0|i_can_btl|seg1~q\,
	datad => \can_hw_controller_0|i_can_btl|go_seg2~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|seg1~0_combout\);

-- Location: FF_X16_Y18_N5
\can_hw_controller_0|i_can_btl|seg1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|seg1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|seg1~q\);

-- Location: LCCOMB_X16_Y18_N28
\can_hw_controller_0|i_can_btl|tx_next_sp~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|tx_next_sp~1_combout\ = (!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\,
	combout => \can_hw_controller_0|i_can_btl|tx_next_sp~1_combout\);

-- Location: LCCOMB_X19_Y21_N28
\can_hw_controller_0|i_can_bsp|Equal9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal9~0_combout\ = (\can_hw_controller_0|i_can_bsp|overload_cnt1\(1) & \can_hw_controller_0|i_can_bsp|overload_cnt1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|overload_cnt1\(1),
	datad => \can_hw_controller_0|i_can_bsp|overload_cnt1\(2),
	combout => \can_hw_controller_0|i_can_bsp|Equal9~0_combout\);

-- Location: LCCOMB_X19_Y18_N28
\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2_combout\ = (\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ & (((\can_hw_controller_0|i_can_bsp|Equal9~0_combout\)))) # (!\can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\ & 
-- ((\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & ((\can_hw_controller_0|i_can_bsp|Equal9~0_combout\))) # (!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & 
-- (\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~q\,
	datac => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Equal9~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2_combout\);

-- Location: LCCOMB_X18_Y21_N30
\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1_combout\ = (\can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\) # ((\can_hw_controller_0|i_can_bsp|error_cnt1\(1) & \can_hw_controller_0|i_can_bsp|error_cnt1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|error_cnt1\(1),
	datab => \can_hw_controller_0|i_can_bsp|error_cnt1\(2),
	datad => \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~q\,
	combout => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1_combout\);

-- Location: LCCOMB_X15_Y21_N20
\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0_combout\ = (\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\) # (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	combout => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0_combout\);

-- Location: LCCOMB_X16_Y18_N12
\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3_combout\ = (\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0_combout\) # ((\can_hw_controller_0|i_can_bsp|process_58~0_combout\ & 
-- ((\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1_combout\))) # (!\can_hw_controller_0|i_can_bsp|process_58~0_combout\ & (\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2_combout\,
	datab => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|process_58~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3_combout\);

-- Location: LCCOMB_X16_Y18_N18
\can_hw_controller_0|i_can_btl|tx_next_sp~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|tx_next_sp~0_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & (((!\can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\ & \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3_combout\)))) # 
-- (!\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & (\can_hw_controller_0|i_can_btl|tx_next_sp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datab => \can_hw_controller_0|i_can_btl|tx_next_sp~q\,
	datac => \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2_combout\,
	datad => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3_combout\,
	combout => \can_hw_controller_0|i_can_btl|tx_next_sp~0_combout\);

-- Location: LCCOMB_X16_Y18_N2
\can_hw_controller_0|i_can_btl|tx_next_sp~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|tx_next_sp~2_combout\ = (\can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\ & ((\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_btl|tx_next_sp~1_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & ((\can_hw_controller_0|i_can_btl|tx_next_sp~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_btl|tx_next_sp~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2_combout\,
	datad => \can_hw_controller_0|i_can_btl|tx_next_sp~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|tx_next_sp~2_combout\);

-- Location: FF_X16_Y18_N3
\can_hw_controller_0|i_can_btl|tx_next_sp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|tx_next_sp~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|tx_next_sp~q\);

-- Location: LCCOMB_X16_Y18_N6
\can_hw_controller_0|i_can_btl|process_9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|process_9~0_combout\ = (!\can_hw_controller_0|i_can_btl|seg1~q\ & (((\can_hw_controller_0|i_can_btl|tx_next_sp~q\) # (!\can_hw_controller_0|i_can_bsp|transmitting_xhdl7~q\)) # (!\can_hw_controller_0|i_can_bsp|tx_xhdl29~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_xhdl29~q\,
	datab => \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~q\,
	datac => \can_hw_controller_0|i_can_btl|seg1~q\,
	datad => \can_hw_controller_0|i_can_btl|tx_next_sp~q\,
	combout => \can_hw_controller_0|i_can_btl|process_9~0_combout\);

-- Location: LCCOMB_X16_Y18_N26
\can_hw_controller_0|i_can_btl|process_9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|process_9~1_combout\ = (\can_hw_controller_0|i_can_btl|resync~combout\ & \can_hw_controller_0|i_can_btl|process_9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|resync~combout\,
	datad => \can_hw_controller_0|i_can_btl|process_9~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|process_9~1_combout\);

-- Location: LCCOMB_X16_Y18_N0
\can_hw_controller_0|i_can_btl|delay[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|delay[0]~0_combout\ = (\can_hw_controller_0|i_can_btl|go_seg1~1_combout\) # ((\can_hw_controller_0|i_can_btl|go_sync~combout\) # ((\can_hw_controller_0|i_can_btl|resync~combout\ & 
-- \can_hw_controller_0|i_can_btl|process_9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|resync~combout\,
	datab => \can_hw_controller_0|i_can_btl|go_seg1~1_combout\,
	datac => \can_hw_controller_0|i_can_btl|go_sync~combout\,
	datad => \can_hw_controller_0|i_can_btl|process_9~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|delay[0]~0_combout\);

-- Location: FF_X16_Y18_N27
\can_hw_controller_0|i_can_btl|delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|process_9~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|delay[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|delay\(0));

-- Location: LCCOMB_X14_Y18_N12
\can_hw_controller_0|i_can_btl|process_11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|process_11~0_combout\ = (!\can_hw_controller_0|i_can_btl|quant_cnt\(2) & (!\can_hw_controller_0|i_can_btl|quant_cnt\(1) & (\can_hw_controller_0|i_can_btl|quant_cnt\(0) $ (!\can_hw_controller_0|i_can_btl|delay\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|quant_cnt\(0),
	datab => \can_hw_controller_0|i_can_btl|quant_cnt\(2),
	datac => \can_hw_controller_0|i_can_btl|delay\(0),
	datad => \can_hw_controller_0|i_can_btl|quant_cnt\(1),
	combout => \can_hw_controller_0|i_can_btl|process_11~0_combout\);

-- Location: LCCOMB_X14_Y18_N24
\can_hw_controller_0|i_can_btl|Add3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|Add3~0_combout\ = (\can_hw_controller_0|i_can_btl|quant_cnt\(2) & (\can_hw_controller_0|i_can_btl|quant_cnt\(0) & \can_hw_controller_0|i_can_btl|quant_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|quant_cnt\(2),
	datac => \can_hw_controller_0|i_can_btl|quant_cnt\(0),
	datad => \can_hw_controller_0|i_can_btl|quant_cnt\(1),
	combout => \can_hw_controller_0|i_can_btl|Add3~0_combout\);

-- Location: LCCOMB_X14_Y18_N0
\can_hw_controller_0|i_can_btl|quant_cnt~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|quant_cnt~4_combout\ = (!\can_hw_controller_0|i_can_btl|process_8~0_combout\ & (\can_hw_controller_0|i_can_btl|Add3~0_combout\ $ (\can_hw_controller_0|i_can_btl|quant_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|Add3~0_combout\,
	datac => \can_hw_controller_0|i_can_btl|quant_cnt\(3),
	datad => \can_hw_controller_0|i_can_btl|process_8~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|quant_cnt~4_combout\);

-- Location: FF_X14_Y18_N1
\can_hw_controller_0|i_can_btl|quant_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|quant_cnt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|quant_cnt\(3));

-- Location: LCCOMB_X14_Y18_N6
\can_hw_controller_0|i_can_btl|quant_cnt~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|quant_cnt~3_combout\ = (!\can_hw_controller_0|i_can_btl|process_8~0_combout\ & (\can_hw_controller_0|i_can_btl|quant_cnt\(4) $ (((\can_hw_controller_0|i_can_btl|quant_cnt\(3) & 
-- \can_hw_controller_0|i_can_btl|Add3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|process_8~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|quant_cnt\(3),
	datac => \can_hw_controller_0|i_can_btl|quant_cnt\(4),
	datad => \can_hw_controller_0|i_can_btl|Add3~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|quant_cnt~3_combout\);

-- Location: FF_X14_Y18_N7
\can_hw_controller_0|i_can_btl|quant_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|quant_cnt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|quant_cnt\(4));

-- Location: LCCOMB_X14_Y18_N26
\can_hw_controller_0|i_can_btl|process_11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|process_11~1_combout\ = (\can_hw_controller_0|i_can_btl|process_11~0_combout\ & (!\can_hw_controller_0|i_can_btl|quant_cnt\(3) & (!\can_hw_controller_0|i_can_btl|seg1~q\ & !\can_hw_controller_0|i_can_btl|quant_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|process_11~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|quant_cnt\(3),
	datac => \can_hw_controller_0|i_can_btl|seg1~q\,
	datad => \can_hw_controller_0|i_can_btl|quant_cnt\(4),
	combout => \can_hw_controller_0|i_can_btl|process_11~1_combout\);

-- Location: LCCOMB_X16_Y18_N30
\can_hw_controller_0|i_can_btl|go_seg2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|go_seg2~0_combout\ = (\can_hw_controller_0|i_can_btl|process_11~1_combout\ & (\can_hw_controller_0|i_can_btl|clk_en_q~q\ & !\can_hw_controller_0|i_can_btl|hard_sync~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|process_11~1_combout\,
	datac => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	datad => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|go_seg2~0_combout\);

-- Location: LCCOMB_X15_Y18_N6
\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0_combout\ = (\can_hw_controller_0|i_can_btl|clk_en_q~q\ & (\can_hw_controller_0|i_can_btl|process_11~1_combout\ & !\can_hw_controller_0|rx_sync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	datac => \can_hw_controller_0|i_can_btl|process_11~1_combout\,
	datad => \can_hw_controller_0|rx_sync~q\,
	combout => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0_combout\);

-- Location: LCCOMB_X15_Y18_N24
\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~1_combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (((\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\)))) # (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & 
-- (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0_combout\ & ((\can_hw_controller_0|i_can_btl|go_seg2~0_combout\) # (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|go_seg2~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~1_combout\);

-- Location: FF_X15_Y18_N25
\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\);

-- Location: LCCOMB_X17_Y20_N10
\can_hw_controller_0|i_can_bsp|go_rx_idle~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\ = (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\);

-- Location: LCCOMB_X17_Y20_N26
\can_hw_controller_0|i_can_bsp|go_rx_idle\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_rx_idle~combout\ = (\can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\ & ((\can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\) # ((!\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ & 
-- \can_hw_controller_0|i_can_bsp|bus_free~q\)))) # (!\can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\ & (((!\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ & \can_hw_controller_0|i_can_bsp|bus_free~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_idle~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	datad => \can_hw_controller_0|i_can_bsp|bus_free~q\,
	combout => \can_hw_controller_0|i_can_bsp|go_rx_idle~combout\);

-- Location: LCCOMB_X17_Y20_N22
\can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\ & ((\can_hw_controller_0|i_can_bsp|go_rx_idle~combout\) # 
-- (\can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_idle~combout\,
	datac => \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_id1~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~0_combout\);

-- Location: FF_X17_Y20_N23
\can_hw_controller_0|i_can_bsp|rx_idle_xhdl6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\);

-- Location: LCCOMB_X15_Y18_N30
\can_hw_controller_0|i_can_btl|resync~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|resync~0_combout\ = (!\can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\ & !\can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\,
	combout => \can_hw_controller_0|i_can_btl|resync~0_combout\);

-- Location: LCCOMB_X15_Y18_N14
\can_hw_controller_0|i_can_btl|hard_sync_blocked~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|hard_sync_blocked~5_combout\ = (\can_hw_controller_0|i_can_btl|hard_sync_blocked~q\ & (((!\can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\ & !\can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\)) # 
-- (!\can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_rx_idle~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~q\,
	datac => \can_hw_controller_0|i_can_btl|hard_sync_blocked~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~q\,
	combout => \can_hw_controller_0|i_can_btl|hard_sync_blocked~5_combout\);

-- Location: LCCOMB_X15_Y18_N8
\can_hw_controller_0|i_can_btl|hard_sync_blocked~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|hard_sync_blocked~4_combout\ = (\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & ((\can_hw_controller_0|i_can_btl|clk_en_q~q\) # ((\can_hw_controller_0|i_can_btl|hard_sync_blocked~5_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\)))) # (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_btl|hard_sync_blocked~5_combout\ & (!\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|hard_sync_blocked~5_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\,
	datad => \can_hw_controller_0|i_can_btl|clk_en_q~q\,
	combout => \can_hw_controller_0|i_can_btl|hard_sync_blocked~4_combout\);

-- Location: FF_X15_Y18_N9
\can_hw_controller_0|i_can_btl|hard_sync_blocked\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|hard_sync_blocked~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|hard_sync_blocked~q\);

-- Location: LCCOMB_X15_Y18_N10
\can_hw_controller_0|i_can_btl|hard_sync~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|hard_sync~0_combout\ = (!\can_hw_controller_0|i_can_btl|resync~0_combout\ & (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & (!\can_hw_controller_0|i_can_btl|hard_sync_blocked~q\ & \can_hw_controller_0|rx_sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|resync~0_combout\,
	datab => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datac => \can_hw_controller_0|i_can_btl|hard_sync_blocked~q\,
	datad => \can_hw_controller_0|rx_sync~q\,
	combout => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\);

-- Location: LCCOMB_X20_Y19_N26
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~13_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(12),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~13_combout\);

-- Location: LCCOMB_X17_Y17_N28
\can_hw_controller_0|i_can_bsp|crc_enable~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_enable~0_combout\ = (!\can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\ & ((\can_hw_controller_0|i_can_bsp|crc_enable~q\) # (\can_hw_controller_0|i_can_btl|hard_sync~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rst_crc_enable~3_combout\,
	datac => \can_hw_controller_0|i_can_bsp|crc_enable~q\,
	datad => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|crc_enable~0_combout\);

-- Location: FF_X17_Y17_N29
\can_hw_controller_0|i_can_bsp|crc_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|crc_enable~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_enable~q\);

-- Location: LCCOMB_X17_Y17_N30
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\ = (\can_hw_controller_0|i_can_btl|hard_sync~0_combout\) # ((\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & \can_hw_controller_0|i_can_bsp|crc_enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|crc_enable~q\,
	datac => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\);

-- Location: FF_X20_Y19_N27
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~13_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(13));

-- Location: LCCOMB_X20_Y19_N8
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~15_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(13) $ (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14) $ 
-- (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(13),
	datac => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	datad => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~15_combout\);

-- Location: FF_X20_Y19_N9
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~15_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14));

-- Location: LCCOMB_X20_Y18_N2
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~2_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ $ (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~2_combout\);

-- Location: FF_X20_Y18_N3
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~2_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(0));

-- Location: LCCOMB_X20_Y18_N6
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~0_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(0),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~0_combout\);

-- Location: FF_X20_Y18_N7
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~0_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(1));

-- Location: LCCOMB_X20_Y18_N14
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~4_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(1),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~4_combout\);

-- Location: FF_X20_Y18_N15
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~4_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(2));

-- Location: LCCOMB_X20_Y18_N20
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~3_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14) $ (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(2),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~3_combout\);

-- Location: FF_X20_Y18_N21
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~3_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(3));

-- Location: LCCOMB_X20_Y18_N4
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~6_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14) $ (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(3),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~6_combout\);

-- Location: FF_X20_Y18_N5
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~6_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(4));

-- Location: LCCOMB_X20_Y18_N22
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~5_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(4),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~5_combout\);

-- Location: FF_X20_Y18_N23
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~5_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(5));

-- Location: LCCOMB_X20_Y18_N12
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~8_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(5),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~8_combout\);

-- Location: FF_X20_Y18_N13
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~8_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(6));

-- Location: LCCOMB_X20_Y19_N24
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~7_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ $ (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	datac => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(6),
	datad => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~7_combout\);

-- Location: FF_X20_Y19_N25
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~7_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(7));

-- Location: LCCOMB_X20_Y19_N0
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~10_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ $ (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(7) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(7),
	datac => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	datad => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~10_combout\);

-- Location: FF_X20_Y19_N1
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~10_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(8));

-- Location: LCCOMB_X20_Y19_N4
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~9_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(8),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~9_combout\);

-- Location: FF_X20_Y19_N5
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~9_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(9));

-- Location: LCCOMB_X20_Y19_N16
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~12_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & (\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ $ (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(9) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(9),
	datac => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	datad => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~12_combout\);

-- Location: FF_X20_Y19_N17
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~12_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(10));

-- Location: LCCOMB_X20_Y19_N28
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~11_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(10),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~11_combout\);

-- Location: FF_X20_Y19_N29
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~11_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(11));

-- Location: LCCOMB_X20_Y19_N30
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~14_combout\ = (!\can_hw_controller_0|i_can_btl|hard_sync~0_combout\ & \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_btl|hard_sync~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(11),
	combout => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~14_combout\);

-- Location: FF_X20_Y19_N31
\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~14_combout\,
	ena => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(12));

-- Location: LCCOMB_X20_Y18_N8
\can_hw_controller_0|i_can_bsp|crc_in[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_in[0]~0_combout\ = !\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	combout => \can_hw_controller_0|i_can_bsp|crc_in[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N16
\can_hw_controller_0|i_can_bsp|process_25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_25~0_combout\ = (\can_hw_controller_0|i_can_bsp|rx_crc~q\ & \can_hw_controller_0|i_can_bsp|process_20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_crc~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_25~0_combout\);

-- Location: FF_X20_Y18_N9
\can_hw_controller_0|i_can_bsp|crc_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|crc_in[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(0));

-- Location: FF_X20_Y18_N31
\can_hw_controller_0|i_can_bsp|crc_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(1));

-- Location: LCCOMB_X20_Y18_N10
\can_hw_controller_0|i_can_bsp|crc_in[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_in[2]~feeder_combout\ = \can_hw_controller_0|i_can_bsp|crc_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|crc_in\(1),
	combout => \can_hw_controller_0|i_can_bsp|crc_in[2]~feeder_combout\);

-- Location: FF_X20_Y18_N11
\can_hw_controller_0|i_can_bsp|crc_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|crc_in[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(2));

-- Location: FF_X20_Y18_N29
\can_hw_controller_0|i_can_bsp|crc_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(3));

-- Location: FF_X20_Y18_N27
\can_hw_controller_0|i_can_bsp|crc_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(4));

-- Location: FF_X20_Y18_N17
\can_hw_controller_0|i_can_bsp|crc_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(5));

-- Location: FF_X20_Y18_N19
\can_hw_controller_0|i_can_bsp|crc_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(6));

-- Location: FF_X20_Y19_N19
\can_hw_controller_0|i_can_bsp|crc_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(7));

-- Location: LCCOMB_X20_Y19_N12
\can_hw_controller_0|i_can_bsp|crc_in[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_in[8]~feeder_combout\ = \can_hw_controller_0|i_can_bsp|crc_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|crc_in\(7),
	combout => \can_hw_controller_0|i_can_bsp|crc_in[8]~feeder_combout\);

-- Location: FF_X20_Y19_N13
\can_hw_controller_0|i_can_bsp|crc_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|crc_in[8]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(8));

-- Location: FF_X20_Y19_N7
\can_hw_controller_0|i_can_bsp|crc_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(9));

-- Location: LCCOMB_X20_Y19_N20
\can_hw_controller_0|i_can_bsp|crc_in[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_in[10]~feeder_combout\ = \can_hw_controller_0|i_can_bsp|crc_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|crc_in\(9),
	combout => \can_hw_controller_0|i_can_bsp|crc_in[10]~feeder_combout\);

-- Location: FF_X20_Y19_N21
\can_hw_controller_0|i_can_bsp|crc_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|crc_in[10]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(10));

-- Location: FF_X20_Y19_N11
\can_hw_controller_0|i_can_bsp|crc_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(11));

-- Location: LCCOMB_X20_Y19_N14
\can_hw_controller_0|i_can_bsp|crc_in[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_in[12]~feeder_combout\ = \can_hw_controller_0|i_can_bsp|crc_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|crc_in\(11),
	combout => \can_hw_controller_0|i_can_bsp|crc_in[12]~feeder_combout\);

-- Location: FF_X20_Y19_N15
\can_hw_controller_0|i_can_bsp|crc_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|crc_in[12]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(12));

-- Location: FF_X20_Y19_N23
\can_hw_controller_0|i_can_bsp|crc_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(13));

-- Location: LCCOMB_X20_Y19_N22
\can_hw_controller_0|i_can_bsp|Equal14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~7_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(12) & (\can_hw_controller_0|i_can_bsp|crc_in\(12) & (\can_hw_controller_0|i_can_bsp|crc_in\(13) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(13))))) # (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(12) & (!\can_hw_controller_0|i_can_bsp|crc_in\(12) & (\can_hw_controller_0|i_can_bsp|crc_in\(13) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(12),
	datab => \can_hw_controller_0|i_can_bsp|crc_in\(12),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(13),
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(13),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~7_combout\);

-- Location: FF_X20_Y19_N3
\can_hw_controller_0|i_can_bsp|crc_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|crc_in\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_in\(14));

-- Location: LCCOMB_X20_Y19_N2
\can_hw_controller_0|i_can_bsp|Equal14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~8_combout\ = (\can_hw_controller_0|i_can_bsp|Equal14~7_combout\ & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14) $ (!\can_hw_controller_0|i_can_bsp|crc_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal14~7_combout\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(14),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(14),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~8_combout\);

-- Location: LCCOMB_X20_Y18_N30
\can_hw_controller_0|i_can_bsp|Equal14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~0_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(1) & (\can_hw_controller_0|i_can_bsp|crc_in\(1) & (\can_hw_controller_0|i_can_bsp|crc_in\(0) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(0))))) # (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(1) & (!\can_hw_controller_0|i_can_bsp|crc_in\(1) & (\can_hw_controller_0|i_can_bsp|crc_in\(0) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(1),
	datab => \can_hw_controller_0|i_can_bsp|crc_in\(0),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(1),
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(0),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~0_combout\);

-- Location: LCCOMB_X20_Y18_N16
\can_hw_controller_0|i_can_bsp|Equal14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~2_combout\ = (\can_hw_controller_0|i_can_bsp|crc_in\(4) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(4) & (\can_hw_controller_0|i_can_bsp|crc_in\(5) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(5))))) # (!\can_hw_controller_0|i_can_bsp|crc_in\(4) & (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(4) & (\can_hw_controller_0|i_can_bsp|crc_in\(5) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|crc_in\(4),
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(4),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(5),
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(5),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~2_combout\);

-- Location: LCCOMB_X20_Y19_N18
\can_hw_controller_0|i_can_bsp|Equal14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~3_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(6) & (\can_hw_controller_0|i_can_bsp|crc_in\(6) & (\can_hw_controller_0|i_can_bsp|crc_in\(7) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(7))))) # (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(6) & (!\can_hw_controller_0|i_can_bsp|crc_in\(6) & (\can_hw_controller_0|i_can_bsp|crc_in\(7) $ 
-- (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(6),
	datab => \can_hw_controller_0|i_can_bsp|crc_in\(6),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(7),
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(7),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~3_combout\);

-- Location: LCCOMB_X20_Y18_N28
\can_hw_controller_0|i_can_bsp|Equal14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~1_combout\ = (\can_hw_controller_0|i_can_bsp|crc_in\(2) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(2) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(3) $ 
-- (!\can_hw_controller_0|i_can_bsp|crc_in\(3))))) # (!\can_hw_controller_0|i_can_bsp|crc_in\(2) & (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(2) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(3) $ 
-- (!\can_hw_controller_0|i_can_bsp|crc_in\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|crc_in\(2),
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(3),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(3),
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(2),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~1_combout\);

-- Location: LCCOMB_X20_Y18_N24
\can_hw_controller_0|i_can_bsp|Equal14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~4_combout\ = (\can_hw_controller_0|i_can_bsp|Equal14~0_combout\ & (\can_hw_controller_0|i_can_bsp|Equal14~2_combout\ & (\can_hw_controller_0|i_can_bsp|Equal14~3_combout\ & 
-- \can_hw_controller_0|i_can_bsp|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal14~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Equal14~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Equal14~3_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Equal14~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Equal14~4_combout\);

-- Location: LCCOMB_X20_Y19_N10
\can_hw_controller_0|i_can_bsp|Equal14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~6_combout\ = (\can_hw_controller_0|i_can_bsp|crc_in\(10) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(10) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(11) $ 
-- (!\can_hw_controller_0|i_can_bsp|crc_in\(11))))) # (!\can_hw_controller_0|i_can_bsp|crc_in\(10) & (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(10) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(11) $ 
-- (!\can_hw_controller_0|i_can_bsp|crc_in\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|crc_in\(10),
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(11),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(11),
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(10),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~6_combout\);

-- Location: LCCOMB_X20_Y19_N6
\can_hw_controller_0|i_can_bsp|Equal14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~5_combout\ = (\can_hw_controller_0|i_can_bsp|crc_in\(8) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(8) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(9) $ 
-- (!\can_hw_controller_0|i_can_bsp|crc_in\(9))))) # (!\can_hw_controller_0|i_can_bsp|crc_in\(8) & (!\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(8) & (\can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(9) $ 
-- (!\can_hw_controller_0|i_can_bsp|crc_in\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|crc_in\(8),
	datab => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(9),
	datac => \can_hw_controller_0|i_can_bsp|crc_in\(9),
	datad => \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1\(8),
	combout => \can_hw_controller_0|i_can_bsp|Equal14~5_combout\);

-- Location: LCCOMB_X19_Y19_N26
\can_hw_controller_0|i_can_bsp|Equal14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal14~9_combout\ = (\can_hw_controller_0|i_can_bsp|Equal14~8_combout\ & (\can_hw_controller_0|i_can_bsp|Equal14~4_combout\ & (\can_hw_controller_0|i_can_bsp|Equal14~6_combout\ & 
-- \can_hw_controller_0|i_can_bsp|Equal14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal14~8_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Equal14~4_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Equal14~6_combout\,
	datad => \can_hw_controller_0|i_can_bsp|Equal14~5_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Equal14~9_combout\);

-- Location: LCCOMB_X19_Y19_N8
\can_hw_controller_0|i_can_bsp|crc_err~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_err~0_combout\ = (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & !\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|crc_err~0_combout\);

-- Location: LCCOMB_X19_Y19_N30
\can_hw_controller_0|i_can_bsp|crc_err~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|crc_err~1_combout\ = (\can_hw_controller_0|i_can_bsp|crc_err~0_combout\ & ((\can_hw_controller_0|i_can_bsp|go_rx_ack~combout\ & (!\can_hw_controller_0|i_can_bsp|Equal14~9_combout\)) # 
-- (!\can_hw_controller_0|i_can_bsp|go_rx_ack~combout\ & ((\can_hw_controller_0|i_can_bsp|crc_err~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal14~9_combout\,
	datab => \can_hw_controller_0|i_can_bsp|crc_err~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|crc_err~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_ack~combout\,
	combout => \can_hw_controller_0|i_can_bsp|crc_err~1_combout\);

-- Location: FF_X19_Y19_N31
\can_hw_controller_0|i_can_bsp|crc_err\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|crc_err~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|crc_err~q\);

-- Location: LCCOMB_X19_Y18_N22
\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\ = (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & (\can_hw_controller_0|i_can_bsp|crc_err~q\ & \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_bsp|crc_err~q\,
	datad => \can_hw_controller_0|i_can_bsp|rx_ack_lim~q\,
	combout => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\);

-- Location: LCCOMB_X19_Y18_N8
\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ = (\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\) # ((\can_hw_controller_0|i_can_bsp|form_err~1_combout\) # ((\can_hw_controller_0|i_can_bsp|bit_err~5_combout\) # 
-- (\can_hw_controller_0|i_can_bsp|stuff_err~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|form_err~1_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bit_err~5_combout\,
	datad => \can_hw_controller_0|i_can_bsp|stuff_err~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\);

-- Location: LCCOMB_X16_Y18_N10
\can_hw_controller_0|i_can_btl|sample_point_xhdl1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_btl|sample_point_xhdl1~0_combout\ = (!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & (\can_hw_controller_0|i_can_btl|go_sync~0_combout\ & ((\can_hw_controller_0|i_can_btl|process_11~1_combout\) # 
-- (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_btl|process_11~1_combout\,
	datac => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datad => \can_hw_controller_0|i_can_btl|go_sync~0_combout\,
	combout => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~0_combout\);

-- Location: FF_X16_Y18_N11
\can_hw_controller_0|i_can_btl|sample_point_xhdl1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\);

-- Location: FF_X17_Y21_N7
\can_hw_controller_0|i_can_bsp|bus_free_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bus_free_cnt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(3));

-- Location: LCCOMB_X17_Y21_N2
\can_hw_controller_0|i_can_bsp|process_87~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_87~0_combout\ = (\can_hw_controller_0|i_can_bsp|bus_free_cnt\(3) & (\can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\ & (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & 
-- !\can_hw_controller_0|i_can_bsp|bus_free_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(3),
	datab => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|process_87~0_combout\);

-- Location: LCCOMB_X17_Y21_N10
\can_hw_controller_0|i_can_bsp|process_87~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_87~2_combout\ = (\can_hw_controller_0|i_can_bsp|bus_free_cnt\(1) & (!\can_hw_controller_0|i_can_bsp|bus_free_cnt\(0) & \can_hw_controller_0|i_can_bsp|process_87~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|process_87~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_87~2_combout\);

-- Location: LCCOMB_X17_Y21_N28
\can_hw_controller_0|i_can_bsp|bus_free_cnt_en~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~1_combout\ = (\can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0_combout\) # ((\can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\ & ((\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\) # 
-- (!\can_hw_controller_0|i_can_bsp|process_87~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	datab => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_87~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~1_combout\);

-- Location: FF_X17_Y21_N29
\can_hw_controller_0|i_can_bsp|bus_free_cnt_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\);

-- Location: LCCOMB_X17_Y21_N16
\can_hw_controller_0|i_can_bsp|bus_free_cnt~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bus_free_cnt~1_combout\ = (\can_hw_controller_0|i_can_bsp|process_85~0_combout\ & (\can_hw_controller_0|i_can_bsp|Add28~1_combout\ & \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|process_85~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Add28~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\,
	combout => \can_hw_controller_0|i_can_bsp|bus_free_cnt~1_combout\);

-- Location: FF_X17_Y21_N17
\can_hw_controller_0|i_can_bsp|bus_free_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bus_free_cnt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(2));

-- Location: LCCOMB_X17_Y21_N14
\can_hw_controller_0|i_can_bsp|process_85~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_85~0_combout\ = (!\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\ & (((!\can_hw_controller_0|i_can_bsp|bus_free_cnt\(1) & !\can_hw_controller_0|i_can_bsp|bus_free_cnt\(2))) # 
-- (!\can_hw_controller_0|i_can_bsp|bus_free_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(2),
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	datad => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(3),
	combout => \can_hw_controller_0|i_can_bsp|process_85~0_combout\);

-- Location: LCCOMB_X17_Y21_N0
\can_hw_controller_0|i_can_bsp|bus_free_cnt~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bus_free_cnt~3_combout\ = (\can_hw_controller_0|i_can_bsp|process_85~0_combout\ & (!\can_hw_controller_0|i_can_bsp|bus_free_cnt\(0) & \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|process_85~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\,
	combout => \can_hw_controller_0|i_can_bsp|bus_free_cnt~3_combout\);

-- Location: FF_X17_Y21_N1
\can_hw_controller_0|i_can_bsp|bus_free_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bus_free_cnt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0));

-- Location: LCCOMB_X17_Y21_N12
\can_hw_controller_0|i_can_bsp|bus_free_cnt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|bus_free_cnt~2_combout\ = (\can_hw_controller_0|i_can_bsp|process_85~0_combout\ & (\can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\ & (\can_hw_controller_0|i_can_bsp|bus_free_cnt\(0) $ 
-- (\can_hw_controller_0|i_can_bsp|bus_free_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0),
	datab => \can_hw_controller_0|i_can_bsp|process_85~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(1),
	datad => \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~q\,
	combout => \can_hw_controller_0|i_can_bsp|bus_free_cnt~2_combout\);

-- Location: FF_X17_Y21_N13
\can_hw_controller_0|i_can_bsp|bus_free_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|bus_free_cnt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_btl|sample_point_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(1));

-- Location: LCCOMB_X17_Y21_N22
\can_hw_controller_0|i_can_bsp|waiting_for_bus_free~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~0_combout\ = (\can_hw_controller_0|i_can_bsp|go_rx_idle~2_combout\) # ((\can_hw_controller_0|i_can_bsp|waiting_for_bus_free~q\ & ((!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)) # 
-- (!\can_hw_controller_0|i_can_bsp|node_bus_off_q~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|node_bus_off_q~q\,
	datab => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datac => \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~q\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_idle~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~0_combout\);

-- Location: FF_X17_Y21_N23
\can_hw_controller_0|i_can_bsp|waiting_for_bus_free\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~q\);

-- Location: LCCOMB_X17_Y21_N20
\can_hw_controller_0|i_can_bsp|process_87~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_87~1_combout\ = (\can_hw_controller_0|i_can_bsp|bus_free_cnt\(1) & (!\can_hw_controller_0|i_can_bsp|bus_free_cnt\(0) & (!\can_hw_controller_0|i_can_bsp|waiting_for_bus_free~q\ & 
-- \can_hw_controller_0|i_can_bsp|process_87~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(1),
	datab => \can_hw_controller_0|i_can_bsp|bus_free_cnt\(0),
	datac => \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_87~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_87~1_combout\);

-- Location: FF_X17_Y21_N21
\can_hw_controller_0|i_can_bsp|bus_free\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|process_87~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|bus_free~q\);

-- Location: LCCOMB_X18_Y20_N26
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\ = (\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\) # ((\can_hw_controller_0|i_can_bsp|bus_free~q\ & ((\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8)) # 
-- (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11_combout\,
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8),
	datac => \can_hw_controller_0|i_can_bsp|bus_free~q\,
	datad => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\);

-- Location: FF_X18_Y20_N1
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~12_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(0));

-- Location: LCCOMB_X18_Y20_N2
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~14_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(1) & (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~13\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(1) & 
-- (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~13\))
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~15\ = CARRY((!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(1) & !\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(1),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~13\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~14_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~15\);

-- Location: FF_X18_Y20_N3
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~14_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(1));

-- Location: LCCOMB_X18_Y20_N4
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~16_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(2) & ((GND) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~15\))) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(2) & 
-- (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~15\ $ (GND)))
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~17\ = CARRY((\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(2)) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(2),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~15\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~16_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~17\);

-- Location: FF_X18_Y20_N5
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~16_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(2));

-- Location: LCCOMB_X18_Y20_N6
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~18_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(3) & (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~17\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(3) & 
-- (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~17\))
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~19\ = CARRY((!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(3) & !\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(3),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~17\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~18_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~19\);

-- Location: FF_X18_Y20_N7
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~18_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(3));

-- Location: LCCOMB_X18_Y20_N8
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~20_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(4) & ((GND) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~19\))) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(4) & 
-- (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~19\ $ (GND)))
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~21\ = CARRY((\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(4)) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(4),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~19\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~20_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~21\);

-- Location: FF_X18_Y20_N9
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~20_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(4));

-- Location: LCCOMB_X18_Y20_N10
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~22_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5) & (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~21\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5) & 
-- (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~21\))
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~23\ = CARRY((!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5) & !\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~21\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~22_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~23\);

-- Location: FF_X18_Y20_N11
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~22_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5));

-- Location: LCCOMB_X18_Y20_N12
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~24_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6) & ((GND) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~23\))) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6) & 
-- (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~23\ $ (GND)))
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~25\ = CARRY((\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6)) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~23\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~24_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~25\);

-- Location: FF_X18_Y20_N13
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~24_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6));

-- Location: LCCOMB_X18_Y20_N14
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~26_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7) & (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~25\ & VCC)) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7) & 
-- (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~25\))
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~27\ = CARRY((!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7) & !\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~25\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~26_combout\,
	cout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~27\);

-- Location: FF_X18_Y20_N15
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~26_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7));

-- Location: LCCOMB_X18_Y20_N16
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]~28_combout\ = \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~27\ $ (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8),
	cin => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~27\,
	combout => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]~28_combout\);

-- Location: FF_X18_Y20_N17
\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]~28_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	ena => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8));

-- Location: LCCOMB_X15_Y21_N14
\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0_combout\ = (\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ & (((!\can_hw_controller_0|i_can_bsp|LessThan11~2_combout\) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11_combout\)) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	datac => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11_combout\,
	datad => \can_hw_controller_0|i_can_bsp|LessThan11~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0_combout\);

-- Location: LCCOMB_X15_Y21_N24
\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~1_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8)) # (\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8),
	datac => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~1_combout\);

-- Location: FF_X15_Y21_N25
\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\);

-- Location: LCCOMB_X15_Y21_N16
\can_hw_controller_0|i_can_bsp|set_reset_mode\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ = (\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ & !\can_hw_controller_0|i_can_bsp|node_bus_off_q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	datad => \can_hw_controller_0|i_can_bsp|node_bus_off_q~q\,
	combout => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\);

-- Location: LCCOMB_X15_Y21_N18
\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1~0_combout\ = (!\can_hw_controller_0|i_can_bsp|set_reset_mode~combout\ & ((\can_hw_controller_0|i_can_registers|we_mode~combout\ & (!\mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\)) 
-- # (!\can_hw_controller_0|i_can_registers|we_mode~combout\ & ((\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|width_adapter_001|out_data[0]~0_combout\,
	datab => \can_hw_controller_0|i_can_registers|we_mode~combout\,
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|set_reset_mode~combout\,
	combout => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1~0_combout\);

-- Location: FF_X15_Y21_N19
\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0));

-- Location: LCCOMB_X16_Y18_N16
\can_hw_controller_0|i_can_bsp|tx_xhdl29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|tx_xhdl29~0_combout\ = (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & ((\can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\ & ((!\can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3_combout\))) # 
-- (!\can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\ & (\can_hw_controller_0|i_can_bsp|tx_xhdl29~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \can_hw_controller_0|i_can_btl|tx_point_xhdl4~q\,
	datac => \can_hw_controller_0|i_can_bsp|tx_xhdl29~q\,
	datad => \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3_combout\,
	combout => \can_hw_controller_0|i_can_bsp|tx_xhdl29~0_combout\);

-- Location: FF_X16_Y18_N17
\can_hw_controller_0|i_can_bsp|tx_xhdl29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|tx_xhdl29~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|tx_xhdl29~q\);

-- Location: LCCOMB_X18_Y20_N30
\can_hw_controller_0|i_can_bsp|temp_xhdl110~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|temp_xhdl110~1_combout\ = (\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5) & ((\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6)) # ((\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & 
-- \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6))))) # (!\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5) & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5) & (\can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(5),
	datab => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(5),
	datac => \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15\(6),
	datad => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(6),
	combout => \can_hw_controller_0|i_can_bsp|temp_xhdl110~1_combout\);

-- Location: LCCOMB_X18_Y20_N28
\can_hw_controller_0|i_can_bsp|temp_xhdl110~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|temp_xhdl110~2_combout\ = (\can_hw_controller_0|i_can_bsp|temp_xhdl110~1_combout\) # ((\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8)) # ((\can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7)) # 
-- (!\can_hw_controller_0|i_can_bsp|LessThan12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|temp_xhdl110~1_combout\,
	datab => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(8),
	datac => \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16\(7),
	datad => \can_hw_controller_0|i_can_bsp|LessThan12~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|temp_xhdl110~2_combout\);

-- Location: FF_X18_Y20_N29
\can_hw_controller_0|i_can_registers|error_status_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|temp_xhdl110~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|error_status_q~q\);

-- Location: FF_X15_Y20_N7
\can_hw_controller_0|i_can_registers|node_bus_off_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|node_bus_off_q~q\);

-- Location: LCCOMB_X15_Y20_N6
\can_hw_controller_0|i_can_registers|error_irq~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|error_irq~0_combout\ = (\can_hw_controller_0|i_can_registers|error_status_q~q\ & ((\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ $ (\can_hw_controller_0|i_can_registers|node_bus_off_q~q\)) # 
-- (!\can_hw_controller_0|i_can_bsp|temp_xhdl110~2_combout\))) # (!\can_hw_controller_0|i_can_registers|error_status_q~q\ & ((\can_hw_controller_0|i_can_bsp|temp_xhdl110~2_combout\) # (\can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\ $ 
-- (\can_hw_controller_0|i_can_registers|node_bus_off_q~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|error_status_q~q\,
	datab => \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~q\,
	datac => \can_hw_controller_0|i_can_registers|node_bus_off_q~q\,
	datad => \can_hw_controller_0|i_can_bsp|temp_xhdl110~2_combout\,
	combout => \can_hw_controller_0|i_can_registers|error_irq~0_combout\);

-- Location: LCCOMB_X15_Y20_N12
\can_hw_controller_0|i_can_registers|error_irq~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|error_irq~1_combout\ = (\can_hw_controller_0|i_can_registers|error_irq~q\) # ((\can_hw_controller_0|i_can_registers|error_irq~0_combout\ & \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|error_irq~0_combout\,
	datac => \can_hw_controller_0|i_can_registers|error_irq~q\,
	datad => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(2),
	combout => \can_hw_controller_0|i_can_registers|error_irq~1_combout\);

-- Location: FF_X15_Y20_N13
\can_hw_controller_0|i_can_registers|error_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|error_irq~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|error_irq~q\);

-- Location: LCCOMB_X18_Y22_N0
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~7_combout\ = \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(0) $ (VCC)
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~8\ = CARRY(\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(0),
	datad => VCC,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~7_combout\,
	cout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~8\);

-- Location: LCCOMB_X18_Y22_N14
\can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0_combout\ = (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(3) & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(0) & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(2) 
-- & !\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(3),
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(0),
	datac => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(2),
	datad => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(1),
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y22_N10
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~19_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5) & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~18\)) # 
-- (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5) & ((\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~18\) # (GND)))
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~20\ = CARRY((!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~18\) # (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~18\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~19_combout\,
	cout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~20\);

-- Location: LCCOMB_X18_Y22_N12
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~21_combout\ = \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~20\ $ (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(6),
	cin => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~20\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~21_combout\);

-- Location: FF_X18_Y22_N13
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0),
	ena => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(6));

-- Location: LCCOMB_X18_Y22_N26
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9_combout\ = (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5) & (\can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0_combout\ & 
-- (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4) & \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5),
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4),
	datad => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(6),
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9_combout\);

-- Location: LCCOMB_X15_Y19_N12
\can_hw_controller_0|i_can_bsp|id[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|id[0]~0_combout\ = !\can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~q\,
	combout => \can_hw_controller_0|i_can_bsp|id[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N20
\can_hw_controller_0|i_can_bsp|process_16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|process_16~0_combout\ = (\can_hw_controller_0|i_can_bsp|process_20~0_combout\ & ((\can_hw_controller_0|i_can_bsp|rx_id2~q\) # (\can_hw_controller_0|i_can_bsp|rx_id1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_id2~q\,
	datac => \can_hw_controller_0|i_can_bsp|rx_id1~q\,
	datad => \can_hw_controller_0|i_can_bsp|process_20~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|process_16~0_combout\);

-- Location: FF_X15_Y19_N13
\can_hw_controller_0|i_can_bsp|id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|id[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(0));

-- Location: LCCOMB_X15_Y19_N2
\can_hw_controller_0|i_can_bsp|id[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|id[1]~feeder_combout\ = \can_hw_controller_0|i_can_bsp|id\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|id\(0),
	combout => \can_hw_controller_0|i_can_bsp|id[1]~feeder_combout\);

-- Location: FF_X15_Y19_N3
\can_hw_controller_0|i_can_bsp|id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|id[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(1));

-- Location: LCCOMB_X15_Y19_N16
\can_hw_controller_0|i_can_bsp|id[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|id[2]~feeder_combout\ = \can_hw_controller_0|i_can_bsp|id\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|id\(1),
	combout => \can_hw_controller_0|i_can_bsp|id[2]~feeder_combout\);

-- Location: FF_X15_Y19_N17
\can_hw_controller_0|i_can_bsp|id[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|id[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(2));

-- Location: FF_X16_Y19_N29
\can_hw_controller_0|i_can_bsp|id[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|id\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(3));

-- Location: LCCOMB_X16_Y19_N22
\can_hw_controller_0|i_can_bsp|id[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|id[4]~feeder_combout\ = \can_hw_controller_0|i_can_bsp|id\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|id\(3),
	combout => \can_hw_controller_0|i_can_bsp|id[4]~feeder_combout\);

-- Location: FF_X16_Y19_N23
\can_hw_controller_0|i_can_bsp|id[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|id[4]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(4));

-- Location: FF_X16_Y19_N19
\can_hw_controller_0|i_can_bsp|id[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|id\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(5));

-- Location: FF_X16_Y19_N27
\can_hw_controller_0|i_can_bsp|id[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|id\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(6));

-- Location: FF_X16_Y19_N3
\can_hw_controller_0|i_can_bsp|id[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|id\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(7));

-- Location: FF_X16_Y19_N5
\can_hw_controller_0|i_can_bsp|id[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|id\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(8));

-- Location: FF_X16_Y19_N9
\can_hw_controller_0|i_can_bsp|id[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|id\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(9));

-- Location: FF_X15_Y19_N15
\can_hw_controller_0|i_can_bsp|id[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \can_hw_controller_0|i_can_bsp|id\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \can_hw_controller_0|i_can_bsp|process_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|id\(10));

-- Location: LCCOMB_X15_Y19_N14
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4_combout\ = (\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(6) & (\can_hw_controller_0|i_can_bsp|id\(9) & (\can_hw_controller_0|i_can_bsp|id\(10) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(7))))) # (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(6) & (!\can_hw_controller_0|i_can_bsp|id\(9) & (\can_hw_controller_0|i_can_bsp|id\(10) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(6),
	datab => \can_hw_controller_0|i_can_bsp|id\(9),
	datac => \can_hw_controller_0|i_can_bsp|id\(10),
	datad => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(7),
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4_combout\);

-- Location: LCCOMB_X16_Y19_N18
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2_combout\ = (\can_hw_controller_0|i_can_bsp|id\(6) & (\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(3) & (\can_hw_controller_0|i_can_bsp|id\(5) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(2))))) # (!\can_hw_controller_0|i_can_bsp|id\(6) & (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(3) & (\can_hw_controller_0|i_can_bsp|id\(5) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|id\(6),
	datab => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(3),
	datac => \can_hw_controller_0|i_can_bsp|id\(5),
	datad => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(2),
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2_combout\);

-- Location: LCCOMB_X16_Y19_N28
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0_combout\ = (\can_hw_controller_0|i_can_bsp|id\(4) & (\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(1) & (\can_hw_controller_0|i_can_bsp|id\(3) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(0))))) # (!\can_hw_controller_0|i_can_bsp|id\(4) & (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(1) & (\can_hw_controller_0|i_can_bsp|id\(3) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|id\(4),
	datab => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(1),
	datac => \can_hw_controller_0|i_can_bsp|id\(3),
	datad => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0_combout\);

-- Location: LCCOMB_X16_Y19_N14
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1_combout\ = (\can_hw_controller_0|i_can_bsp|rx_crc~q\ & (\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0_combout\ & (\can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\ & 
-- \can_hw_controller_0|i_can_bsp|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|rx_crc~q\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_rtr1~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|bit_cnt\(2),
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1_combout\);

-- Location: LCCOMB_X16_Y19_N2
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3_combout\ = (\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(4) & (\can_hw_controller_0|i_can_bsp|id\(7) & (\can_hw_controller_0|i_can_bsp|id\(8) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(5))))) # (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(4) & (!\can_hw_controller_0|i_can_bsp|id\(7) & (\can_hw_controller_0|i_can_bsp|id\(8) $ 
-- (!\can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(4),
	datab => \can_hw_controller_0|i_can_bsp|id\(8),
	datac => \can_hw_controller_0|i_can_bsp|id\(7),
	datad => \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1\(5),
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3_combout\);

-- Location: LCCOMB_X16_Y19_N30
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4_combout\ & (\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2_combout\ & 
-- (\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1_combout\ & \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4_combout\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2_combout\,
	datac => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3_combout\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5_combout\);

-- Location: LCCOMB_X18_Y18_N14
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~q\ & (!\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\ & 
-- \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~q\,
	datab => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\,
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6_combout\);

-- Location: LCCOMB_X18_Y18_N10
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~7_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5_combout\) # ((!\can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\ & 
-- (\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6_combout\ & !\can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~combout\,
	datab => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5_combout\,
	datac => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6_combout\,
	datad => \can_hw_controller_0|i_can_bsp|go_rx_crc_lim~combout\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~7_combout\);

-- Location: FF_X18_Y18_N11
\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~q\);

-- Location: LCCOMB_X18_Y18_N4
\can_hw_controller_0|i_can_bsp|wr_fifo~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|wr_fifo~0_combout\ = (\can_hw_controller_0|i_can_bsp|wr_fifo~q\) # ((\can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~q\ & (\can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\ & 
-- !\can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~q\,
	datab => \can_hw_controller_0|i_can_bsp|wr_fifo~q\,
	datac => \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|error_frame_ended~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|wr_fifo~0_combout\);

-- Location: LCCOMB_X17_Y18_N4
\can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0_combout\ = (\can_hw_controller_0|i_can_bsp|remote_rq~0_combout\) # ((\can_hw_controller_0|i_can_bsp|data_len\(3)) # (\can_hw_controller_0|i_can_bsp|data_len\(0) $ 
-- (!\can_hw_controller_0|i_can_bsp|data_len\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|remote_rq~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|data_len\(0),
	datac => \can_hw_controller_0|i_can_bsp|data_len\(1),
	datad => \can_hw_controller_0|i_can_bsp|data_len\(3),
	combout => \can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0_combout\);

-- Location: LCCOMB_X18_Y18_N22
\can_hw_controller_0|i_can_bsp|data_cnt[0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|data_cnt[0]~4_combout\ = (\can_hw_controller_0|i_can_bsp|data_cnt\(0) & (\can_hw_controller_0|i_can_bsp|wr_fifo~q\ $ (VCC))) # (!\can_hw_controller_0|i_can_bsp|data_cnt\(0) & (\can_hw_controller_0|i_can_bsp|wr_fifo~q\ & 
-- VCC))
-- \can_hw_controller_0|i_can_bsp|data_cnt[0]~5\ = CARRY((\can_hw_controller_0|i_can_bsp|data_cnt\(0) & \can_hw_controller_0|i_can_bsp|wr_fifo~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|data_cnt\(0),
	datab => \can_hw_controller_0|i_can_bsp|wr_fifo~q\,
	datad => VCC,
	combout => \can_hw_controller_0|i_can_bsp|data_cnt[0]~4_combout\,
	cout => \can_hw_controller_0|i_can_bsp|data_cnt[0]~5\);

-- Location: FF_X18_Y18_N23
\can_hw_controller_0|i_can_bsp|data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|data_cnt[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_cnt\(0));

-- Location: LCCOMB_X18_Y18_N24
\can_hw_controller_0|i_can_bsp|data_cnt[1]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|data_cnt[1]~6_combout\ = (\can_hw_controller_0|i_can_bsp|data_cnt\(1) & (!\can_hw_controller_0|i_can_bsp|data_cnt[0]~5\)) # (!\can_hw_controller_0|i_can_bsp|data_cnt\(1) & ((\can_hw_controller_0|i_can_bsp|data_cnt[0]~5\) # 
-- (GND)))
-- \can_hw_controller_0|i_can_bsp|data_cnt[1]~7\ = CARRY((!\can_hw_controller_0|i_can_bsp|data_cnt[0]~5\) # (!\can_hw_controller_0|i_can_bsp|data_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|data_cnt\(1),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|data_cnt[0]~5\,
	combout => \can_hw_controller_0|i_can_bsp|data_cnt[1]~6_combout\,
	cout => \can_hw_controller_0|i_can_bsp|data_cnt[1]~7\);

-- Location: FF_X18_Y18_N25
\can_hw_controller_0|i_can_bsp|data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|data_cnt[1]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_cnt\(1));

-- Location: LCCOMB_X17_Y18_N18
\can_hw_controller_0|i_can_bsp|Equal15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal15~2_combout\ = (!\can_hw_controller_0|i_can_bsp|data_len\(3) & (((!\can_hw_controller_0|i_can_bsp|data_len\(1)) # (!\can_hw_controller_0|i_can_bsp|data_len\(0))) # (!\can_hw_controller_0|i_can_bsp|data_len\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|data_len\(2),
	datab => \can_hw_controller_0|i_can_bsp|data_len\(0),
	datac => \can_hw_controller_0|i_can_bsp|data_len\(3),
	datad => \can_hw_controller_0|i_can_bsp|data_len\(1),
	combout => \can_hw_controller_0|i_can_bsp|Equal15~2_combout\);

-- Location: LCCOMB_X17_Y19_N18
\can_hw_controller_0|i_can_bsp|Equal15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal15~3_combout\ = (\can_hw_controller_0|i_can_bsp|Equal15~2_combout\) # ((\can_hw_controller_0|i_can_bsp|ide~q\ & (\can_hw_controller_0|i_can_bsp|rtr2~q\)) # (!\can_hw_controller_0|i_can_bsp|ide~q\ & 
-- ((\can_hw_controller_0|i_can_bsp|rtr1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|ide~q\,
	datab => \can_hw_controller_0|i_can_bsp|rtr2~q\,
	datac => \can_hw_controller_0|i_can_bsp|rtr1~q\,
	datad => \can_hw_controller_0|i_can_bsp|Equal15~2_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Equal15~3_combout\);

-- Location: LCCOMB_X18_Y18_N30
\can_hw_controller_0|i_can_bsp|Equal15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal15~0_combout\ = \can_hw_controller_0|i_can_bsp|data_cnt\(0) $ ((((\can_hw_controller_0|i_can_bsp|data_len\(3)) # (\can_hw_controller_0|i_can_bsp|remote_rq~0_combout\)) # (!\can_hw_controller_0|i_can_bsp|data_len\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|data_len\(0),
	datab => \can_hw_controller_0|i_can_bsp|data_len\(3),
	datac => \can_hw_controller_0|i_can_bsp|data_cnt\(0),
	datad => \can_hw_controller_0|i_can_bsp|remote_rq~0_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Equal15~0_combout\);

-- Location: LCCOMB_X18_Y18_N26
\can_hw_controller_0|i_can_bsp|data_cnt[2]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|data_cnt[2]~8_combout\ = (\can_hw_controller_0|i_can_bsp|data_cnt\(2) & (\can_hw_controller_0|i_can_bsp|data_cnt[1]~7\ $ (GND))) # (!\can_hw_controller_0|i_can_bsp|data_cnt\(2) & 
-- (!\can_hw_controller_0|i_can_bsp|data_cnt[1]~7\ & VCC))
-- \can_hw_controller_0|i_can_bsp|data_cnt[2]~9\ = CARRY((\can_hw_controller_0|i_can_bsp|data_cnt\(2) & !\can_hw_controller_0|i_can_bsp|data_cnt[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|data_cnt\(2),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|data_cnt[1]~7\,
	combout => \can_hw_controller_0|i_can_bsp|data_cnt[2]~8_combout\,
	cout => \can_hw_controller_0|i_can_bsp|data_cnt[2]~9\);

-- Location: FF_X18_Y18_N27
\can_hw_controller_0|i_can_bsp|data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|data_cnt[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_cnt\(2));

-- Location: LCCOMB_X17_Y18_N26
\can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1_combout\ = (\can_hw_controller_0|i_can_bsp|remote_rq~0_combout\) # ((\can_hw_controller_0|i_can_bsp|data_len\(3)) # (\can_hw_controller_0|i_can_bsp|Add6~0_combout\ $ 
-- (\can_hw_controller_0|i_can_bsp|data_len\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|remote_rq~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|Add6~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|data_len\(2),
	datad => \can_hw_controller_0|i_can_bsp|data_len\(3),
	combout => \can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1_combout\);

-- Location: LCCOMB_X18_Y18_N8
\can_hw_controller_0|i_can_bsp|Equal15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal15~1_combout\ = (!\can_hw_controller_0|i_can_bsp|Equal15~0_combout\ & (\can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0_combout\ $ (\can_hw_controller_0|i_can_bsp|data_cnt\(2) $ 
-- (!\can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|Equal15~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|data_cnt\(2),
	datad => \can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1_combout\,
	combout => \can_hw_controller_0|i_can_bsp|Equal15~1_combout\);

-- Location: LCCOMB_X18_Y18_N28
\can_hw_controller_0|i_can_bsp|data_cnt[3]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|data_cnt[3]~10_combout\ = \can_hw_controller_0|i_can_bsp|data_cnt[2]~9\ $ (\can_hw_controller_0|i_can_bsp|data_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \can_hw_controller_0|i_can_bsp|data_cnt\(3),
	cin => \can_hw_controller_0|i_can_bsp|data_cnt[2]~9\,
	combout => \can_hw_controller_0|i_can_bsp|data_cnt[3]~10_combout\);

-- Location: FF_X18_Y18_N29
\can_hw_controller_0|i_can_bsp|data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|data_cnt[3]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|data_cnt\(3));

-- Location: LCCOMB_X18_Y18_N2
\can_hw_controller_0|i_can_bsp|Equal15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|Equal15~4_combout\ = (\can_hw_controller_0|i_can_bsp|Equal15~1_combout\ & (\can_hw_controller_0|i_can_bsp|Equal15~3_combout\ $ (\can_hw_controller_0|i_can_bsp|data_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|Equal15~3_combout\,
	datac => \can_hw_controller_0|i_can_bsp|Equal15~1_combout\,
	datad => \can_hw_controller_0|i_can_bsp|data_cnt\(3),
	combout => \can_hw_controller_0|i_can_bsp|Equal15~4_combout\);

-- Location: LCCOMB_X18_Y18_N12
\can_hw_controller_0|i_can_bsp|reset_wr_fifo\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\ = ((\can_hw_controller_0|i_can_bsp|Equal15~4_combout\ & (\can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0_combout\ $ (\can_hw_controller_0|i_can_bsp|data_cnt\(1))))) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0_combout\,
	datab => \can_hw_controller_0|i_can_bsp|data_cnt\(1),
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|Equal15~4_combout\,
	combout => \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\);

-- Location: LCCOMB_X18_Y18_N16
\can_hw_controller_0|i_can_bsp|wr_fifo~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|wr_fifo~1_combout\ = (\can_hw_controller_0|i_can_bsp|wr_fifo~0_combout\ & !\can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_bsp|wr_fifo~0_combout\,
	datad => \can_hw_controller_0|i_can_bsp|reset_wr_fifo~combout\,
	combout => \can_hw_controller_0|i_can_bsp|wr_fifo~1_combout\);

-- Location: FF_X18_Y18_N17
\can_hw_controller_0|i_can_bsp|wr_fifo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|wr_fifo~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|wr_fifo~q\);

-- Location: LCCOMB_X18_Y22_N28
\can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~0_combout\ = (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0) & \can_hw_controller_0|i_can_bsp|wr_fifo~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|wr_fifo~q\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~0_combout\);

-- Location: FF_X18_Y22_N29
\can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~q\);

-- Location: LCCOMB_X18_Y22_N22
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\ = ((!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9_combout\ & (!\can_hw_controller_0|i_can_bsp|wr_fifo~q\ & \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~q\))) # 
-- (!\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9_combout\,
	datab => \can_hw_controller_0|i_can_bsp|wr_fifo~q\,
	datac => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datad => \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~q\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\);

-- Location: FF_X18_Y22_N1
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0),
	ena => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(0));

-- Location: LCCOMB_X18_Y22_N2
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~11_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(1) & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~8\)) # 
-- (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(1) & ((\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~8\) # (GND)))
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~12\ = CARRY((!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~8\) # (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(1),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~8\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~11_combout\,
	cout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~12\);

-- Location: FF_X18_Y22_N3
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0),
	ena => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(1));

-- Location: LCCOMB_X18_Y22_N4
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~13_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(2) & (\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~12\ $ (GND))) # 
-- (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(2) & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~12\ & VCC))
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~14\ = CARRY((\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(2) & !\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(2),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~12\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~13_combout\,
	cout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~14\);

-- Location: FF_X18_Y22_N5
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0),
	ena => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(2));

-- Location: LCCOMB_X18_Y22_N6
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~15_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(3) & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~14\)) # 
-- (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(3) & ((\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~14\) # (GND)))
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~16\ = CARRY((!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~14\) # (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(3),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~14\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~15_combout\,
	cout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~16\);

-- Location: FF_X18_Y22_N7
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0),
	ena => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(3));

-- Location: LCCOMB_X18_Y22_N8
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~17_combout\ = (\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4) & (\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~16\ $ (GND))) # 
-- (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4) & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~16\ & VCC))
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~18\ = CARRY((\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4) & !\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4),
	datad => VCC,
	cin => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~16\,
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~17_combout\,
	cout => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~18\);

-- Location: FF_X18_Y22_N9
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0),
	ena => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4));

-- Location: FF_X18_Y22_N11
\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \can_hw_controller_0|i_can_registers|MODE_REG0|ALT_INV_data_out_xhdl1\(0),
	ena => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5));

-- Location: LCCOMB_X18_Y22_N24
\can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1_combout\ = (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5) & (\can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0_combout\ & (!\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4) & 
-- !\can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(5),
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0_combout\,
	datac => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(4),
	datad => \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4\(6),
	combout => \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1_combout\);

-- Location: LCCOMB_X15_Y20_N10
\can_hw_controller_0|i_can_registers|receive_irq~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|receive_irq~0_combout\ = (\can_hw_controller_0|i_can_registers|receive_irq~q\ & (\can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0))) # (!\can_hw_controller_0|i_can_registers|receive_irq~q\ & 
-- (((!\can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1_combout\ & \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1\(0),
	datab => \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1_combout\,
	datac => \can_hw_controller_0|i_can_registers|receive_irq~q\,
	datad => \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1\(0),
	combout => \can_hw_controller_0|i_can_registers|receive_irq~0_combout\);

-- Location: FF_X15_Y20_N11
\can_hw_controller_0|i_can_registers|receive_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|receive_irq~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|receive_irq~q\);

-- Location: LCCOMB_X15_Y20_N16
\can_hw_controller_0|i_can_registers|irq~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|irq~0_combout\ = (\can_hw_controller_0|i_can_registers|error_irq~q\) # (\can_hw_controller_0|i_can_registers|receive_irq~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|error_irq~q\,
	datad => \can_hw_controller_0|i_can_registers|receive_irq~q\,
	combout => \can_hw_controller_0|i_can_registers|irq~0_combout\);

-- Location: FF_X15_Y20_N17
\can_hw_controller_0|i_can_registers|irq_n_xhdl2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|irq~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|irq_n_xhdl2~q\);

-- Location: LCCOMB_X23_Y30_N12
\can_hw_controller_0|i_can_registers|clkout_cnt[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|clkout_cnt[1]~1_combout\ = \can_hw_controller_0|i_can_registers|clkout_cnt\(1) $ (\can_hw_controller_0|i_can_registers|clkout_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \can_hw_controller_0|i_can_registers|clkout_cnt\(1),
	datad => \can_hw_controller_0|i_can_registers|clkout_cnt\(0),
	combout => \can_hw_controller_0|i_can_registers|clkout_cnt[1]~1_combout\);

-- Location: FF_X23_Y30_N13
\can_hw_controller_0|i_can_registers|clkout_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|clkout_cnt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|clkout_cnt\(1));

-- Location: LCCOMB_X23_Y30_N2
\can_hw_controller_0|i_can_registers|clkout_cnt[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|clkout_cnt[2]~0_combout\ = \can_hw_controller_0|i_can_registers|clkout_cnt\(2) $ (((\can_hw_controller_0|i_can_registers|clkout_cnt\(0) & \can_hw_controller_0|i_can_registers|clkout_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|clkout_cnt\(0),
	datac => \can_hw_controller_0|i_can_registers|clkout_cnt\(2),
	datad => \can_hw_controller_0|i_can_registers|clkout_cnt\(1),
	combout => \can_hw_controller_0|i_can_registers|clkout_cnt[2]~0_combout\);

-- Location: FF_X23_Y30_N3
\can_hw_controller_0|i_can_registers|clkout_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|clkout_cnt[2]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|clkout_cnt\(2));

-- Location: LCCOMB_X23_Y30_N6
\can_hw_controller_0|i_can_registers|clkout_cnt~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|clkout_cnt~2_combout\ = (!\can_hw_controller_0|i_can_registers|clkout_cnt\(0) & ((\can_hw_controller_0|i_can_registers|clkout_cnt\(1)) # (\can_hw_controller_0|i_can_registers|clkout_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|clkout_cnt\(1),
	datac => \can_hw_controller_0|i_can_registers|clkout_cnt\(0),
	datad => \can_hw_controller_0|i_can_registers|clkout_cnt\(2),
	combout => \can_hw_controller_0|i_can_registers|clkout_cnt~2_combout\);

-- Location: FF_X23_Y30_N7
\can_hw_controller_0|i_can_registers|clkout_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|clkout_cnt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|clkout_cnt\(0));

-- Location: LCCOMB_X23_Y30_N16
\can_hw_controller_0|i_can_registers|clkout_tmp~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \can_hw_controller_0|i_can_registers|clkout_tmp~0_combout\ = \can_hw_controller_0|i_can_registers|clkout_tmp~q\ $ (((!\can_hw_controller_0|i_can_registers|clkout_cnt\(0) & (!\can_hw_controller_0|i_can_registers|clkout_cnt\(2) & 
-- !\can_hw_controller_0|i_can_registers|clkout_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \can_hw_controller_0|i_can_registers|clkout_cnt\(0),
	datab => \can_hw_controller_0|i_can_registers|clkout_cnt\(2),
	datac => \can_hw_controller_0|i_can_registers|clkout_tmp~q\,
	datad => \can_hw_controller_0|i_can_registers|clkout_cnt\(1),
	combout => \can_hw_controller_0|i_can_registers|clkout_tmp~0_combout\);

-- Location: FF_X23_Y30_N17
\can_hw_controller_0|i_can_registers|clkout_tmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \can_hw_controller_0|i_can_registers|clkout_tmp~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \can_hw_controller_0|i_can_registers|clkout_tmp~q\);

-- Location: FF_X20_Y27_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X20_Y27_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: LCCOMB_X23_Y20_N0
\auto_hub|~GND\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X20_Y27_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X23_Y28_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneiv_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


