// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Context_layer_HH_
#define _Context_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gemm_systolic_array_4.h"

namespace ap_rtl {

struct Context_layer : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > v54_0_address0;
    sc_out< sc_logic > v54_0_ce0;
    sc_in< sc_lv<32> > v54_0_q0;
    sc_out< sc_lv<6> > v54_1_address0;
    sc_out< sc_logic > v54_1_ce0;
    sc_in< sc_lv<32> > v54_1_q0;
    sc_out< sc_lv<6> > v54_2_address0;
    sc_out< sc_logic > v54_2_ce0;
    sc_in< sc_lv<32> > v54_2_q0;
    sc_out< sc_lv<6> > v54_3_address0;
    sc_out< sc_logic > v54_3_ce0;
    sc_in< sc_lv<32> > v54_3_q0;
    sc_out< sc_lv<8> > v55_0_address0;
    sc_out< sc_logic > v55_0_ce0;
    sc_in< sc_lv<32> > v55_0_q0;
    sc_out< sc_lv<8> > v55_1_address0;
    sc_out< sc_logic > v55_1_ce0;
    sc_in< sc_lv<32> > v55_1_q0;
    sc_out< sc_lv<8> > v55_2_address0;
    sc_out< sc_logic > v55_2_ce0;
    sc_in< sc_lv<32> > v55_2_q0;
    sc_out< sc_lv<8> > v55_3_address0;
    sc_out< sc_logic > v55_3_ce0;
    sc_in< sc_lv<32> > v55_3_q0;
    sc_out< sc_lv<6> > v56_0_0_address0;
    sc_out< sc_logic > v56_0_0_ce0;
    sc_out< sc_logic > v56_0_0_we0;
    sc_out< sc_lv<32> > v56_0_0_d0;
    sc_in< sc_lv<32> > v56_0_0_q0;
    sc_out< sc_lv<6> > v56_0_1_address0;
    sc_out< sc_logic > v56_0_1_ce0;
    sc_out< sc_logic > v56_0_1_we0;
    sc_out< sc_lv<32> > v56_0_1_d0;
    sc_in< sc_lv<32> > v56_0_1_q0;
    sc_out< sc_lv<6> > v56_0_2_address0;
    sc_out< sc_logic > v56_0_2_ce0;
    sc_out< sc_logic > v56_0_2_we0;
    sc_out< sc_lv<32> > v56_0_2_d0;
    sc_in< sc_lv<32> > v56_0_2_q0;
    sc_out< sc_lv<6> > v56_0_3_address0;
    sc_out< sc_logic > v56_0_3_ce0;
    sc_out< sc_logic > v56_0_3_we0;
    sc_out< sc_lv<32> > v56_0_3_d0;
    sc_in< sc_lv<32> > v56_0_3_q0;
    sc_out< sc_lv<6> > v56_1_0_address0;
    sc_out< sc_logic > v56_1_0_ce0;
    sc_out< sc_logic > v56_1_0_we0;
    sc_out< sc_lv<32> > v56_1_0_d0;
    sc_in< sc_lv<32> > v56_1_0_q0;
    sc_out< sc_lv<6> > v56_1_1_address0;
    sc_out< sc_logic > v56_1_1_ce0;
    sc_out< sc_logic > v56_1_1_we0;
    sc_out< sc_lv<32> > v56_1_1_d0;
    sc_in< sc_lv<32> > v56_1_1_q0;
    sc_out< sc_lv<6> > v56_1_2_address0;
    sc_out< sc_logic > v56_1_2_ce0;
    sc_out< sc_logic > v56_1_2_we0;
    sc_out< sc_lv<32> > v56_1_2_d0;
    sc_in< sc_lv<32> > v56_1_2_q0;
    sc_out< sc_lv<6> > v56_1_3_address0;
    sc_out< sc_logic > v56_1_3_ce0;
    sc_out< sc_logic > v56_1_3_we0;
    sc_out< sc_lv<32> > v56_1_3_d0;
    sc_in< sc_lv<32> > v56_1_3_q0;
    sc_out< sc_lv<6> > v56_2_0_address0;
    sc_out< sc_logic > v56_2_0_ce0;
    sc_out< sc_logic > v56_2_0_we0;
    sc_out< sc_lv<32> > v56_2_0_d0;
    sc_in< sc_lv<32> > v56_2_0_q0;
    sc_out< sc_lv<6> > v56_2_1_address0;
    sc_out< sc_logic > v56_2_1_ce0;
    sc_out< sc_logic > v56_2_1_we0;
    sc_out< sc_lv<32> > v56_2_1_d0;
    sc_in< sc_lv<32> > v56_2_1_q0;
    sc_out< sc_lv<6> > v56_2_2_address0;
    sc_out< sc_logic > v56_2_2_ce0;
    sc_out< sc_logic > v56_2_2_we0;
    sc_out< sc_lv<32> > v56_2_2_d0;
    sc_in< sc_lv<32> > v56_2_2_q0;
    sc_out< sc_lv<6> > v56_2_3_address0;
    sc_out< sc_logic > v56_2_3_ce0;
    sc_out< sc_logic > v56_2_3_we0;
    sc_out< sc_lv<32> > v56_2_3_d0;
    sc_in< sc_lv<32> > v56_2_3_q0;
    sc_out< sc_lv<6> > v56_3_0_address0;
    sc_out< sc_logic > v56_3_0_ce0;
    sc_out< sc_logic > v56_3_0_we0;
    sc_out< sc_lv<32> > v56_3_0_d0;
    sc_in< sc_lv<32> > v56_3_0_q0;
    sc_out< sc_lv<6> > v56_3_1_address0;
    sc_out< sc_logic > v56_3_1_ce0;
    sc_out< sc_logic > v56_3_1_we0;
    sc_out< sc_lv<32> > v56_3_1_d0;
    sc_in< sc_lv<32> > v56_3_1_q0;
    sc_out< sc_lv<6> > v56_3_2_address0;
    sc_out< sc_logic > v56_3_2_ce0;
    sc_out< sc_logic > v56_3_2_we0;
    sc_out< sc_lv<32> > v56_3_2_d0;
    sc_in< sc_lv<32> > v56_3_2_q0;
    sc_out< sc_lv<6> > v56_3_3_address0;
    sc_out< sc_logic > v56_3_3_ce0;
    sc_out< sc_logic > v56_3_3_we0;
    sc_out< sc_lv<32> > v56_3_3_d0;
    sc_in< sc_lv<32> > v56_3_3_q0;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    Context_layer(sc_module_name name);
    SC_HAS_PROCESS(Context_layer);

    ~Context_layer();

    sc_trace_file* mVcdFile;

    gemm_systolic_array_4* grp_gemm_systolic_array_4_fu_336;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > v57_fu_394_p2;
    sc_signal< sc_lv<4> > v57_reg_484;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > trunc_ln108_fu_400_p1;
    sc_signal< sc_lv<2> > trunc_ln108_reg_489;
    sc_signal< sc_lv<1> > icmp_ln106_fu_388_p2;
    sc_signal< sc_lv<7> > zext_ln107_fu_422_p1;
    sc_signal< sc_lv<7> > zext_ln107_reg_493;
    sc_signal< sc_lv<7> > v58_fu_432_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_0_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_0_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_1_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_1_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_2_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_2_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_3_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_A_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_A_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_A_3_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_0_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_0_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_1_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_1_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_2_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_2_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_3_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_4_fu_336_B_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_B_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_B_3_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_0_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_0_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_1_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_1_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_2_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_2_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_3_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_0_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_0_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_0_3_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_0_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_0_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_1_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_1_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_2_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_2_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_3_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_1_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_1_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_1_3_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_0_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_0_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_1_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_1_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_2_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_2_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_3_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_2_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_2_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_2_3_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_0_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_0_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_1_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_1_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_2_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_2_we1;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_3_we0;
    sc_signal< sc_lv<6> > grp_gemm_systolic_array_4_fu_336_C_3_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_4_fu_336_C_3_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_C_3_3_we1;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_ap_start;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_ap_done;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_ap_ready;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_ap_idle;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_ap_continue;
    sc_signal< sc_lv<4> > v57_0_reg_314;
    sc_signal< sc_lv<1> > icmp_ln107_fu_426_p2;
    sc_signal< sc_lv<7> > v58_0_reg_325;
    sc_signal< sc_logic > grp_gemm_systolic_array_4_fu_336_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_sync_grp_gemm_systolic_array_4_fu_336_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_gemm_systolic_array_4_fu_336_ap_done;
    sc_signal< bool > ap_block_state4_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_gemm_systolic_array_4_fu_336_ap_done;
    sc_signal< sc_lv<64> > zext_ln108_1_fu_461_p1;
    sc_signal< sc_lv<2> > trunc_ln108_1_fu_438_p1;
    sc_signal< sc_lv<2> > lshr_ln_fu_404_p4;
    sc_signal< sc_lv<6> > tmp_fu_414_p3;
    sc_signal< sc_lv<5> > tmp_504_fu_442_p4;
    sc_signal< sc_lv<7> > zext_ln108_fu_452_p1;
    sc_signal< sc_lv<7> > add_ln108_fu_456_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln108_fu_456_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state4_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_gemm_systolic_array_4_fu_336_ap_done();
    void thread_ap_sync_grp_gemm_systolic_array_4_fu_336_ap_ready();
    void thread_grp_gemm_systolic_array_4_fu_336_ap_continue();
    void thread_grp_gemm_systolic_array_4_fu_336_ap_start();
    void thread_icmp_ln106_fu_388_p2();
    void thread_icmp_ln107_fu_426_p2();
    void thread_lshr_ln_fu_404_p4();
    void thread_tmp_504_fu_442_p4();
    void thread_tmp_fu_414_p3();
    void thread_trunc_ln108_1_fu_438_p1();
    void thread_trunc_ln108_fu_400_p1();
    void thread_v54_0_address0();
    void thread_v54_0_ce0();
    void thread_v54_1_address0();
    void thread_v54_1_ce0();
    void thread_v54_2_address0();
    void thread_v54_2_ce0();
    void thread_v54_3_address0();
    void thread_v54_3_ce0();
    void thread_v55_0_address0();
    void thread_v55_0_ce0();
    void thread_v55_1_address0();
    void thread_v55_1_ce0();
    void thread_v55_2_address0();
    void thread_v55_2_ce0();
    void thread_v55_3_address0();
    void thread_v55_3_ce0();
    void thread_v56_0_0_address0();
    void thread_v56_0_0_ce0();
    void thread_v56_0_0_d0();
    void thread_v56_0_0_we0();
    void thread_v56_0_1_address0();
    void thread_v56_0_1_ce0();
    void thread_v56_0_1_d0();
    void thread_v56_0_1_we0();
    void thread_v56_0_2_address0();
    void thread_v56_0_2_ce0();
    void thread_v56_0_2_d0();
    void thread_v56_0_2_we0();
    void thread_v56_0_3_address0();
    void thread_v56_0_3_ce0();
    void thread_v56_0_3_d0();
    void thread_v56_0_3_we0();
    void thread_v56_1_0_address0();
    void thread_v56_1_0_ce0();
    void thread_v56_1_0_d0();
    void thread_v56_1_0_we0();
    void thread_v56_1_1_address0();
    void thread_v56_1_1_ce0();
    void thread_v56_1_1_d0();
    void thread_v56_1_1_we0();
    void thread_v56_1_2_address0();
    void thread_v56_1_2_ce0();
    void thread_v56_1_2_d0();
    void thread_v56_1_2_we0();
    void thread_v56_1_3_address0();
    void thread_v56_1_3_ce0();
    void thread_v56_1_3_d0();
    void thread_v56_1_3_we0();
    void thread_v56_2_0_address0();
    void thread_v56_2_0_ce0();
    void thread_v56_2_0_d0();
    void thread_v56_2_0_we0();
    void thread_v56_2_1_address0();
    void thread_v56_2_1_ce0();
    void thread_v56_2_1_d0();
    void thread_v56_2_1_we0();
    void thread_v56_2_2_address0();
    void thread_v56_2_2_ce0();
    void thread_v56_2_2_d0();
    void thread_v56_2_2_we0();
    void thread_v56_2_3_address0();
    void thread_v56_2_3_ce0();
    void thread_v56_2_3_d0();
    void thread_v56_2_3_we0();
    void thread_v56_3_0_address0();
    void thread_v56_3_0_ce0();
    void thread_v56_3_0_d0();
    void thread_v56_3_0_we0();
    void thread_v56_3_1_address0();
    void thread_v56_3_1_ce0();
    void thread_v56_3_1_d0();
    void thread_v56_3_1_we0();
    void thread_v56_3_2_address0();
    void thread_v56_3_2_ce0();
    void thread_v56_3_2_d0();
    void thread_v56_3_2_we0();
    void thread_v56_3_3_address0();
    void thread_v56_3_3_ce0();
    void thread_v56_3_3_d0();
    void thread_v56_3_3_we0();
    void thread_v57_fu_394_p2();
    void thread_v58_fu_432_p2();
    void thread_zext_ln107_fu_422_p1();
    void thread_zext_ln108_1_fu_461_p1();
    void thread_zext_ln108_fu_452_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
