Timing Analyzer report for quartus_compile
Wed Dec 13 00:40:01 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Recommendations
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -4.304 (VIOLATED)
           28. Path #2: Setup slack is -4.271 (VIOLATED)
           29. Path #3: Setup slack is -4.264 (VIOLATED)
           30. Path #4: Setup slack is -4.261 (VIOLATED)
           31. Path #5: Setup slack is -4.252 (VIOLATED)
           32. Path #6: Setup slack is -4.231 (VIOLATED)
           33. Path #7: Setup slack is -4.221 (VIOLATED)
           34. Path #8: Setup slack is -4.221 (VIOLATED)
           35. Path #9: Setup slack is -4.219 (VIOLATED)
           36. Path #10: Setup slack is -4.219 (VIOLATED)
     ---- clock2x Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Setup slack is -1.659 (VIOLATED)
           40. Path #2: Setup slack is -1.637 (VIOLATED)
           41. Path #3: Setup slack is -1.620 (VIOLATED)
           42. Path #4: Setup slack is -1.617 (VIOLATED)
           43. Path #5: Setup slack is -1.610 (VIOLATED)
           44. Path #6: Setup slack is -1.599 (VIOLATED)
           45. Path #7: Setup slack is -1.595 (VIOLATED)
           46. Path #8: Setup slack is -1.593 (VIOLATED)
           47. Path #9: Setup slack is -1.592 (VIOLATED)
           48. Path #10: Setup slack is -1.588 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Hold slack is -0.161 (VIOLATED)
           52. Path #2: Hold slack is -0.147 (VIOLATED)
           53. Path #3: Hold slack is -0.135 (VIOLATED)
           54. Path #4: Hold slack is -0.133 (VIOLATED)
           55. Path #5: Hold slack is -0.131 (VIOLATED)
           56. Path #6: Hold slack is -0.131 (VIOLATED)
           57. Path #7: Hold slack is -0.127 (VIOLATED)
           58. Path #8: Hold slack is -0.124 (VIOLATED)
           59. Path #9: Hold slack is -0.123 (VIOLATED)
           60. Path #10: Hold slack is -0.123 (VIOLATED)
     ---- clock2x Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Hold slack is 0.023 
           64. Path #2: Hold slack is 0.027 
           65. Path #3: Hold slack is 0.072 
           66. Path #4: Hold slack is 0.072 
           67. Path #5: Hold slack is 0.072 
           68. Path #6: Hold slack is 0.072 
           69. Path #7: Hold slack is 0.072 
           70. Path #8: Hold slack is 0.072 
           71. Path #9: Hold slack is 0.072 
           72. Path #10: Hold slack is 0.072 
---- Recovery Reports ----
     ---- clock2x Reports ----
           73. Command Info
           74. Summary of Paths
           75. Path #1: Recovery slack is -1.431 (VIOLATED)
           76. Path #2: Recovery slack is -1.429 (VIOLATED)
           77. Path #3: Recovery slack is -1.422 (VIOLATED)
           78. Path #4: Recovery slack is -0.204 (VIOLATED)
     ---- clock Reports ----
           79. Command Info
           80. Summary of Paths
           81. Path #1: Recovery slack is -0.835 (VIOLATED)
           82. Path #2: Recovery slack is -0.807 (VIOLATED)
           83. Path #3: Recovery slack is -0.806 (VIOLATED)
           84. Path #4: Recovery slack is -0.800 (VIOLATED)
           85. Path #5: Recovery slack is -0.800 (VIOLATED)
           86. Path #6: Recovery slack is -0.786 (VIOLATED)
           87. Path #7: Recovery slack is -0.785 (VIOLATED)
           88. Path #8: Recovery slack is -0.785 (VIOLATED)
           89. Path #9: Recovery slack is -0.785 (VIOLATED)
           90. Path #10: Recovery slack is -0.784 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           91. Command Info
           92. Summary of Paths
           93. Path #1: Removal slack is 0.077 
           94. Path #2: Removal slack is 0.077 
           95. Path #3: Removal slack is 0.141 
           96. Path #4: Removal slack is 0.141 
           97. Path #5: Removal slack is 0.142 
           98. Path #6: Removal slack is 0.142 
           99. Path #7: Removal slack is 0.144 
          100. Path #8: Removal slack is 0.144 
          101. Path #9: Removal slack is 0.144 
          102. Path #10: Removal slack is 0.144 
     ---- clock2x Reports ----
          103. Command Info
          104. Summary of Paths
          105. Path #1: Removal slack is 0.148 
          106. Path #2: Removal slack is 0.363 
          107. Path #3: Removal slack is 0.365 
          108. Path #4: Removal slack is 0.365 
109. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     110. Unconstrained Paths Summary
     111. Clock Status Summary
     ---- Setup Analysis Reports ----
          112. Unconstrained Input Ports
          113. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
          114. Unconstrained Input Ports
          115. Unconstrained Output Ports
116. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 20.4.0 Build 72 12/14/2020 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Cyclone 10 GX                                     ;
; Device                ; 10CX220YF780I5G                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 52     ;
; Maximum allowed            ; 12     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Dec 13 00:40:00 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/slowe8/HLSDataset/polybench/atax/src/atax_2.prj/quartus/).


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }   ;
; clock2x    ; Base ; 0.500  ; 2000.0 MHz ; 0.000 ; 0.250 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock2x } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                             ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                       ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; 188.54 MHz ; 188.54 MHz      ; clock      ;                                            ; Slow 900mV -40C Model           ;
; 793.65 MHz ; 469.92 MHz      ; clock2x    ; limit due to minimum pulse width violation ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Setup Summary                                                      ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -4.304 ; -6975.288     ; Slow 900mV -40C Model           ;
; clock2x ; -1.659 ; -103.192      ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -0.161 ; -5.722        ; Slow 900mV -40C Model           ;
; clock2x ; 0.023  ; 0.000         ; Fast 900mV -40C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock2x ; -1.431 ; -4.450        ; Slow 900mV 100C Model           ;
; clock   ; -0.835 ; -1162.428     ; Slow 900mV -40C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+-------------------------------------------------------------------+
; Removal Summary                                                   ;
+---------+-------+---------------+---------------------------------+
; Clock   ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+-------+---------------+---------------------------------+
; clock   ; 0.077 ; 0.000         ; Fast 900mV -40C Model           ;
; clock2x ; 0.148 ; 0.000         ; Fast 900mV -40C Model           ;
+---------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -1.720 ; -823.530      ; Slow 900mV -40C Model           ;
; clock2x ; -1.628 ; -59.994       ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 93
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 3.2%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 93
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 3.2%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 2.97e-07 years or 9.37 seconds.
Typical MTBF of Design is 0.00161 years or 5.07e+04 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 93
Number of Synchronizer Chains Found With Unsafe MTBF: 4
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.327 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.109 seconds.
Typical MTBF of Design is 101 years or 3.18e+09 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 93
Number of Synchronizer Chains Found With Unsafe MTBF: 92
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.458 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                      ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 49       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.659           ; Slow 900mV 100C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.825           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 26670    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -4.304           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 563      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.760           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                       ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 49       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.370            ; Fast 900mV -40C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.161           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 25407    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.014            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 562      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.023            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.431           ; Slow 900mV 100C Model           ;
; clock      ; clock    ; 3663     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.835           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.204           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.363            ; Fast 900mV -40C Model           ;
; clock      ; clock    ; 3663     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.077            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.148            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -4.304 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -4.304 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.175      ; Slow 900mV -40C Model           ;
; -4.271 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.134      ; Slow 900mV -40C Model           ;
; -4.264 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.135      ; Slow 900mV -40C Model           ;
; -4.261 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0   ; clock        ; clock       ; 1.000        ; -0.140     ; 5.113      ; Slow 900mV -40C Model           ;
; -4.252 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.123      ; Slow 900mV -40C Model           ;
; -4.231 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.094      ; Slow 900mV -40C Model           ;
; -4.221 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0   ; clock        ; clock       ; 1.000        ; -0.140     ; 5.073      ; Slow 900mV -40C Model           ;
; -4.221 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.092      ; Slow 900mV -40C Model           ;
; -4.219 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.082      ; Slow 900mV -40C Model           ;
; -4.219 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.129     ; 5.090      ; Slow 900mV -40C Model           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -4.304 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.532                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.228                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.304 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.175  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.697       ; 33         ; 0.012 ; 0.562 ;
;    Cell                ;        ; 16    ; 3.239       ; 63         ; 0.000 ; 0.730 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                   ;
; 8.532   ; 5.175   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X63_Y31_N46       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|q                                                                 ;
;   3.717 ;   0.121 ; RR ; CELL   ; 240    ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~la_lab/laboutb[10]                                                ;
;   4.000 ;   0.283 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datab              ;
;   4.299 ;   0.299 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.302 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.764 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.458 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.476 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.689 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.707 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.920 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.938 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.151 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.169 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.298 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165|cout                                                                                                              ;
;   6.298 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|cin                                                                                                               ;
;   6.566 ;   0.268 ; FR ; CELL   ; 1      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173|sumout                                                                                                            ;
;   6.570 ;   0.004 ; RR ; CELL   ; 4      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                 ;
;   6.876 ;   0.306 ; RR ; IC     ; 3      ; MLABCELL_X65_Y27_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~193|datab                                                                                                             ;
;   7.606 ;   0.730 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.618 ;   0.012 ; RR ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.746 ;   0.128 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|cin                                                                                                               ;
;   7.965 ;   0.219 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|sumout                                                                                                            ;
;   7.970 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241~la_mlab/laboutb[0]                                                                                                ;
;   8.532 ;   0.562 ; RR ; IC     ; 1      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                ;
;   8.532 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.228   ; 0.020   ;    ; uTsu ; 0      ; MLABCELL_X65_Y23_N0 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -4.271 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.491                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.220                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.271 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.134  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.498       ; 29         ; 0.017 ; 0.462 ;
;    Cell                ;        ; 23    ; 3.397       ; 66         ; 0.000 ; 0.726 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                   ;
; 8.491   ; 5.134   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X63_Y31_N46       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|q                                                                 ;
;   3.717 ;   0.121 ; RR ; CELL   ; 240    ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~la_lab/laboutb[10]                                                ;
;   4.000 ;   0.283 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datab              ;
;   4.299 ;   0.299 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.302 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.764 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.458 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.476 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.689 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.707 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.920 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.938 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.151 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.169 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.298 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165|cout                                                                                                              ;
;   6.298 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|cin                                                                                                               ;
;   6.566 ;   0.268 ; FR ; CELL   ; 1      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173|sumout                                                                                                            ;
;   6.570 ;   0.004 ; RR ; CELL   ; 4      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                 ;
;   6.876 ;   0.306 ; RR ; IC     ; 3      ; MLABCELL_X65_Y27_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~193|datab                                                                                                             ;
;   7.602 ;   0.726 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.619 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.743 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y26_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                                                                              ;
;   7.743 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y26_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                                                               ;
;   7.783 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                                                                              ;
;   7.783 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y26_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                                                               ;
;   7.814 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y26_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|cout                                                                                                              ;
;   7.814 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y26_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225|cin                                                                                                               ;
;   7.854 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~229|cout                                                                                                              ;
;   7.854 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y26_N24 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~233|cin                                                                                                               ;
;   8.128 ;   0.274 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237|sumout                                                                                                            ;
;   8.133 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237~la_mlab/laboutt[18]                                                                                               ;
;   8.491 ;   0.358 ; RR ; IC     ; 1      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]                                                ;
;   8.491 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.220   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X65_Y25_N57 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -4.264 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.492                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.228                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.264 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.135  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.700       ; 33         ; 0.012 ; 0.562 ;
;    Cell                ;        ; 16    ; 3.196       ; 62         ; 0.000 ; 0.730 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]                                                                   ;
; 8.492   ; 5.135   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X62_Y31_N53       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]|q                                                                 ;
;   3.800 ;   0.204 ; RR ; CELL   ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]~la_lab/laboutb[15]                                                ;
;   4.086 ;   0.286 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datac              ;
;   4.259 ;   0.173 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.262 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.724 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.418 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.436 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.649 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.667 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.880 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.898 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.111 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.129 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.258 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165|cout                                                                                                              ;
;   6.258 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|cin                                                                                                               ;
;   6.526 ;   0.268 ; FR ; CELL   ; 1      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173|sumout                                                                                                            ;
;   6.530 ;   0.004 ; RR ; CELL   ; 4      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                 ;
;   6.836 ;   0.306 ; RR ; IC     ; 3      ; MLABCELL_X65_Y27_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~193|datab                                                                                                             ;
;   7.566 ;   0.730 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.578 ;   0.012 ; RR ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.706 ;   0.128 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|cin                                                                                                               ;
;   7.925 ;   0.219 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|sumout                                                                                                            ;
;   7.930 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241~la_mlab/laboutb[0]                                                                                                ;
;   8.492 ;   0.562 ; RR ; IC     ; 1      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                ;
;   8.492 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.228   ; 0.020   ;    ; uTsu ; 0      ; MLABCELL_X65_Y23_N0 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -4.261 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]        ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.470                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.209                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.261 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.140 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.113  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.675       ; 33         ; 0.018 ; 0.462 ;
;    Cell                ;        ; 23    ; 3.199       ; 63         ; 0.000 ; 0.694 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.460       ; 83         ; 0.000 ; 1.909 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                   ;
; 8.470   ; 5.113   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X63_Y31_N46       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|q                                                                 ;
;   3.717 ;   0.121 ; RR ; CELL   ; 240    ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~la_lab/laboutb[10]                                                ;
;   4.000 ;   0.283 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datab              ;
;   4.299 ;   0.299 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.302 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.764 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.458 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.476 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.689 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.707 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.920 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.938 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.151 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.169 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.298 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165|cout                                                                                                              ;
;   6.298 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|cin                                                                                                               ;
;   6.531 ;   0.233 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|sumout                                                                                                            ;
;   6.535 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169~la_lab/laboutt[4]                                                                                                 ;
;   6.993 ;   0.458 ; FF ; IC     ; 3      ; LABCELL_X70_Y30_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~189|dataf                                                                                                             ;
;   7.578 ;   0.585 ; FR ; CELL   ; 1      ; LABCELL_X70_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~193|cout                                                                                                              ;
;   7.596 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X70_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~197|cin                                                                                                               ;
;   7.715 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X70_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~201|cout                                                                                                              ;
;   7.715 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X70_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~205|cin                                                                                                               ;
;   7.754 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X70_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~209|cout                                                                                                              ;
;   7.754 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X70_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~213|cin                                                                                                               ;
;   7.785 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X70_Y29_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~217|cout                                                                                                              ;
;   7.785 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X70_Y29_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~221|cin                                                                                                               ;
;   7.824 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X70_Y29_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~225|cout                                                                                                              ;
;   7.824 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X70_Y29_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~229|cin                                                                                                               ;
;   8.084 ;   0.260 ; FR ; CELL   ; 1      ; LABCELL_X70_Y29_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~233|sumout                                                                                                            ;
;   8.088 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X70_Y29_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~233~la_lab/laboutt[18]                                                                                                ;
;   8.470 ;   0.382 ; RR ; IC     ; 1      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                  ;
;   8.470 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.217   ; 3.217   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.968 ;   1.909 ; RR ; IC   ; 1      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.968 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.217 ;   0.249 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.197   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.209   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X71_Y30_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -4.252 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.480                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.228                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.252 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.123  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.844       ; 36         ; 0.017 ; 0.562 ;
;    Cell                ;        ; 14    ; 3.040       ; 59         ; 0.000 ; 0.694 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                   ;
; 8.480   ; 5.123   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X63_Y31_N46       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|q                                                                 ;
;   3.717 ;   0.121 ; RR ; CELL   ; 240    ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~la_lab/laboutb[10]                                                ;
;   4.000 ;   0.283 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datab              ;
;   4.299 ;   0.299 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.302 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.764 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.458 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.476 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.689 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.707 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.920 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.938 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.151 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.169 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.485 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|sumout                                                                                                            ;
;   6.489 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                 ;
;   6.937 ;   0.448 ; FF ; IC     ; 3      ; MLABCELL_X65_Y27_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~181|dataf                                                                                                             ;
;   7.550 ;   0.613 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.567 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.713 ;   0.146 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|cin                                                                                                               ;
;   7.913 ;   0.200 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|sumout                                                                                                            ;
;   7.918 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241~la_mlab/laboutb[0]                                                                                                ;
;   8.480 ;   0.562 ; RR ; IC     ; 1      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                ;
;   8.480 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.228   ; 0.020   ;    ; uTsu ; 0      ; MLABCELL_X65_Y23_N0 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -4.231 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.451                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.220                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.231 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.094  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.501       ; 29         ; 0.017 ; 0.462 ;
;    Cell                ;        ; 23    ; 3.354       ; 66         ; 0.000 ; 0.726 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]                                                                   ;
; 8.451   ; 5.094   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X62_Y31_N53       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]|q                                                                 ;
;   3.800 ;   0.204 ; RR ; CELL   ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]~la_lab/laboutb[15]                                                ;
;   4.086 ;   0.286 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datac              ;
;   4.259 ;   0.173 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.262 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.724 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.418 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.436 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.649 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.667 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.880 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.898 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.111 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.129 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.258 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165|cout                                                                                                              ;
;   6.258 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|cin                                                                                                               ;
;   6.526 ;   0.268 ; FR ; CELL   ; 1      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173|sumout                                                                                                            ;
;   6.530 ;   0.004 ; RR ; CELL   ; 4      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~173~la_lab/laboutt[7]                                                                                                 ;
;   6.836 ;   0.306 ; RR ; IC     ; 3      ; MLABCELL_X65_Y27_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~193|datab                                                                                                             ;
;   7.562 ;   0.726 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.579 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.703 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y26_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                                                                              ;
;   7.703 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y26_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                                                               ;
;   7.743 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                                                                              ;
;   7.743 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y26_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                                                               ;
;   7.774 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y26_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|cout                                                                                                              ;
;   7.774 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y26_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225|cin                                                                                                               ;
;   7.814 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~229|cout                                                                                                              ;
;   7.814 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y26_N24 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~233|cin                                                                                                               ;
;   8.088 ;   0.274 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237|sumout                                                                                                            ;
;   8.093 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237~la_mlab/laboutt[18]                                                                                               ;
;   8.451 ;   0.358 ; RR ; IC     ; 1      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]                                                ;
;   8.451 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.220   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X65_Y25_N57 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -4.221 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]        ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 8.430                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.209                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -4.221 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.140 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.073  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.678       ; 33         ; 0.018 ; 0.462 ;
;    Cell                ;        ; 23    ; 3.156       ; 62         ; 0.000 ; 0.694 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.460       ; 83         ; 0.000 ; 1.909 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]                                                                   ;
; 8.430   ; 5.073   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X62_Y31_N53       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]|q                                                                 ;
;   3.800 ;   0.204 ; RR ; CELL   ; 1      ; FF_X62_Y31_N53       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[0]~la_lab/laboutb[15]                                                ;
;   4.086 ;   0.286 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datac              ;
;   4.259 ;   0.173 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.262 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.724 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.418 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.436 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.649 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.667 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.880 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.898 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.111 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.129 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.258 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165|cout                                                                                                              ;
;   6.258 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|cin                                                                                                               ;
;   6.491 ;   0.233 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169|sumout                                                                                                            ;
;   6.495 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~169~la_lab/laboutt[4]                                                                                                 ;
;   6.953 ;   0.458 ; FF ; IC     ; 3      ; LABCELL_X70_Y30_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~189|dataf                                                                                                             ;
;   7.538 ;   0.585 ; FR ; CELL   ; 1      ; LABCELL_X70_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~193|cout                                                                                                              ;
;   7.556 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X70_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~197|cin                                                                                                               ;
;   7.675 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X70_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~201|cout                                                                                                              ;
;   7.675 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X70_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~205|cin                                                                                                               ;
;   7.714 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X70_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~209|cout                                                                                                              ;
;   7.714 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X70_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~213|cin                                                                                                               ;
;   7.745 ;   0.031 ; FR ; CELL   ; 1      ; LABCELL_X70_Y29_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~217|cout                                                                                                              ;
;   7.745 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X70_Y29_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~221|cin                                                                                                               ;
;   7.784 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X70_Y29_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~225|cout                                                                                                              ;
;   7.784 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X70_Y29_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~229|cin                                                                                                               ;
;   8.044 ;   0.260 ; FR ; CELL   ; 1      ; LABCELL_X70_Y29_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~233|sumout                                                                                                            ;
;   8.048 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X70_Y29_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_5~233~la_lab/laboutt[18]                                                                                                ;
;   8.430 ;   0.382 ; RR ; IC     ; 1      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                  ;
;   8.430 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 4.217   ; 3.217   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.968 ;   1.909 ; RR ; IC   ; 1      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   3.968 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X71_Y30_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   4.217 ;   0.249 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.197   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.209   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X71_Y30_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -4.221 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.449                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.228                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.221 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.092  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.766       ; 35         ; 0.017 ; 0.562 ;
;    Cell                ;        ; 14    ; 3.087       ; 61         ; 0.000 ; 0.694 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                   ;
; 8.449   ; 5.092   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X63_Y31_N46       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|q                                                                 ;
;   3.717 ;   0.121 ; RR ; CELL   ; 240    ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~la_lab/laboutb[10]                                                ;
;   4.000 ;   0.283 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datab              ;
;   4.299 ;   0.299 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.302 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.764 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.458 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.476 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.689 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.707 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.920 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.938 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.151 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.169 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.526 ;   0.357 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165|sumout                                                                                                            ;
;   6.530 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~165~la_lab/laboutt[2]                                                                                                 ;
;   6.900 ;   0.370 ; FF ; IC     ; 4      ; MLABCELL_X65_Y27_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~185|dataf                                                                                                             ;
;   7.519 ;   0.619 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.536 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.682 ;   0.146 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|cin                                                                                                               ;
;   7.882 ;   0.200 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|sumout                                                                                                            ;
;   7.887 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241~la_mlab/laboutb[0]                                                                                                ;
;   8.449 ;   0.562 ; RR ; IC     ; 1      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                ;
;   8.449 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.228   ; 0.020   ;    ; uTsu ; 0      ; MLABCELL_X65_Y23_N0 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -4.219 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.439                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.220                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.219 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.082  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.640       ; 32         ; 0.017 ; 0.462 ;
;    Cell                ;        ; 21    ; 3.203       ; 63         ; 0.000 ; 0.694 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                   ;
; 8.439   ; 5.082   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X63_Y31_N46       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|q                                                                 ;
;   3.717 ;   0.121 ; RR ; CELL   ; 240    ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~la_lab/laboutb[10]                                                ;
;   4.000 ;   0.283 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datab              ;
;   4.299 ;   0.299 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.302 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.764 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.458 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.476 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.689 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.707 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.920 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.938 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.151 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                              ;
;   6.169 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                               ;
;   6.485 ;   0.316 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|sumout                                                                                                            ;
;   6.489 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161~la_lab/laboutt[0]                                                                                                 ;
;   6.937 ;   0.448 ; FF ; IC     ; 3      ; MLABCELL_X65_Y27_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~181|dataf                                                                                                             ;
;   7.550 ;   0.613 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.567 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.691 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y26_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                                                                              ;
;   7.691 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y26_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                                                               ;
;   7.731 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                                                                              ;
;   7.731 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y26_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                                                               ;
;   7.762 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y26_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|cout                                                                                                              ;
;   7.762 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y26_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225|cin                                                                                                               ;
;   7.802 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~229|cout                                                                                                              ;
;   7.802 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y26_N24 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~233|cin                                                                                                               ;
;   8.076 ;   0.274 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237|sumout                                                                                                            ;
;   8.081 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237~la_mlab/laboutt[18]                                                                                               ;
;   8.439 ;   0.358 ; RR ; IC     ; 1      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]                                                ;
;   8.439 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y25_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.220   ; 0.012   ;    ; uTsu ; 0      ; MLABCELL_X65_Y25_N57 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -4.219 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.447                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.228                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.219 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.090  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.779       ; 83         ; 0.000 ; 2.058 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.795       ; 35         ; 0.017 ; 0.562 ;
;    Cell                ;        ; 19    ; 3.056       ; 60         ; 0.000 ; 0.694 ;
;    uTco                ;        ; 1     ; 0.239       ; 5          ; 0.239 ; 0.239 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 3.357   ; 3.357   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.357 ;   2.058 ; RR ; IC     ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|clk                                                               ;
;   3.357 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                   ;
; 8.447   ; 5.090   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.239 ; RR ; uTco   ; 1      ; FF_X63_Y31_N46       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]|q                                                                 ;
;   3.717 ;   0.121 ; RR ; CELL   ; 240    ; FF_X63_Y31_N46       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~la_lab/laboutb[10]                                                ;
;   4.000 ;   0.283 ; RR ; IC     ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|datab              ;
;   4.299 ;   0.299 ; RR ; CELL   ; 3      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0|combout            ;
;   4.302 ;   0.003 ; RR ; CELL   ; 1      ; LABCELL_X63_Y31_N54  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|data_out[0]~0~la_lab/laboutb[16] ;
;   4.764 ;   0.462 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~1|dataf                                                                                                               ;
;   5.458 ;   0.694 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                               ;
;   5.476 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                ;
;   5.689 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                               ;
;   5.707 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                ;
;   5.920 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                              ;
;   5.938 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                               ;
;   6.078 ;   0.140 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~125|cout                                                                                                              ;
;   6.078 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y30_N36  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~129|cin                                                                                                               ;
;   6.115 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X66_Y30_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~133|cout                                                                                                              ;
;   6.115 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X66_Y30_N42  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~137|cin                                                                                                               ;
;   6.143 ;   0.028 ; RF ; CELL   ; 1      ; LABCELL_X66_Y30_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~141|cout                                                                                                              ;
;   6.143 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y30_N48  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~145|cin                                                                                                               ;
;   6.418 ;   0.275 ; FF ; CELL   ; 2      ; LABCELL_X66_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~149|sumout                                                                                                            ;
;   6.422 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X66_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~149~la_lab/laboutb[15]                                                                                                ;
;   6.839 ;   0.417 ; FF ; IC     ; 4      ; MLABCELL_X65_Y27_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~169|dataf                                                                                                             ;
;   7.517 ;   0.678 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y27_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                                                                              ;
;   7.534 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y26_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                                                               ;
;   7.680 ;   0.146 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|cin                                                                                                               ;
;   7.880 ;   0.200 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241|sumout                                                                                                            ;
;   7.885 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y26_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~241~la_mlab/laboutb[0]                                                                                                ;
;   8.447 ;   0.562 ; RR ; IC     ; 1      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0]                                                ;
;   8.447 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y23_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.228   ; 3.228   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   3.979 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y23_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   4.228 ;   0.249 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.208   ; -0.020  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.228   ; 0.020   ;    ; uTsu ; 0      ; MLABCELL_X65_Y23_N0 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.659 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.659 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 2.179      ; Slow 900mV 100C Model           ;
; -1.637 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]    ; clock        ; clock2x     ; 0.500        ; -0.201     ; 2.195      ; Slow 900mV 100C Model           ;
; -1.620 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]  ; clock        ; clock2x     ; 0.500        ; -0.195     ; 2.086      ; Slow 900mV 100C Model           ;
; -1.617 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 2.033      ; Slow 900mV 100C Model           ;
; -1.610 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 2.054      ; Slow 900mV 100C Model           ;
; -1.599 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 2.037      ; Slow 900mV 100C Model           ;
; -1.595 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]    ; clock        ; clock2x     ; 0.500        ; -0.205     ; 2.146      ; Slow 900mV 100C Model           ;
; -1.593 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]    ; clock        ; clock2x     ; 0.500        ; -0.218     ; 2.129      ; Slow 900mV 100C Model           ;
; -1.592 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 2.033      ; Slow 900mV 100C Model           ;
; -1.588 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 2.002      ; Slow 900mV 100C Model           ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.659 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.436                                                                                                          ;
; Data Required Time              ; 3.777                                                                                                          ;
; Slack                           ; -1.659 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.179  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.768       ; 85         ; 0.000 ; 2.096 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.833       ; 84         ; 1.833 ; 1.833 ;
;    Cell                ;        ; 2     ; 0.130       ; 6          ; 0.000 ; 0.130 ;
;    uTco                ;        ; 1     ; 0.216       ; 10         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.640       ; 86         ; 0.000 ; 2.169 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.257   ; 3.257   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.257 ;   2.096 ; RR ; IC     ; 1      ; FF_X57_Y13_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]|clk               ;
;   3.257 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y13_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]                   ;
; 5.436   ; 2.179   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.473 ;   0.216 ; FF ; uTco   ; 1      ; FF_X57_Y13_N41      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]|q                 ;
;   3.603 ;   0.130 ; FF ; CELL   ; 1      ; FF_X57_Y13_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]~la_lab/laboutb[7] ;
;   5.436 ;   1.833 ; FF ; IC     ; 1      ; FF_X59_Y13_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]|d                     ;
;   5.436 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y13_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.562   ; 3.062   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.562 ;   2.169 ; RR ; IC     ; 1      ; FF_X59_Y13_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]|clk ;
;   3.562 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y13_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]     ;
; 3.552   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.777   ; 0.225   ;    ; uTsu   ; 1      ; FF_X59_Y13_N7      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -1.637 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.460                                                                                                       ;
; Data Required Time              ; 3.823                                                                                                       ;
; Slack                           ; -1.637 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.201 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.776       ; 85         ; 0.000 ; 2.104 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.806       ; 82         ; 1.806 ; 1.806 ;
;    Cell                ;        ; 4     ; 0.164       ; 7          ; 0.000 ; 0.121 ;
;    uTco                ;        ; 1     ; 0.225       ; 10         ; 0.225 ; 0.225 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.642       ; 86         ; 0.000 ; 2.171 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                  ;
; 3.265   ; 3.265   ;    ;        ;        ;                     ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                          ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                ;
;   3.265 ;   2.104 ; RR ; IC     ; 1      ; FF_X57_Y11_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]|clk                ;
;   3.265 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y11_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]                    ;
; 5.460   ; 2.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                      ;
;   3.490 ;   0.225 ; FF ; uTco   ; 1      ; FF_X57_Y11_N49      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]|q                  ;
;   3.611 ;   0.121 ; FF ; CELL   ; 1      ; FF_X57_Y11_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]~la_lab/laboutb[12] ;
;   5.417 ;   1.806 ; FF ; IC     ; 1      ; LABCELL_X57_Y11_N33 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~5|dataf                            ;
;   5.460 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X57_Y11_N33 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~5|combout                          ;
;   5.460 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y11_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]|d                      ;
;   5.460 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y11_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.564   ; 3.064   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                     ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.564 ;   2.171 ; RR ; IC     ; 1      ; FF_X57_Y11_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]|clk ;
;   3.564 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y11_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]     ;
; 3.554   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.823   ; 0.269   ;    ; uTsu   ; 1      ; FF_X57_Y11_N34     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -1.620 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]     ;
; Launch Clock                    ; clock                                                                                                         ;
; Latch Clock                     ; clock2x                                                                                                       ;
; Data Arrival Time               ; 5.343                                                                                                         ;
; Data Required Time              ; 3.723                                                                                                         ;
; Slack                           ; -1.620 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.768       ; 85         ; 0.000 ; 2.096 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.781       ; 85         ; 1.781 ; 1.781 ;
;    Cell                ;        ; 2     ; 0.089       ; 4          ; 0.000 ; 0.089 ;
;    uTco                ;        ; 1     ; 0.216       ; 10         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.640       ; 86         ; 0.000 ; 2.169 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                   ;
; 3.257   ; 3.257   ;    ;        ;        ;                     ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                           ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                             ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                            ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                           ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                 ;
;   3.257 ;   2.096 ; RR ; IC     ; 1      ; FF_X57_Y13_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]|clk               ;
;   3.257 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y13_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]                   ;
; 5.343   ; 2.086   ;    ;        ;        ;                     ;            ; data path                                                                                                                       ;
;   3.473 ;   0.216 ; FF ; uTco   ; 1      ; FF_X57_Y13_N34      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]|q                 ;
;   3.562 ;   0.089 ; FF ; CELL   ; 1      ; FF_X57_Y13_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]~la_lab/laboutb[2] ;
;   5.343 ;   1.781 ; FF ; IC     ; 1      ; FF_X59_Y13_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]|asdata                ;
;   5.343 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y13_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                 ;
; 3.562   ; 3.062   ;    ;        ;        ;                    ;            ; clock path                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                       ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                         ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                        ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                       ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                             ;
;   3.562 ;   2.169 ; RR ; IC     ; 1      ; FF_X59_Y13_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]|clk ;
;   3.562 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y13_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]     ;
; 3.552   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                             ;
; 3.723   ; 0.171   ;    ; uTsu   ; 1      ; FF_X59_Y13_N13     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -1.617 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.290                                                                                                          ;
; Data Required Time              ; 3.673                                                                                                          ;
; Slack                           ; -1.617 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.033  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.768       ; 85         ; 0.000 ; 2.096 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.730       ; 85         ; 1.730 ; 1.730 ;
;    Cell                ;        ; 2     ; 0.088       ; 4          ; 0.000 ; 0.088 ;
;    uTco                ;        ; 1     ; 0.215       ; 11         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.640       ; 86         ; 0.000 ; 2.169 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.257   ; 3.257   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                             ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.257 ;   2.096 ; RR ; IC     ; 1      ; FF_X57_Y13_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]|clk                ;
;   3.257 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y13_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]                    ;
; 5.290   ; 2.033   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.472 ;   0.215 ; FF ; uTco   ; 1      ; FF_X57_Y13_N50      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]|q                  ;
;   3.560 ;   0.088 ; FF ; CELL   ; 1      ; FF_X57_Y13_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]~la_lab/laboutb[13] ;
;   5.290 ;   1.730 ; FF ; IC     ; 1      ; FF_X59_Y13_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]|d                      ;
;   5.290 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y13_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.562   ; 3.062   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.562 ;   2.169 ; RR ; IC     ; 1      ; FF_X59_Y13_N23     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]|clk ;
;   3.562 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y13_N23     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]     ;
; 3.552   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.673   ; 0.121   ;    ; uTsu   ; 1      ; FF_X59_Y13_N23     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -1.610 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.311                                                                                                          ;
; Data Required Time              ; 3.701                                                                                                          ;
; Slack                           ; -1.610 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.768       ; 85         ; 0.000 ; 2.096 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.756       ; 85         ; 1.756 ; 1.756 ;
;    Cell                ;        ; 2     ; 0.082       ; 4          ; 0.000 ; 0.082 ;
;    uTco                ;        ; 1     ; 0.216       ; 11         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.640       ; 86         ; 0.000 ; 2.169 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.257   ; 3.257   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.257 ;   2.096 ; RR ; IC     ; 1      ; FF_X57_Y13_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21]|clk               ;
;   3.257 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y13_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21]                   ;
; 5.311   ; 2.054   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.473 ;   0.216 ; FF ; uTco   ; 1      ; FF_X57_Y13_N8       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21]|q                 ;
;   3.555 ;   0.082 ; FF ; CELL   ; 1      ; FF_X57_Y13_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21]~la_lab/laboutt[5] ;
;   5.311 ;   1.756 ; FF ; IC     ; 1      ; FF_X59_Y13_N16      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]|asdata                ;
;   5.311 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y13_N16      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.562   ; 3.062   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.562 ;   2.169 ; RR ; IC     ; 1      ; FF_X59_Y13_N16     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]|clk ;
;   3.562 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y13_N16     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]     ;
; 3.552   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.701   ; 0.149   ;    ; uTsu   ; 1      ; FF_X59_Y13_N16     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -1.599 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.294                                                                                                          ;
; Data Required Time              ; 3.695                                                                                                          ;
; Slack                           ; -1.599 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.037  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.768       ; 85         ; 0.000 ; 2.096 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.733       ; 85         ; 1.733 ; 1.733 ;
;    Cell                ;        ; 2     ; 0.089       ; 4          ; 0.000 ; 0.089 ;
;    uTco                ;        ; 1     ; 0.215       ; 11         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.640       ; 86         ; 0.000 ; 2.169 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.257   ; 3.257   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                             ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.257 ;   2.096 ; RR ; IC     ; 1      ; FF_X57_Y13_N22      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]|clk                ;
;   3.257 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y13_N22      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]                    ;
; 5.294   ; 2.037   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.472 ;   0.215 ; FF ; uTco   ; 1      ; FF_X57_Y13_N22      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]|q                  ;
;   3.561 ;   0.089 ; FF ; CELL   ; 1      ; FF_X57_Y13_N22      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]~la_lab/laboutt[14] ;
;   5.294 ;   1.733 ; FF ; IC     ; 1      ; FF_X59_Y13_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]|asdata                 ;
;   5.294 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y13_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.562   ; 3.062   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.562 ;   2.169 ; RR ; IC     ; 1      ; FF_X59_Y13_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]|clk ;
;   3.562 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y13_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
; 3.552   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.695   ; 0.143   ;    ; uTsu   ; 1      ; FF_X59_Y13_N44     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -1.595 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.415                                                                                                       ;
; Data Required Time              ; 3.820                                                                                                       ;
; Slack                           ; -1.595 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.205 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.146  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.780       ; 85         ; 0.000 ; 2.108 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.795       ; 84         ; 1.795 ; 1.795 ;
;    Cell                ;        ; 4     ; 0.129       ; 6          ; 0.000 ; 0.088 ;
;    uTco                ;        ; 1     ; 0.222       ; 10         ; 0.222 ; 0.222 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.642       ; 86         ; 0.000 ; 2.171 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                 ;
; 3.269   ; 3.269   ;    ;        ;        ;                     ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                         ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                         ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                               ;
;   3.269 ;   2.108 ; RR ; IC     ; 1      ; FF_X56_Y11_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]|clk               ;
;   3.269 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y11_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]                   ;
; 5.415   ; 2.146   ;    ;        ;        ;                     ;            ; data path                                                                                                                     ;
;   3.491 ;   0.222 ; FF ; uTco   ; 1      ; FF_X56_Y11_N14      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]|q                 ;
;   3.579 ;   0.088 ; FF ; CELL   ; 1      ; FF_X56_Y11_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]~la_lab/laboutt[9] ;
;   5.374 ;   1.795 ; FF ; IC     ; 1      ; LABCELL_X57_Y11_N27 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~0|dataf                           ;
;   5.415 ;   0.041 ; FF ; CELL   ; 1      ; LABCELL_X57_Y11_N27 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~0|combout                         ;
;   5.415 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y11_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]|d                     ;
;   5.415 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y11_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.564   ; 3.064   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                     ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.564 ;   2.171 ; RR ; IC     ; 1      ; FF_X57_Y11_N29     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]|clk ;
;   3.564 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y11_N29     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
; 3.554   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.820   ; 0.266   ;    ; uTsu   ; 1      ; FF_X57_Y11_N29     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -1.593 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.400                                                                                                       ;
; Data Required Time              ; 3.807                                                                                                       ;
; Slack                           ; -1.593 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.218 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.129  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.782       ; 85         ; 0.000 ; 2.110 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.677       ; 79         ; 1.677 ; 1.677 ;
;    Cell                ;        ; 4     ; 0.232       ; 11         ; 0.000 ; 0.156 ;
;    uTco                ;        ; 1     ; 0.220       ; 10         ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.631       ; 86         ; 0.000 ; 2.160 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                 ;
; 3.271   ; 3.271   ;    ;        ;        ;                     ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                         ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                         ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                               ;
;   3.271 ;   2.110 ; RR ; IC     ; 1      ; FF_X59_Y11_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1]|clk               ;
;   3.271 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y11_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1]                   ;
; 5.400   ; 2.129   ;    ;        ;        ;                     ;            ; data path                                                                                                                     ;
;   3.491 ;   0.220 ; FF ; uTco   ; 1      ; FF_X59_Y11_N40      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1]|q                 ;
;   3.567 ;   0.076 ; FF ; CELL   ; 1      ; FF_X59_Y11_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1]~la_lab/laboutb[6] ;
;   5.244 ;   1.677 ; FF ; IC     ; 1      ; LABCELL_X59_Y15_N15 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~1|datae                           ;
;   5.400 ;   0.156 ; FF ; CELL   ; 1      ; LABCELL_X59_Y15_N15 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~1|combout                         ;
;   5.400 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y15_N17      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]|d                     ;
;   5.400 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y15_N17      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.553   ; 3.053   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                     ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.553 ;   2.160 ; RR ; IC     ; 1      ; FF_X59_Y15_N17     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]|clk ;
;   3.553 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y15_N17     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
; 3.543   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.807   ; 0.264   ;    ; uTsu   ; 1      ; FF_X59_Y15_N17     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -1.592 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.290                                                                                                          ;
; Data Required Time              ; 3.698                                                                                                          ;
; Slack                           ; -1.592 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.033  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.768       ; 85         ; 0.000 ; 2.096 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.733       ; 85         ; 1.733 ; 1.733 ;
;    Cell                ;        ; 2     ; 0.084       ; 4          ; 0.000 ; 0.084 ;
;    uTco                ;        ; 1     ; 0.216       ; 11         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.640       ; 86         ; 0.000 ; 2.169 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.257   ; 3.257   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.257 ;   2.096 ; RR ; IC     ; 1      ; FF_X57_Y13_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|clk               ;
;   3.257 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y13_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]                   ;
; 5.290   ; 2.033   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.473 ;   0.216 ; FF ; uTco   ; 1      ; FF_X57_Y13_N40      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|q                 ;
;   3.557 ;   0.084 ; FF ; CELL   ; 1      ; FF_X57_Y13_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]~la_lab/laboutb[6] ;
;   5.290 ;   1.733 ; FF ; IC     ; 1      ; FF_X59_Y13_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|asdata                ;
;   5.290 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y13_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.562   ; 3.062   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.562 ;   2.169 ; RR ; IC     ; 1      ; FF_X59_Y13_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|clk ;
;   3.562 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y13_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; 3.552   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.698   ; 0.146   ;    ; uTsu   ; 1      ; FF_X59_Y13_N31     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -1.588 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.259                                                                                                          ;
; Data Required Time              ; 3.671                                                                                                          ;
; Slack                           ; -1.588 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.002  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.768       ; 85         ; 0.000 ; 2.096 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.659       ; 83         ; 1.659 ; 1.659 ;
;    Cell                ;        ; 2     ; 0.127       ; 6          ; 0.000 ; 0.127 ;
;    uTco                ;        ; 1     ; 0.216       ; 11         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.640       ; 86         ; 0.000 ; 2.169 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.257   ; 3.257   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.257 ;   2.096 ; RR ; IC     ; 1      ; FF_X57_Y13_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]|clk               ;
;   3.257 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y13_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]                   ;
; 5.259   ; 2.002   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.473 ;   0.216 ; FF ; uTco   ; 1      ; FF_X57_Y13_N7       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]|q                 ;
;   3.600 ;   0.127 ; FF ; CELL   ; 1      ; FF_X57_Y13_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]~la_lab/laboutt[4] ;
;   5.259 ;   1.659 ; FF ; IC     ; 1      ; FF_X59_Y13_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]|d                     ;
;   5.259 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y13_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.562   ; 3.062   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.562 ;   2.169 ; RR ; IC     ; 1      ; FF_X59_Y13_N1      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]|clk ;
;   3.562 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y13_N1      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]     ;
; 3.552   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.671   ; 0.119   ;    ; uTsu   ; 1      ; FF_X59_Y13_N1      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (10 violated).  Worst case slack is -0.161 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.161 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22] ; clock2x      ; clock       ; 0.000        ; 0.214      ; 0.448      ; Slow 900mV -40C Model           ;
; -0.147 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21] ; clock2x      ; clock       ; 0.000        ; 0.214      ; 0.469      ; Slow 900mV -40C Model           ;
; -0.135 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12] ; clock2x      ; clock       ; 0.000        ; 0.187      ; 0.448      ; Slow 900mV -40C Model           ;
; -0.133 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]  ; clock2x      ; clock       ; 0.000        ; 0.188      ; 0.481      ; Slow 900mV -40C Model           ;
; -0.131 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][5]   ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][5]  ; clock2x      ; clock       ; 0.000        ; 0.196      ; 0.499      ; Slow 900mV -40C Model           ;
; -0.131 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27] ; clock2x      ; clock       ; 0.000        ; 0.214      ; 0.486      ; Slow 900mV -40C Model           ;
; -0.127 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28] ; clock2x      ; clock       ; 0.000        ; 0.214      ; 0.485      ; Slow 900mV -40C Model           ;
; -0.124 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][26] ; clock2x      ; clock       ; 0.000        ; 0.214      ; 0.427      ; Slow 900mV -40C Model           ;
; -0.123 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29] ; clock2x      ; clock       ; 0.000        ; 0.196      ; 0.468      ; Slow 900mV -40C Model           ;
; -0.123 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31] ; clock2x      ; clock       ; 0.000        ; 0.196      ; 0.465      ; Slow 900mV -40C Model           ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is -0.161 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.603                                                                                                          ;
; Data Required Time              ; 3.764                                                                                                          ;
; Slack                           ; -0.161 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.214 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.448 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.196       ; 44         ; 0.196 ; 0.196 ;
;    Cell                ;       ; 2     ; 0.059       ; 13         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.193       ; 43         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.791       ; 83         ; 0.000 ; 2.070 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                     ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X57_Y14_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]|clk                ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]                    ;
; 3.603   ; 0.448   ;    ;        ;        ;                    ;            ; data path                                                                                                                         ;
;   3.348 ;   0.193 ; FF ; uTco   ; 1      ; FF_X57_Y14_N26     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]|q                  ;
;   3.407 ;   0.059 ; FF ; CELL   ; 1      ; FF_X57_Y14_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]~la_lab/laboutt[17] ;
;   3.603 ;   0.196 ; FF ; IC     ; 1      ; FF_X57_Y14_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]|d                       ;
;   3.603 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y14_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.369   ; 3.369   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.369 ;   2.070 ; RR ; IC     ; 1      ; FF_X57_Y14_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]|clk ;
;   3.369 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]     ;
; 3.379   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.764   ; 0.385   ;    ; uTh    ; 1      ; FF_X57_Y14_N10      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.147 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.624                                                                                                          ;
; Data Required Time              ; 3.771                                                                                                          ;
; Slack                           ; -0.147 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.214 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.469 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.178       ; 38         ; 0.178 ; 0.178 ;
;    Cell                ;       ; 2     ; 0.097       ; 21         ; 0.000 ; 0.097 ;
;    uTco                ;       ; 1     ; 0.194       ; 41         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.791       ; 83         ; 0.000 ; 2.070 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                     ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X57_Y14_N55     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21]|clk                ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N55     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21]                    ;
; 3.624   ; 0.469   ;    ;        ;        ;                    ;            ; data path                                                                                                                         ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y14_N55     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21]|q                  ;
;   3.446 ;   0.097 ; FF ; CELL   ; 1      ; FF_X57_Y14_N55     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21]~la_lab/laboutb[16] ;
;   3.624 ;   0.178 ; FF ; IC     ; 1      ; FF_X57_Y14_N35     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]|asdata                  ;
;   3.624 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y14_N35     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.369   ; 3.369   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.369 ;   2.070 ; RR ; IC     ; 1      ; FF_X57_Y14_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]|clk ;
;   3.369 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]     ;
; 3.379   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.771   ; 0.392   ;    ; uTh    ; 1      ; FF_X57_Y14_N35      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.135 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.614                                                                                                         ;
; Data Required Time              ; 3.749                                                                                                         ;
; Slack                           ; -0.135 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.187 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.448 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.693       ; 85         ; 0.000 ; 2.185 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.195       ; 44         ; 0.195 ; 0.195 ;
;    Cell                ;       ; 2     ; 0.059       ; 13         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.194       ; 43         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.775       ; 83         ; 0.000 ; 2.054 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.166   ; 3.166   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.166 ;   2.185 ; RR ; IC     ; 1      ; FF_X62_Y12_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]|clk                ;
;   3.166 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y12_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]                    ;
; 3.614   ; 0.448   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.360 ;   0.194 ; FF ; uTco   ; 1      ; FF_X62_Y12_N56     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]|q                  ;
;   3.419 ;   0.059 ; FF ; CELL   ; 2      ; FF_X62_Y12_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]~la_lab/laboutb[17] ;
;   3.614 ;   0.195 ; FF ; IC     ; 1      ; FF_X62_Y12_N41     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]|d                      ;
;   3.614 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y12_N41     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.353   ; 3.353   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.353 ;   2.054 ; RR ; IC     ; 1      ; FF_X62_Y12_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]|clk ;
;   3.353 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y12_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]     ;
; 3.363   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.749   ; 0.386   ;    ; uTh    ; 1      ; FF_X62_Y12_N41      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][12]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.133 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]      ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.646                                                                                                         ;
; Data Required Time              ; 3.779                                                                                                         ;
; Slack                           ; -0.133 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.188 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.481 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.692       ; 85         ; 0.000 ; 2.184 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.179       ; 37         ; 0.179 ; 0.179 ;
;    Cell                ;       ; 2     ; 0.097       ; 20         ; 0.000 ; 0.097 ;
;    uTco                ;       ; 1     ; 0.205       ; 43         ; 0.205 ; 0.205 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.775       ; 83         ; 0.000 ; 2.054 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.165   ; 3.165   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.165 ;   2.184 ; RR ; IC     ; 1      ; FF_X61_Y12_N43     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]|clk                ;
;   3.165 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y12_N43     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]                    ;
; 3.646   ; 0.481   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.370 ;   0.205 ; FF ; uTco   ; 1      ; FF_X61_Y12_N43     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]|q                  ;
;   3.467 ;   0.097 ; FF ; CELL   ; 1      ; FF_X61_Y12_N43     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]~la_mlab/laboutb[8] ;
;   3.646 ;   0.179 ; FF ; IC     ; 1      ; FF_X61_Y12_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]|asdata                  ;
;   3.646 ;   0.000 ; FF ; CELL   ; 1      ; FF_X61_Y12_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]                         ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                ;
; 3.353   ; 3.353   ;    ;        ;        ;                     ;            ; clock path                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                        ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                          ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                         ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                        ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                              ;
;   3.353 ;   2.054 ; RR ; IC     ; 1      ; FF_X61_Y12_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]|clk ;
;   3.353 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y12_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]     ;
; 3.363   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                            ;
; 3.779   ; 0.416   ;    ; uTh    ; 1      ; FF_X61_Y12_N34      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is -0.131 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][5] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][5]     ;
; Launch Clock                    ; clock2x                                                                                                      ;
; Latch Clock                     ; clock                                                                                                        ;
; Data Arrival Time               ; 3.654                                                                                                        ;
; Data Required Time              ; 3.785                                                                                                        ;
; Slack                           ; -0.131 (VIOLATED)                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.196 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.499 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.208       ; 42         ; 0.208 ; 0.208 ;
;    Cell                ;       ; 2     ; 0.097       ; 19         ; 0.000 ; 0.097 ;
;    uTco                ;       ; 1     ; 0.194       ; 39         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.773       ; 83         ; 0.000 ; 2.052 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                  ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                        ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                          ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                         ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                        ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                              ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X56_Y12_N43     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][5]|clk               ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y12_N43     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][5]                   ;
; 3.654   ; 0.499   ;    ;        ;        ;                    ;            ; data path                                                                                                                      ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X56_Y12_N43     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][5]|q                 ;
;   3.446 ;   0.097 ; FF ; CELL   ; 2      ; FF_X56_Y12_N43     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][5]~la_lab/laboutb[8] ;
;   3.654 ;   0.208 ; FF ; IC     ; 1      ; FF_X55_Y12_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][5]|asdata                ;
;   3.654 ;   0.000 ; FF ; CELL   ; 1      ; FF_X55_Y12_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][5]                       ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                ;
; 3.351   ; 3.351   ;    ;        ;        ;                     ;            ; clock path                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                        ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                          ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                         ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                        ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                              ;
;   3.351 ;   2.052 ; RR ; IC     ; 1      ; FF_X55_Y12_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][5]|clk ;
;   3.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y12_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][5]     ;
; 3.361   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                            ;
; 3.785   ; 0.424   ;    ; uTh    ; 1      ; FF_X55_Y12_N11      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][5]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is -0.131 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.641                                                                                                          ;
; Data Required Time              ; 3.772                                                                                                          ;
; Slack                           ; -0.131 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.214 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.486 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.193       ; 40         ; 0.193 ; 0.193 ;
;    Cell                ;       ; 2     ; 0.099       ; 20         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 40         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.791       ; 83         ; 0.000 ; 2.070 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                     ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X57_Y14_N29     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]|clk                ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N29     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]                    ;
; 3.641   ; 0.486   ;    ;        ;        ;                    ;            ; data path                                                                                                                         ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y14_N29     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]|q                  ;
;   3.448 ;   0.099 ; FF ; CELL   ; 1      ; FF_X57_Y14_N29     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]~la_lab/laboutt[19] ;
;   3.641 ;   0.193 ; FF ; IC     ; 1      ; FF_X57_Y14_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]|asdata                  ;
;   3.641 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y14_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.369   ; 3.369   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.369 ;   2.070 ; RR ; IC     ; 1      ; FF_X57_Y14_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]|clk ;
;   3.369 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]     ;
; 3.379   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.772   ; 0.393   ;    ; uTh    ; 1      ; FF_X57_Y14_N11      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is -0.127 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.640                                                                                                          ;
; Data Required Time              ; 3.767                                                                                                          ;
; Slack                           ; -0.127 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.214 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.485 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.189       ; 39         ; 0.189 ; 0.189 ;
;    Cell                ;       ; 2     ; 0.102       ; 21         ; 0.000 ; 0.102 ;
;    uTco                ;       ; 1     ; 0.194       ; 40         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.791       ; 83         ; 0.000 ; 2.070 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                     ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X57_Y14_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28]|clk                ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28]                    ;
; 3.640   ; 0.485   ;    ;        ;        ;                    ;            ; data path                                                                                                                         ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y14_N25     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28]|q                  ;
;   3.451 ;   0.102 ; FF ; CELL   ; 1      ; FF_X57_Y14_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28]~la_lab/laboutt[16] ;
;   3.640 ;   0.189 ; FF ; IC     ; 1      ; FF_X57_Y14_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]|asdata                  ;
;   3.640 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y14_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.369   ; 3.369   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.369 ;   2.070 ; RR ; IC     ; 1      ; FF_X57_Y14_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]|clk ;
;   3.369 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]     ;
; 3.379   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.767   ; 0.388   ;    ; uTh    ; 1      ; FF_X57_Y14_N8       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is -0.124 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][26]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.582                                                                                                         ;
; Data Required Time              ; 3.706                                                                                                         ;
; Slack                           ; -0.124 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.214 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.427 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 40         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.064       ; 15         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.194       ; 45         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.791       ; 83         ; 0.000 ; 2.070 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X57_Y14_N46     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]|clk                ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N46     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]                    ;
; 3.582   ; 0.427   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y14_N46     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]|q                  ;
;   3.413 ;   0.064 ; FF ; CELL   ; 2      ; FF_X57_Y14_N46     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]~la_lab/laboutb[10] ;
;   3.582 ;   0.169 ; FF ; IC     ; 1      ; FF_X57_Y14_N49     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][26]|d                      ;
;   3.582 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y14_N49     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][26]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.369   ; 3.369   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.369 ;   2.070 ; RR ; IC     ; 1      ; FF_X57_Y14_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][26]|clk ;
;   3.369 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][26]     ;
; 3.379   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.706   ; 0.327   ;    ; uTh    ; 1      ; FF_X57_Y14_N49      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][26]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is -0.123 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.623                                                                                                         ;
; Data Required Time              ; 3.746                                                                                                         ;
; Slack                           ; -0.123 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.196 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.468 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.210       ; 45         ; 0.210 ; 0.210 ;
;    Cell                ;       ; 2     ; 0.064       ; 14         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.194       ; 41         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.773       ; 83         ; 0.000 ; 2.052 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                   ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                         ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                           ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                          ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                         ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                               ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X56_Y12_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]|clk               ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y12_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]                   ;
; 3.623   ; 0.468   ;    ;        ;        ;                    ;            ; data path                                                                                                                       ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X56_Y12_N44     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]|q                 ;
;   3.413 ;   0.064 ; FF ; CELL   ; 2      ; FF_X56_Y12_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]~la_lab/laboutb[9] ;
;   3.623 ;   0.210 ; FF ; IC     ; 1      ; FF_X56_Y12_N53     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]|d                     ;
;   3.623 ;   0.000 ; FF ; CELL   ; 1      ; FF_X56_Y12_N53     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.351   ; 3.351   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.351 ;   2.052 ; RR ; IC     ; 1      ; FF_X56_Y12_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]|clk ;
;   3.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y12_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]     ;
; 3.361   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.746   ; 0.385   ;    ; uTh    ; 1      ; FF_X56_Y12_N53      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is -0.123 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.620                                                                                                          ;
; Data Required Time              ; 3.743                                                                                                          ;
; Slack                           ; -0.123 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.196 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.465 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.207       ; 45         ; 0.207 ; 0.207 ;
;    Cell                ;       ; 2     ; 0.064       ; 14         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.194       ; 42         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.773       ; 83         ; 0.000 ; 2.052 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                     ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                           ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                             ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                            ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                 ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X57_Y12_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]|clk                ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y12_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]                    ;
; 3.620   ; 0.465   ;    ;        ;        ;                    ;            ; data path                                                                                                                         ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y12_N50     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]|q                  ;
;   3.413 ;   0.064 ; FF ; CELL   ; 1      ; FF_X57_Y12_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]~la_lab/laboutb[13] ;
;   3.620 ;   0.207 ; FF ; IC     ; 1      ; FF_X57_Y12_N22     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]|d                       ;
;   3.620 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y12_N22     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.351   ; 3.351   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.351 ;   2.052 ; RR ; IC     ; 1      ; FF_X57_Y12_N22      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]|clk ;
;   3.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y12_N22      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]     ;
; 3.361   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.743   ; 0.382   ;    ; uTh    ; 1      ; FF_X57_Y12_N22      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.023 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.023 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][23] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]                                                                                                                                                      ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.027 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][24] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]                                                                                                                                                      ; clock2x      ; clock2x     ; 0.000        ; 0.001      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0  ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0  ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
; 0.072 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a19~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.053      ; 0.600      ; Slow 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][23]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.945                                                                                                          ;
; Data Required Time              ; 1.922                                                                                                          ;
; Slack                           ; 0.023                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.465       ; 87         ; 0.000 ; 1.232 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                     ;
; 1.692   ; 1.692   ;    ;        ;        ;                    ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                           ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                 ;
;   1.692 ;   1.232 ; RR ; IC     ; 1      ; FF_X57_Y14_N37     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][23]|clk ;
;   1.692 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y14_N37     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][23]     ;
; 1.945   ; 0.253   ;    ;        ;        ;                    ;            ; data path                                                                                                         ;
;   1.789 ;   0.097 ; FF ; uTco   ; 2      ; FF_X57_Y14_N37     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][23]|q   ;
;   1.945 ;   0.156 ; FF ; CELL   ; 1      ; FF_X57_Y14_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]|d  ;
;   1.945 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y14_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]    ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 1.692   ; 1.692    ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                            ;
;   0.317 ;   0.317  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.578 ;   0.261  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.578 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.578 ;   0.000  ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                  ;
;   1.909 ;   1.331  ; RR ; IC     ; 1      ; FF_X57_Y14_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]|clk ;
;   1.909 ;   0.000  ; RR ; CELL   ; 1      ; FF_X57_Y14_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]     ;
;   1.692 ;   -0.217 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 1.922   ; 0.230    ;    ; uTh    ; 1      ; FF_X57_Y14_N38     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is 0.027 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][24]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.949                                                                                                          ;
; Data Required Time              ; 1.922                                                                                                          ;
; Slack                           ; 0.027                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.466       ; 87         ; 0.000 ; 1.233 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.650       ; 86         ; 0.000 ; 1.333 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                     ;
; 1.693   ; 1.693   ;    ;        ;        ;                    ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                           ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.460 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                 ;
;   1.693 ;   1.233 ; RR ; IC     ; 1      ; FF_X57_Y12_N32     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][24]|clk ;
;   1.693 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y12_N32     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][24]     ;
; 1.949   ; 0.256   ;    ;        ;        ;                    ;            ; data path                                                                                                         ;
;   1.790 ;   0.097 ; FF ; uTco   ; 2      ; FF_X57_Y12_N32     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][24]|q   ;
;   1.949 ;   0.159 ; FF ; CELL   ; 1      ; FF_X57_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]|d  ;
;   1.949 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]    ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 1.694   ; 1.694    ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                            ;
;   0.317 ;   0.317  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.578 ;   0.261  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.578 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.578 ;   0.000  ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                  ;
;   1.911 ;   1.333  ; RR ; IC     ; 1      ; FF_X57_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]|clk ;
;   1.911 ;   0.000  ; RR ; CELL   ; 1      ; FF_X57_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]     ;
;   1.694 ;   -0.217 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 1.922   ; 0.228    ;    ; uTh    ; 1      ; FF_X57_Y12_N31     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is 0.072 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                 ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                     ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                   ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                  ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N24     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N24     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N24     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N24     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N24     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is 0.072 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                 ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                     ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                   ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                  ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N10     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is 0.072 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                 ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                     ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                   ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                  ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N21     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N21     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N21     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N21     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N21     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is 0.072 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                 ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                     ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                   ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                  ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N31     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is 0.072 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                              ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                    ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                          ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                    ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                  ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                  ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                 ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                    ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                            ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                            ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                  ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                            ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N8      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is 0.072 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                 ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                     ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                   ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                  ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N20     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is 0.072 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                              ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                    ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                          ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                    ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                  ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                  ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                 ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                    ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                            ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                            ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                  ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                            ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N5      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is 0.072 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a19~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 3.757                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 3.685                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.072                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.600 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.684       ; 85         ; 0.000 ; 2.176 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.340       ; 57         ; 0.340 ; 0.340 ;
;    Cell                ;       ; 2     ; 0.063       ; 11         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.197       ; 33         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.035       ; 85         ; 0.000 ; 2.357 ;
;    Cell                ;       ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 3.157   ; 3.157   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   3.157 ;   2.176 ; RR ; IC     ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk                                                                                                                                                                 ;
;   3.157 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                     ;
; 3.757   ; 0.600   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   3.354 ;   0.197 ; FF ; uTco   ; 1      ; FF_X61_Y13_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|q                                                                                                                                                                   ;
;   3.417 ;   0.063 ; FF ; CELL   ; 32     ; FF_X61_Y13_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]~la_mlab/laboutt[9]                                                                                                                                                  ;
;   3.757 ;   0.340 ; FF ; IC     ; 1      ; EC_X58_Y12_N19     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a19|portaaddr[3] ;
;   3.757 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y12_N19     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a19~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 3.210   ; 3.210    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.678 ;   0.678  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.218 ;   0.540  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   1.218 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   1.218 ;   0.000  ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   3.575 ;   2.357  ; RR ; IC   ; 1      ; EC_X58_Y12_N19     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a19|clk0 ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y12_N19     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a19~reg0 ;
;   3.210 ;   -0.365 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 3.685   ; 0.475    ;    ; uTh  ; 1      ; EC_X58_Y12_N19     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a19~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 4 recovery paths (4 violated).  Worst case slack is -1.431 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.431 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.500        ; -0.192     ; 1.566      ; Slow 900mV 100C Model           ;
; -1.429 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.500        ; -0.192     ; 1.566      ; Slow 900mV 100C Model           ;
; -1.422 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.500        ; -0.192     ; 1.566      ; Slow 900mV 100C Model           ;
; -0.204 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.500        ; -0.015     ; 0.537      ; Slow 900mV -40C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -1.431 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.812                                                                                                                                                     ;
; Data Required Time              ; 3.381                                                                                                                                                     ;
; Slack                           ; -1.431 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.192 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.566  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.174       ; 75         ; 0.000 ; 1.174 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.632       ; 86         ; 0.000 ; 2.161 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 4.812   ; 1.566   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                              ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.812 ;   1.174 ; RR ; IC     ; 1      ; FF_X60_Y15_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   4.812 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 3.554   ; 3.054   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.554 ;   2.161 ; RR ; IC     ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   3.554 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 3.544   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 3.381   ; -0.163  ;    ; uTsu   ; 1      ; FF_X60_Y15_N26     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -1.429 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 4.812                                                                                                                                                  ;
; Data Required Time              ; 3.383                                                                                                                                                  ;
; Slack                           ; -1.429 (VIOLATED)                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.192 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.566  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.174       ; 75         ; 0.000 ; 1.174 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.632       ; 86         ; 0.000 ; 2.161 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                               ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                       ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 4.812   ; 1.566   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                   ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                           ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                            ;
;   4.812 ;   1.174 ; RR ; IC     ; 1      ; FF_X60_Y15_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   4.812 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                            ;
; 3.554   ; 3.054   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                 ;
;   0.500 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                             ;
;   0.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                    ;
;   0.971 ;   0.471 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   1.393 ;   0.422 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   1.393 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   1.393 ;   0.000 ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                          ;
;   3.554 ;   2.161 ; RR ; IC   ; 1      ; FF_X60_Y15_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   3.554 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y15_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 3.544   ; -0.010  ;    ;      ;        ;                    ;            ; clock uncertainty                                                                                                                                          ;
; 3.383   ; -0.161  ;    ; uTsu ; 1      ; FF_X60_Y15_N44     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -1.422 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.812                                                                                                                                                     ;
; Data Required Time              ; 3.390                                                                                                                                                     ;
; Slack                           ; -1.422 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.192 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.566  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.174       ; 75         ; 0.000 ; 1.174 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.632       ; 86         ; 0.000 ; 2.161 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 4.812   ; 1.566   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                              ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.812 ;   1.174 ; RR ; IC     ; 1      ; FF_X60_Y15_N47      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   4.812 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N47      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 3.554   ; 3.054   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.393 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.554 ;   2.161 ; RR ; IC     ; 1      ; FF_X60_Y15_N47     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   3.554 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N47     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 3.544   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 3.390   ; -0.154  ;    ; uTsu   ; 1      ; FF_X60_Y15_N47     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -0.204 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.106                                                                                                                                                     ;
; Data Required Time              ; 3.902                                                                                                                                                     ;
; Slack                           ; -0.204 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.015 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.537  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.029       ; 85         ; 0.000 ; 2.351 ;
;    Cell                ;        ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.161       ; 30         ; 0.161 ; 0.161 ;
;    Cell                ;        ; 2     ; 0.142       ; 26         ; 0.000 ; 0.142 ;
;    uTco                ;        ; 1     ; 0.234       ; 44         ; 0.234 ; 0.234 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.679       ; 85         ; 0.000 ; 2.171 ;
;    Cell                ;        ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                ;
; 3.569   ; 3.569   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                      ;
;   0.678 ;   0.678 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   1.218 ;   0.540 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   1.218 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   1.218 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   3.569 ;   2.351 ; RR ; IC     ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   3.569 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 4.106   ; 0.537   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                    ;
;   3.803 ;   0.234 ; RR ; uTco   ; 1      ; FF_X60_Y15_N26     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   3.945 ;   0.142 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   4.106 ;   0.161 ; RR ; IC     ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                        ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                          ;
; 4.054   ; 3.554   ;    ;        ;        ;                    ;            ; clock path                                                                                             ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                         ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                ;
;   1.008 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   1.481 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   1.481 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                ;
;   1.481 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                      ;
;   3.652 ;   2.171 ; RR ; IC     ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   3.652 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   4.054 ;   0.402 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                ;
; 3.902   ; -0.152  ;    ; uTsu   ; 1      ; FF_X59_Y15_N50     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.835 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.835 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                           ; clock        ; clock       ; 1.000        ; -0.046     ; 1.253      ; Slow 900mV -40C Model           ;
; -0.807 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]         ; clock        ; clock       ; 1.000        ; -0.021     ; 1.609      ; Slow 900mV 100C Model           ;
; -0.806 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]         ; clock        ; clock       ; 1.000        ; -0.021     ; 1.609      ; Slow 900mV 100C Model           ;
; -0.800 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_rdcnt_i[1]                                                 ; clock        ; clock       ; 1.000        ; -0.021     ; 1.609      ; Slow 900mV 100C Model           ;
; -0.800 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]         ; clock        ; clock       ; 1.000        ; -0.021     ; 1.609      ; Slow 900mV 100C Model           ;
; -0.786 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]                  ; clock        ; clock       ; 1.000        ; -0.048     ; 1.566      ; Slow 900mV 100C Model           ;
; -0.785 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|readdata_reg_unnamed_atax17_atax10_readdata_reg_unnamed_atax17_atax10_data_reg_x_q[11] ; clock        ; clock       ; 1.000        ; -0.048     ; 1.566      ; Slow 900mV 100C Model           ;
; -0.785 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_rdcnt_eq                                                            ; clock        ; clock       ; 1.000        ; -0.048     ; 1.566      ; Slow 900mV 100C Model           ;
; -0.785 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]                  ; clock        ; clock       ; 1.000        ; -0.048     ; 1.566      ; Slow 900mV 100C Model           ;
; -0.784 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                      ; clock        ; clock       ; 1.000        ; -0.117     ; 1.517      ; Slow 900mV 100C Model           ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.835 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 4.617                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 3.782                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -0.835 (VIOLATED)                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.253  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.786       ; 83         ; 0.721 ; 2.065 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.825       ; 66         ; 0.000 ; 0.825 ;
;    Cell                ;        ; 3     ; 0.182       ; 15         ; 0.000 ; 0.182 ;
;    uTco                ;        ; 1     ; 0.246       ; 20         ; 0.246 ; 0.246 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 83         ; 0.000 ; 1.920 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                    ;
; 3.364   ; 3.364   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   3.364 ;   2.065 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                               ;
;   3.364 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                   ;
; 4.617   ; 1.253   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                        ;
;   3.610 ;   0.246 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                 ;
;   3.792 ;   0.182 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                ;
;   3.792 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                           ;
;   3.792 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                 ;
;   4.617 ;   0.825 ; RR ; IC     ; 1      ; MPDSP_X52_Y20_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   4.617 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X52_Y20_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.318   ; 3.318   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   2.059 ;   0.000 ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   3.979 ;   1.920 ; RR ; IC   ; 1      ; MPDSP_X52_Y20_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   3.979 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X52_Y20_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.318 ;   0.339 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.298   ; -0.020  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 3.782   ; -0.516  ;    ; uTsu ; 68     ; MPDSP_X52_Y20_N0    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -0.807 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 4.855                                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.048                                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -0.807 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.021 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.609  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.217       ; 76         ; 0.000 ; 1.217 ;
;    Cell                ;        ; 3     ; 0.166       ; 10         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.478       ; 85         ; 0.000 ; 1.963 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                      ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 4.855   ; 1.609   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                        ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                       ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                  ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   1.217 ; RR ; IC     ; 1      ; FF_X49_Y11_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]|clrn ;
;   4.855 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                          ;
; 4.225   ; 3.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   3.908 ;   1.963 ; RR ; IC     ; 1      ; FF_X49_Y11_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]|clk ;
;   3.908 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]     ;
;   4.225 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                ;
; 4.205   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                      ;
; 4.048   ; -0.157  ;    ; uTsu   ; 1      ; FF_X49_Y11_N32      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -0.806 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 4.855                                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.049                                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -0.806 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.021 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.609  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.217       ; 76         ; 0.000 ; 1.217 ;
;    Cell                ;        ; 3     ; 0.166       ; 10         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.478       ; 85         ; 0.000 ; 1.963 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                      ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 4.855   ; 1.609   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                        ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                       ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                  ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   1.217 ; RR ; IC     ; 1      ; FF_X49_Y11_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]|clrn ;
;   4.855 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                          ;
; 4.225   ; 3.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   3.908 ;   1.963 ; RR ; IC     ; 1      ; FF_X49_Y11_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]|clk ;
;   3.908 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]     ;
;   4.225 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                ;
; 4.205   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                      ;
; 4.049   ; -0.156  ;    ; uTsu   ; 1      ; FF_X49_Y11_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -0.800 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_rdcnt_i[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 4.855                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 4.055                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; -0.800 (VIOLATED)                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.021 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.609  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.217       ; 76         ; 0.000 ; 1.217 ;
;    Cell                ;        ; 3     ; 0.166       ; 10         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.478       ; 85         ; 0.000 ; 1.963 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                              ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                  ;
; 4.855   ; 1.609   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                               ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                          ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                ;
;   4.855 ;   1.217 ; RR ; IC     ; 1      ; FF_X49_Y11_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_rdcnt_i[1]|clrn ;
;   4.855 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_rdcnt_i[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 4.225   ; 3.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   3.908 ;   1.963 ; RR ; IC     ; 1      ; FF_X49_Y11_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_rdcnt_i[1]|clk ;
;   3.908 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_rdcnt_i[1]     ;
;   4.225 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 4.205   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                              ;
; 4.055   ; -0.150  ;    ; uTsu   ; 1      ; FF_X49_Y11_N29      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_rdcnt_i[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Recovery slack is -0.800 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 4.855                                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.055                                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -0.800 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.021 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.609  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.217       ; 76         ; 0.000 ; 1.217 ;
;    Cell                ;        ; 3     ; 0.166       ; 10         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.478       ; 85         ; 0.000 ; 1.963 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                      ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 4.855   ; 1.609   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                        ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                       ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                  ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                        ;
;   4.855 ;   1.217 ; RR ; IC     ; 1      ; FF_X49_Y11_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]|clrn ;
;   4.855 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                          ;
; 4.225   ; 3.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   3.908 ;   1.963 ; RR ; IC     ; 1      ; FF_X49_Y11_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]|clk ;
;   3.908 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y11_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]     ;
;   4.225 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                ;
; 4.205   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                      ;
; 4.055   ; -0.150  ;    ; uTsu   ; 1      ; FF_X49_Y11_N47      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Recovery slack is -0.786 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 4.812                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.026                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.786 (VIOLATED)                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.566  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.174       ; 75         ; 0.000 ; 1.174 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.451       ; 85         ; 0.000 ; 1.936 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                  ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                           ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                             ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                 ;
; 4.812   ; 1.566   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                      ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                               ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                              ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                         ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                               ;
;   4.812 ;   1.174 ; RR ; IC     ; 1      ; FF_X60_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]|clrn ;
;   4.812 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.198   ; 3.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                         ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                               ;
;   3.881 ;   1.936 ; RR ; IC     ; 1      ; FF_X60_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]|clk ;
;   3.881 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]     ;
;   4.198 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 4.178   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                             ;
; 4.026   ; -0.152  ;    ; uTsu   ; 1      ; FF_X60_Y15_N11      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Recovery slack is -0.785 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|readdata_reg_unnamed_atax17_atax10_readdata_reg_unnamed_atax17_atax10_data_reg_x_q[11] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 4.812                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 4.027                                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; -0.785 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.566  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.174       ; 75         ; 0.000 ; 1.174 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.451       ; 85         ; 0.000 ; 1.936 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                   ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                             ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                            ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                              ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.812   ; 1.566   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                       ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                                               ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                          ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                                ;
;   4.812 ;   1.174 ; RR ; IC     ; 1      ; FF_X60_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|readdata_reg_unnamed_atax17_atax10_readdata_reg_unnamed_atax17_atax10_data_reg_x_q[11]|clrn ;
;   4.812 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|readdata_reg_unnamed_atax17_atax10_readdata_reg_unnamed_atax17_atax10_data_reg_x_q[11]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                  ;
; 4.198   ; 3.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                            ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                           ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   3.881 ;   1.936 ; RR ; IC     ; 1      ; FF_X60_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|readdata_reg_unnamed_atax17_atax10_readdata_reg_unnamed_atax17_atax10_data_reg_x_q[11]|clk ;
;   3.881 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|readdata_reg_unnamed_atax17_atax10_readdata_reg_unnamed_atax17_atax10_data_reg_x_q[11]     ;
;   4.198 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                        ;
; 4.178   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                              ;
; 4.027   ; -0.151  ;    ; uTsu   ; 1      ; FF_X60_Y15_N23      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|readdata_reg_unnamed_atax17_atax10_readdata_reg_unnamed_atax17_atax10_data_reg_x_q[11]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Recovery slack is -0.785 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_rdcnt_eq ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 4.812                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.027                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.785 (VIOLATED)                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.566  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.174       ; 75         ; 0.000 ; 1.174 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.451       ; 85         ; 0.000 ; 1.936 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                        ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                  ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                 ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                   ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                       ;
; 4.812   ; 1.566   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                            ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                     ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                    ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                               ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                     ;
;   4.812 ;   1.174 ; RR ; IC     ; 1      ; FF_X60_Y15_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_rdcnt_eq|clrn ;
;   4.812 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_rdcnt_eq      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                       ;
; 4.198   ; 3.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   3.881 ;   1.936 ; RR ; IC     ; 1      ; FF_X60_Y15_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_rdcnt_eq|clk ;
;   3.881 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_rdcnt_eq     ;
;   4.198 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.178   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 4.027   ; -0.151  ;    ; uTsu   ; 1      ; FF_X60_Y15_N38      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_rdcnt_eq     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Recovery slack is -0.785 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[6] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 4.812                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.027                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.785 (VIOLATED)                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.566  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.174       ; 75         ; 0.000 ; 1.174 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 14         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.451       ; 85         ; 0.000 ; 1.936 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                  ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                           ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                             ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                 ;
; 4.812   ; 1.566   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                      ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                               ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                                                                                              ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                         ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                               ;
;   4.812 ;   1.174 ; RR ; IC     ; 1      ; FF_X60_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]|clrn ;
;   4.812 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.198   ; 3.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                         ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                               ;
;   3.881 ;   1.936 ; RR ; IC     ; 1      ; FF_X60_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]|clk ;
;   3.881 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]     ;
;   4.198 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 4.178   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                             ;
; 4.027   ; -0.151  ;    ; uTsu   ; 1      ; FF_X60_Y15_N5       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Recovery slack is -0.784 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                        ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 4.763                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 3.979                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -0.784 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.117 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.517  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.757       ; 85         ; 0.672 ; 2.085 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.125       ; 74         ; 0.000 ; 1.125 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.475       ; 85         ; 0.000 ; 1.960 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                              ;
; 3.246   ; 3.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                      ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                        ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                       ;
;   3.246 ;   2.085 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                         ;
;   3.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                             ;
; 4.763   ; 1.517   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                  ;
;   3.472 ;   0.226 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                           ;
;   3.638 ;   0.166 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                                                                                                                                                          ;
;   3.638 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                     ;
;   3.638 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                           ;
;   4.763 ;   1.125 ; RR ; IC     ; 1      ; FF_X68_Y30_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clrn ;
;   4.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y30_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.129   ; 3.129   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                     ;
;   1.945 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                           ;
;   3.905 ;   1.960 ; RR ; IC     ; 1      ; FF_X68_Y30_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk ;
;   3.905 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y30_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
;   4.129 ;   0.224 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 4.109   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                         ;
; 3.979   ; -0.130  ;    ; uTsu   ; 1      ; FF_X68_Y30_N14      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.077 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.077 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.088      ; 0.259      ; Fast 900mV -40C Model           ;
; 0.077 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.088      ; 0.259      ; Fast 900mV -40C Model           ;
; 0.141 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.014      ; 0.220      ; Fast 900mV -40C Model           ;
; 0.141 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.014      ; 0.224      ; Fast 900mV -40C Model           ;
; 0.142 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.014      ; 0.220      ; Fast 900mV -40C Model           ;
; 0.142 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.216      ; Fast 900mV -40C Model           ;
; 0.144 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.014      ; 0.220      ; Fast 900mV -40C Model           ;
; 0.144 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.014      ; 0.220      ; Fast 900mV -40C Model           ;
; 0.144 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.014      ; 0.220      ; Fast 900mV -40C Model           ;
; 0.144 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.014      ; 0.220      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.077 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.856                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.779                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.077                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.088 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.378       ; 86         ; 0.000 ; 1.114 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.117       ; 45         ; 0.117 ; 0.117 ;
;    Cell                ;       ; 2     ; 0.045       ; 17         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 37         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.563       ; 86         ; 0.000 ; 1.207 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                           ;
; 1.597   ; 1.597   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                   ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                     ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                    ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                   ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                         ;
;   1.597 ;   1.114 ; RR ; IC     ; 1      ; FF_X65_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.597 ;   0.000 ; RR ; CELL   ; 1      ; FF_X65_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.856   ; 0.259   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                               ;
;   1.694 ;   0.097 ; RR ; uTco   ; 1      ; FF_X65_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.739 ;   0.045 ; RR ; CELL   ; 20     ; FF_X65_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   1.856 ;   0.117 ; RR ; IC     ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1|clr1     ;
;   1.856 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.685   ; 1.685    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                               ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                 ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                               ;
;   0.610 ;   0.000  ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                     ;
;   1.817 ;   1.207  ; RR ; IC   ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1|clk1 ;
;   1.817 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1 ;
;   1.685 ;   -0.132 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.685   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                   ;
; 1.779   ; 0.094    ;    ; uTh  ; 1      ; EC_X64_Y19_N1       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a1~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.077 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.856                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.779                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.077                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.088 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.378       ; 86         ; 0.000 ; 1.114 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.117       ; 45         ; 0.117 ; 0.117 ;
;    Cell                ;       ; 2     ; 0.045       ; 17         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 37         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.563       ; 86         ; 0.000 ; 1.207 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                           ;
; 1.597   ; 1.597   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                   ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                     ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                    ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                   ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                         ;
;   1.597 ;   1.114 ; RR ; IC     ; 1      ; FF_X65_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.597 ;   0.000 ; RR ; CELL   ; 1      ; FF_X65_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.856   ; 0.259   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                               ;
;   1.694 ;   0.097 ; RR ; uTco   ; 1      ; FF_X65_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.739 ;   0.045 ; RR ; CELL   ; 20     ; FF_X65_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   1.856 ;   0.117 ; RR ; IC     ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clr1     ;
;   1.856 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.685   ; 1.685    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                               ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                 ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                               ;
;   0.610 ;   0.000  ; RR ; CELL ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                     ;
;   1.817 ;   1.207  ; RR ; IC   ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clk1 ;
;   1.817 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
;   1.685 ;   -0.132 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.685   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                   ;
; 1.779   ; 0.094    ;    ; uTh  ; 1      ; EC_X64_Y19_N0       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.141 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.819                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.678                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.141                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.380       ; 86         ; 0.000 ; 1.116 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.078       ; 35         ; 0.078 ; 0.078 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 1.599   ; 1.599   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.599 ;   1.116 ; RR ; IC     ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.599 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.819   ; 0.220   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.096 ; RR ; uTco   ; 1      ; FF_X55_Y23_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.741 ;   0.046 ; RR ; CELL   ; 10     ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   1.819 ;   0.078 ; RR ; IC     ; 1      ; FF_X54_Y23_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                            ;
;   1.819 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y23_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                            ;
; 1.613   ; 1.613    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                    ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                      ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                     ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                    ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                          ;
;   1.814 ;   1.204  ; RR ; IC     ; 1      ; FF_X54_Y23_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   1.814 ;   0.000  ; RR ; CELL   ; 1      ; FF_X54_Y23_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   1.613 ;   -0.201 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                  ;
; 1.613   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                        ;
; 1.678   ; 0.065    ;    ; uTh    ; 1      ; FF_X54_Y23_N1       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.141 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                         ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.825                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.684                                                                                                                                                                                                                                            ;
; Slack                           ; 0.141                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.224 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.382       ; 86         ; 0.000 ; 1.118 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 37         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.565       ; 86         ; 0.000 ; 1.209 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                       ;
; 1.601   ; 1.601   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                               ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                               ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                     ;
;   1.601 ;   1.118 ; RR ; IC     ; 1      ; FF_X45_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.601 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.825   ; 0.224   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                           ;
;   1.697 ;   0.096 ; RR ; uTco   ; 1      ; FF_X45_Y18_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.743 ;   0.046 ; RR ; CELL   ; 15     ; FF_X45_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   1.825 ;   0.082 ; RR ; IC     ; 1      ; FF_X44_Y18_N31      ; Mixed      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1|clrn                                                       ;
;   1.825 ;   0.000 ; RR ; CELL   ; 1      ; FF_X44_Y18_N31      ; Low Power  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                ;
; 1.615   ; 1.615    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                        ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                          ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                         ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                        ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                              ;
;   1.819 ;   1.209  ; RR ; IC     ; 1      ; FF_X44_Y18_N31      ; Low Power  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1|clk ;
;   1.819 ;   0.000  ; RR ; CELL   ; 1      ; FF_X44_Y18_N31      ; Low Power  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1     ;
;   1.615 ;   -0.204 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                      ;
; 1.615   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                            ;
; 1.684   ; 0.069    ;    ; uTh    ; 1      ; FF_X44_Y18_N31      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Removal slack is 0.142 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.819                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.677                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.142                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.380       ; 86         ; 0.000 ; 1.116 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.078       ; 35         ; 0.078 ; 0.078 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 1.599   ; 1.599   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.599 ;   1.116 ; RR ; IC     ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.599 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.819   ; 0.220   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.096 ; RR ; uTco   ; 1      ; FF_X55_Y23_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.741 ;   0.046 ; RR ; CELL   ; 10     ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   1.819 ;   0.078 ; RR ; IC     ; 1      ; FF_X54_Y23_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clrn                                                           ;
;   1.819 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y23_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                             ;
; 1.613   ; 1.613    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                     ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                       ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                      ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                     ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                           ;
;   1.814 ;   1.204  ; RR ; IC     ; 1      ; FF_X54_Y23_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clk ;
;   1.814 ;   0.000  ; RR ; CELL   ; 1      ; FF_X54_Y23_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
;   1.613 ;   -0.201 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                   ;
; 1.613   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                         ;
; 1.677   ; 0.064    ;    ; uTh    ; 1      ; FF_X54_Y23_N41      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Removal slack is 0.142 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 1.824                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.682                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.216 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.389       ; 86         ; 0.000 ; 1.125 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 34         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.568       ; 86         ; 0.000 ; 1.212 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 1.608   ; 1.608   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.608 ;   1.125 ; RR ; IC     ; 1      ; FF_X48_Y22_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.608 ;   0.000 ; RR ; CELL   ; 1      ; FF_X48_Y22_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.824   ; 0.216   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.704 ;   0.096 ; RR ; uTco   ; 1      ; FF_X48_Y22_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.751 ;   0.047 ; RR ; CELL   ; 13     ; FF_X48_Y22_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[17] ;
;   1.824 ;   0.073 ; RR ; IC     ; 1      ; FF_X48_Y22_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clrn                                         ;
;   1.824 ;   0.000 ; RR ; CELL   ; 1      ; FF_X48_Y22_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                              ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 1.608   ; 1.608    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.822 ;   1.212  ; RR ; IC     ; 1      ; FF_X48_Y22_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk ;
;   1.822 ;   0.000  ; RR ; CELL   ; 1      ; FF_X48_Y22_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
;   1.608 ;   -0.214 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.608   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.682   ; 0.074    ;    ; uTh    ; 1      ; FF_X48_Y22_N2       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Removal slack is 0.144 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.819                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.675                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.380       ; 86         ; 0.000 ; 1.116 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.078       ; 35         ; 0.078 ; 0.078 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 1.599   ; 1.599   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.599 ;   1.116 ; RR ; IC     ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.599 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.819   ; 0.220   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.096 ; RR ; uTco   ; 1      ; FF_X55_Y23_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.741 ;   0.046 ; RR ; CELL   ; 10     ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   1.819 ;   0.078 ; RR ; IC     ; 1      ; FF_X54_Y23_N16      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clrn                                                            ;
;   1.819 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y23_N16      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                            ;
; 1.613   ; 1.613    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                    ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                      ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                     ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                    ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                          ;
;   1.814 ;   1.204  ; RR ; IC     ; 1      ; FF_X54_Y23_N16      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk ;
;   1.814 ;   0.000  ; RR ; CELL   ; 1      ; FF_X54_Y23_N16      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
;   1.613 ;   -0.201 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                  ;
; 1.613   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                        ;
; 1.675   ; 0.062    ;    ; uTh    ; 1      ; FF_X54_Y23_N16      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Removal slack is 0.144 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.819                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.675                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.380       ; 86         ; 0.000 ; 1.116 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.078       ; 35         ; 0.078 ; 0.078 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 1.599   ; 1.599   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.599 ;   1.116 ; RR ; IC     ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.599 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.819   ; 0.220   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.096 ; RR ; uTco   ; 1      ; FF_X55_Y23_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.741 ;   0.046 ; RR ; CELL   ; 10     ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   1.819 ;   0.078 ; RR ; IC     ; 1      ; FF_X54_Y23_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]|clrn                                               ;
;   1.819 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y23_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                         ;
; 1.613   ; 1.613    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                 ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                 ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                       ;
;   1.814 ;   1.204  ; RR ; IC     ; 1      ; FF_X54_Y23_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]|clk ;
;   1.814 ;   0.000  ; RR ; CELL   ; 1      ; FF_X54_Y23_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]     ;
;   1.613 ;   -0.201 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                               ;
; 1.613   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                     ;
; 1.675   ; 0.062    ;    ; uTh    ; 1      ; FF_X54_Y23_N37      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Removal slack is 0.144 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.819                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.675                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.380       ; 86         ; 0.000 ; 1.116 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.078       ; 35         ; 0.078 ; 0.078 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 1.599   ; 1.599   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.599 ;   1.116 ; RR ; IC     ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.599 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.819   ; 0.220   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.096 ; RR ; uTco   ; 1      ; FF_X55_Y23_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.741 ;   0.046 ; RR ; CELL   ; 10     ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   1.819 ;   0.078 ; RR ; IC     ; 1      ; FF_X54_Y23_N44      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clrn                                                             ;
;   1.819 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y23_N44      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                           ;
; 1.613   ; 1.613    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                   ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                     ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                    ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                   ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                         ;
;   1.814 ;   1.204  ; RR ; IC     ; 1      ; FF_X54_Y23_N44      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   1.814 ;   0.000  ; RR ; CELL   ; 1      ; FF_X54_Y23_N44      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   1.613 ;   -0.201 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                 ;
; 1.613   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                       ;
; 1.675   ; 0.062    ;    ; uTh    ; 1      ; FF_X54_Y23_N44      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Removal slack is 0.144 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.819                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.675                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.380       ; 86         ; 0.000 ; 1.116 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.078       ; 35         ; 0.078 ; 0.078 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 1.599   ; 1.599   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                      ;
;   1.599 ;   1.116 ; RR ; IC     ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.599 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 1.819   ; 0.220   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                            ;
;   1.695 ;   0.096 ; RR ; uTco   ; 1      ; FF_X55_Y23_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   1.741 ;   0.046 ; RR ; CELL   ; 10     ; FF_X55_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   1.819 ;   0.078 ; RR ; IC     ; 1      ; FF_X54_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                             ;
;   1.819 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                           ;
; 1.613   ; 1.613    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                   ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                     ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                    ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                   ;
;   0.610 ;   0.000  ; RR ; CELL   ; 7313   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                         ;
;   1.814 ;   1.204  ; RR ; IC     ; 1      ; FF_X54_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   1.814 ;   0.000  ; RR ; CELL   ; 1      ; FF_X54_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   1.613 ;   -0.201 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                 ;
; 1.613   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                       ;
; 1.675   ; 0.062    ;    ; uTh    ; 1      ; FF_X54_Y23_N25      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 4 removal paths (0 violated).  Worst case slack is 0.148 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.148 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.000        ; 0.008      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.363 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.000        ; 0.313      ; 0.741      ; Fast 900mV -40C Model           ;
; 0.365 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.000        ; 0.313      ; 0.741      ; Fast 900mV -40C Model           ;
; 0.365 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.000        ; 0.313      ; 0.741      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.148 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 1.911                                                                                                                                                     ;
; Data Required Time              ; 1.763                                                                                                                                                     ;
; Slack                           ; 0.148                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.008 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.075       ; 35         ; 0.075 ; 0.075 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 44         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.649       ; 86         ; 0.000 ; 1.332 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                      ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.911   ; 0.217   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                    ;
;   1.789 ;   0.095 ; RR ; uTco   ; 1      ; FF_X60_Y15_N26     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.836 ;   0.047 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   1.911 ;   0.075 ; RR ; IC     ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   1.911 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                          ;
; 1.702   ; 1.702    ;    ;        ;        ;                    ;            ; clock path                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                ;
;   0.317 ;   0.317  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   0.578 ;   0.261  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   0.578 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                ;
;   0.578 ;   0.000  ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                      ;
;   1.910 ;   1.332  ; RR ; IC     ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   1.910 ;   0.000  ; RR ; CELL   ; 1      ; FF_X59_Y15_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   1.702 ;   -0.208 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                ;
; 1.763   ; 0.061    ;    ; uTh    ; 1      ; FF_X59_Y15_N50     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.363 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 2.339                                                                                                                                                     ;
; Data Required Time              ; 1.976                                                                                                                                                     ;
; Slack                           ; 0.363                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.313 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.741 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.379       ; 86         ; 0.264 ; 1.115 ;
;    Cell                ;       ; 2     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.575       ; 78         ; 0.000 ; 0.575 ;
;    Cell                ;       ; 3     ; 0.064       ; 9          ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 14         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.650       ; 86         ; 0.000 ; 1.333 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 1.598   ; 1.598   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.598 ;   1.115 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.598 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 2.339   ; 0.741   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   1.700 ;   0.102 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.764 ;   0.064 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                              ;
;   1.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.764 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   2.339 ;   0.575 ; RR ; IC     ; 1      ; FF_X60_Y15_N47      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.339 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N47      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 1.911   ; 1.911   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.317 ;   0.317 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.578 ;   0.261 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.578 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.578 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.911 ;   1.333 ; RR ; IC     ; 1      ; FF_X60_Y15_N47     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.911 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N47     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 1.921   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 1.976   ; 0.055   ;    ; uTh    ; 1      ; FF_X60_Y15_N47     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.365 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 2.339                                                                                                                                                  ;
; Data Required Time              ; 1.974                                                                                                                                                  ;
; Slack                           ; 0.365                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.313 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.741 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.379       ; 86         ; 0.264 ; 1.115 ;
;    Cell                ;       ; 2     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.575       ; 78         ; 0.000 ; 0.575 ;
;    Cell                ;       ; 3     ; 0.064       ; 9          ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 14         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.650       ; 86         ; 0.000 ; 1.333 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                               ;
; 1.598   ; 1.598   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                       ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   1.598 ;   1.115 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   1.598 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 2.339   ; 0.741   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                   ;
;   1.700 ;   0.102 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   1.764 ;   0.064 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                           ;
;   1.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   1.764 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                            ;
;   2.339 ;   0.575 ; RR ; IC     ; 1      ; FF_X60_Y15_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.339 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N44      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                            ;
; 1.911   ; 1.911   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                    ;
;   0.317 ;   0.317 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   0.578 ;   0.261 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   0.578 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   0.578 ;   0.000 ; RR ; CELL ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                          ;
;   1.911 ;   1.333 ; RR ; IC   ; 1      ; FF_X60_Y15_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.911 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y15_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 1.921   ; 0.010   ;    ;      ;        ;                    ;            ; clock uncertainty                                                                                                                                          ;
; 1.974   ; 0.053   ;    ; uTh  ; 1      ; FF_X60_Y15_N44     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.365 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 2.339                                                                                                                                                     ;
; Data Required Time              ; 1.974                                                                                                                                                     ;
; Slack                           ; 0.365                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.313 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.741 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.379       ; 86         ; 0.264 ; 1.115 ;
;    Cell                ;       ; 2     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.575       ; 78         ; 0.000 ; 0.575 ;
;    Cell                ;       ; 3     ; 0.064       ; 9          ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 14         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.650       ; 86         ; 0.000 ; 1.333 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 1.598   ; 1.598   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.598 ;   1.115 ; RR ; IC     ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.598 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 2.339   ; 0.741   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   1.700 ;   0.102 ; RR ; uTco   ; 1      ; FF_X61_Y19_N5       ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.764 ;   0.064 ; RR ; CELL   ; 1      ; FF_X61_Y19_N5       ; High Speed ; sync_resetn[2]~la_mlab/laboutt[3]                                                                                                                              ;
;   1.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.764 ;   0.000 ; RR ; CELL   ; 2502   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   2.339 ;   0.575 ; RR ; IC     ; 1      ; FF_X60_Y15_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.339 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 1.911   ; 1.911   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.317 ;   0.317 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.578 ;   0.261 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.578 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.578 ;   0.000 ; RR ; CELL   ; 148    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.911 ;   1.333 ; RR ; IC     ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.911 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y15_N26     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 1.921   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 1.974   ; 0.053   ;    ; uTh    ; 1      ; FF_X60_Y15_N26     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 00:39:55 2023
    Info: System process ID: 470208
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_2.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Report Timing Closure Recommendations is deprecated as of the 20.3 release and will be removed in a future release. Use the "Report DRC" task as part of Design Assistant instead.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.304
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -4.304           -6975.288      clock Slow 900mV -40C Model 
    Info (332119):    -1.659            -103.192    clock2x Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is -0.161
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -0.161              -5.722      clock Slow 900mV -40C Model 
    Info (332119):     0.023               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -1.431
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -1.431              -4.450    clock2x Slow 900mV 100C Model 
    Info (332119):    -0.835           -1162.428      clock Slow 900mV -40C Model 
Info (332146): Worst-case removal slack is 0.077
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.077               0.000      clock Fast 900mV -40C Model 
    Info (332119):     0.148               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case minimum pulse width slack is -1.720
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -1.720            -823.530      clock Slow 900mV -40C Model 
    Info (332119):    -1.628             -59.994    clock2x Slow 900mV 100C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 93 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 93
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 3.2%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 93 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 93
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 3.2%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 93 synchronizer chains, 4 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 2.97e-07 years or 9.37 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.00161 years or 5.07e+04 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 93
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 4
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.327 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 93 synchronizer chains, 92 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.109 seconds.
    Critical Warning (19536): Typical MTBF of Design is 101 years or 3.18e+09 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 93
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 92
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.458 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2163 megabytes
    Info: Processing ended: Wed Dec 13 00:40:02 2023
    Info: Elapsed time: 00:00:07
    Info: System process ID: 470208


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock   ; clock   ; Base ; Constrained ;
; clock2x ; clock2x ; Base ; Constrained ;
+---------+---------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Worst-case Slack ; -4.304    ; -0.161 ; -1.431    ; 0.077   ; -1.720              ;
;  clock           ; -4.304    ; -0.161 ; -0.835    ; 0.077   ; -1.720              ;
;  clock2x         ; -1.659    ; 0.023  ; -1.431    ; 0.148   ; -1.628              ;
; Design-wide TNS  ; -7078.48  ; -5.722 ; -1166.878 ; 0.0     ; -883.524            ;
;  clock           ; -6975.288 ; -5.722 ; -1162.428 ; 0.000   ; -823.530            ;
;  clock2x         ; -103.192  ; 0.000  ; -4.450    ; 0.000   ; -59.994             ;
+------------------+-----------+--------+-----------+---------+---------------------+


