INFO: Starting PRECISION_RTL for logic synthesis
executing /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/bin/precision -shell -file uw_tmp/uw-logic-synth-precision_rtl.tcl
precision: Setting MGC_HOME to /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home ...
precision: Executing on platform: CentOS release 5.11 (Final)  -- 3.2.77-1.el5.elrepo -- x86_64 
//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux lpavlovi@ecelinux5.uwaterloo.ca #1 SMP PREEMPT Sun Feb 14 10:43:50 EST 2016 3.2.77-1.el5.elrepo x86_64
//  
//  Start time Sat Mar 26 22:52:49 2016
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: The Results Directory has been set to: uw_tmp
Info: Moving session transcript to file uw_tmp/precision.log
Info: Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info: Setting Part to: "EP2C35F672C".
Info: Setting Process to: "7".
Info: USING DESIGN ARCH
Info: Reading file: /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2015b.13
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2015b.13
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp.
Info: RTLC-Driver, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 14:33:45
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 15:06:12
Info: Initializing...
Info: Root Module work.kirsch(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Warning: "kirsch.vhd", line 48: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 49: Input port debug_switch has never been used.
Warning: "kirsch.vhd", line 50: Output port debug_led_red has never been assigned a value.
Warning: "kirsch.vhd", line 51: Output port debug_led_grn has never been assigned a value.
Warning: "kirsch.vhd", line 52: Output port debug_num_0 has never been assigned a value.
Warning: "kirsch.vhd", line 53: Output port debug_num_1 has never been assigned a value.
Warning: "kirsch.vhd", line 54: Output port debug_num_2 has never been assigned a value.
Warning: "kirsch.vhd", line 55: Output port debug_num_3 has never been assigned a value.
Warning: "kirsch.vhd", line 56: Output port debug_num_4 has never been assigned a value.
Warning: "kirsch.vhd", line 57: Output port debug_num_5 has never been assigned a value.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Root Module work.kirsch(main): Compiling...
Info: "kirsch.vhd", line 188: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_17" inferred for node "pixel_counter".
Info: "kirsch.vhd", line 301: Optimizing state bit(s) r4[12:11] to constant 0
Info: "kirsch.vhd", line 337: Optimizing state bit(s) r7[13] to constant 0
Info: "kirsch.vhd", line 337: Optimizing state bit(s) r7[2:0] to constant 0
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total lines of RTL compiled: 553.
Info: Total CPU time for compilation: 0.0 secs.
Info: Overall running time for compilation: 0.0 secs.
Info: Current working directory: uw_tmp.
Info: Doing rtl optimizations.
Info: Finished compiling design.
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp.
Info: Precision will use 5 processor(s).
Info: Optimizing design view:.work.kirsch.main
Warning: Port debug_led_red(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(7) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(8) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(9) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(10) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(11) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(12) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(13) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(14) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(15) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(16) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_red(17) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_grn(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_grn(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_grn(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_grn(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_grn(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_led_grn(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_0(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_1(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_2(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_3(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_4(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port debug_num_5(3) is connected to a disabled tristate, possibly unconnected Port in design.
Info: Starting timing reports generation...
Info: Timing reports generation done.
Info: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
Info: Writing file: uw_tmp/kirsch.vhd.
Info: Info, Writing xrf file 'uw_tmp/kirsch.xrf'
Info: Writing file: uw_tmp/kirsch.xrf.
Info: Writing file: uw_tmp/kirsch.v.
Info: Writing file: uw_tmp/kirsch.xrf.
Info: Writing file: uw_tmp/kirsch.vqm.
Info: Writing file: uw_tmp/kirsch.xrf.
Info: -- Writing file uw_tmp/kirsch.tcl
Info: exq_pr_compile_project gen_vcf kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time for synthesis: 2.2 s secs.
Info: Overall running time for synthesis: 3.0 s secs.
Info: i_clock
Info: 1
Info: 0
Info: *** logic synthesis succeeded ***
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "altera".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera /opt-src/CMC/local/maagaard/kits-sim/altera/altera 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "altera_mf".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera_mf /opt-src/CMC/local/maagaard/kits-sim/altera/altera_mf 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "lpm".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap lpm /opt-src/CMC/local/maagaard/kits-sim/altera/lpm 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "cycloneii".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap cycloneii /opt-src/CMC/local/maagaard/kits-sim/altera/cycloneii 
Modifying modelsim.ini

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 22:52:55 on Mar 26,2016
vcom -93 "+acc" -work work-msim mem.vhd kirsch_synth_pkg.vhd kirsch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling package state_pkg
-- Loading package state_pkg
-- Loading package kirsch_synth_pkg
-- Compiling package max_pkg
-- Loading package max_pkg
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Loading entity mem
End time: 22:52:55 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 22:52:55 on Mar 26,2016
vcom -93 "+acc" -work work-msim uw_tmp/kirsch_logic.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Loading package LPM_COMPONENTS
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package dffeas_pack
-- Loading package altera_primitives_components
-- Loading package cycloneii_atom_pack
-- Loading package cycloneii_components
-- Compiling entity modgen_counter_17_0
-- Compiling architecture IMPLEMENTATION of modgen_counter_17_0
-- Compiling entity ram_dq_8_0
-- Compiling architecture IMPLEMENTATION of ram_dq_8_0
-- Compiling entity ram_dq_8_1
-- Compiling architecture IMPLEMENTATION of ram_dq_8_1
-- Compiling entity ram_dq_8_2
-- Compiling architecture IMPLEMENTATION of ram_dq_8_2
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
End time: 22:52:55 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.v
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: --------------------------------------------------------------------------------
INFO: AREA = 275 cells (275 luts, 189 regs) (estimated by logic-synthesis)
INFO: Speed on Cyclone II = 143 MHz,  6.97 ns (estimated by logic-synthesis)
INFO: --------------------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   6.97     6.88     0.10    valid_bits_stage1(2)  r3_magnitude(9)      
INFO:   6.95     6.85     0.10    valid_bits_stage1(1)  r3_magnitude(9)      
INFO:   6.75     6.65     0.10    valid_bits_stage1(0)  r3_magnitude(9)      
INFO:   5.66     5.57     0.10    conv_table(1)(0)(0)   r3_magnitude(9)      
INFO:   5.64     5.55     0.10    conv_table(0)(1)(0)   r3_magnitude(9)      
INFO: Starting QUARTUS for physical synthesis
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sh -t uw-chip-synth-quartus.tcl kirsch
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:52:55 2016
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl kirsch
Info: Quartus(args): kirsch
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 82 megabytes
    Info: Processing ended: Sat Mar 26 22:52:55 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sh -t /opt-src/CMC/local/maagaard/ece327/lib/pins-NULL.tcl kirsch
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:52:55 2016
Info: Command: quartus_sh -t /opt-src/CMC/local/maagaard/ece327/lib/pins-NULL.tcl kirsch
Info: Quartus(args): kirsch
Info: Evaluation of Tcl script /opt-src/CMC/local/maagaard/ece327/lib/pins-NULL.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 79 megabytes
    Info: Processing ended: Sat Mar 26 22:52:55 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_map kirsch --source kirsch_logic.v --family=CycloneII
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:52:56 2016
Info: Command: quartus_map kirsch --source=kirsch_logic.v --family=CycloneII
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 5 design units, including 5 entities, in source file kirsch_logic.v
    Info: Found entity 1: kirsch
    Info: Found entity 2: ram_dq_8_2
    Info: Found entity 3: ram_dq_8_1
    Info: Found entity 4: ram_dq_8_0
    Info: Found entity 5: modgen_counter_17_0
Info: Elaborating entity "kirsch" for the top level hierarchy
Info: Elaborating entity "modgen_counter_17_0" for hierarchy "modgen_counter_17_0:modgen_counter_pixel_counter"
Info: Elaborating entity "ram_dq_8_0" for hierarchy "ram_dq_8_0:mem"
Info: Elaborating entity "altsyncram" for hierarchy "ram_dq_8_0:mem|altsyncram:ix64056z29481"
Info: Elaborated megafunction instantiation "ram_dq_8_0:mem|altsyncram:ix64056z29481"
Info: Instantiated megafunction "ram_dq_8_0:mem|altsyncram:ix64056z29481" with the following parameter:
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpg2.tdf
    Info: Found entity 1: altsyncram_jpg2
Info: Elaborating entity "altsyncram_jpg2" for hierarchy "ram_dq_8_0:mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated"
Info: Elaborating entity "ram_dq_8_1" for hierarchy "ram_dq_8_1:mem_0"
Info: Elaborating entity "ram_dq_8_2" for hierarchy "ram_dq_8_2:mem_1"
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 21 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "debug_key[1]"
    Warning: No output dependent on input pin "debug_key[2]"
    Warning: No output dependent on input pin "debug_key[3]"
    Warning: No output dependent on input pin "debug_switch[0]"
    Warning: No output dependent on input pin "debug_switch[1]"
    Warning: No output dependent on input pin "debug_switch[2]"
    Warning: No output dependent on input pin "debug_switch[3]"
    Warning: No output dependent on input pin "debug_switch[4]"
    Warning: No output dependent on input pin "debug_switch[5]"
    Warning: No output dependent on input pin "debug_switch[6]"
    Warning: No output dependent on input pin "debug_switch[7]"
    Warning: No output dependent on input pin "debug_switch[8]"
    Warning: No output dependent on input pin "debug_switch[9]"
    Warning: No output dependent on input pin "debug_switch[10]"
    Warning: No output dependent on input pin "debug_switch[11]"
    Warning: No output dependent on input pin "debug_switch[12]"
    Warning: No output dependent on input pin "debug_switch[13]"
    Warning: No output dependent on input pin "debug_switch[14]"
    Warning: No output dependent on input pin "debug_switch[15]"
    Warning: No output dependent on input pin "debug_switch[16]"
    Warning: No output dependent on input pin "debug_switch[17]"
Info: Implemented 506 device resources after synthesis - the final resource count might be different
    Info: Implemented 32 input pins
    Info: Implemented 63 output pins
    Info: Implemented 387 logic cells
    Info: Implemented 24 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Sat Mar 26 22:52:58 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_fit kirsch --effort=fast --part=EP2C35F672C7
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:52:58 2016
Info: Command: quartus_fit kirsch --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP2C35F672C7 for design "kirsch"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 95 pins of 95 total pins
    Info: Pin debug_led_red[0] not assigned to an exact location on the device
    Info: Pin debug_led_red[1] not assigned to an exact location on the device
    Info: Pin debug_led_red[2] not assigned to an exact location on the device
    Info: Pin debug_led_red[3] not assigned to an exact location on the device
    Info: Pin debug_led_red[4] not assigned to an exact location on the device
    Info: Pin debug_led_red[5] not assigned to an exact location on the device
    Info: Pin debug_led_red[6] not assigned to an exact location on the device
    Info: Pin debug_led_red[7] not assigned to an exact location on the device
    Info: Pin debug_led_red[8] not assigned to an exact location on the device
    Info: Pin debug_led_red[9] not assigned to an exact location on the device
    Info: Pin debug_led_red[10] not assigned to an exact location on the device
    Info: Pin debug_led_red[11] not assigned to an exact location on the device
    Info: Pin debug_led_red[12] not assigned to an exact location on the device
    Info: Pin debug_led_red[13] not assigned to an exact location on the device
    Info: Pin debug_led_red[14] not assigned to an exact location on the device
    Info: Pin debug_led_red[15] not assigned to an exact location on the device
    Info: Pin debug_led_red[16] not assigned to an exact location on the device
    Info: Pin debug_led_red[17] not assigned to an exact location on the device
    Info: Pin debug_led_grn[0] not assigned to an exact location on the device
    Info: Pin debug_led_grn[1] not assigned to an exact location on the device
    Info: Pin debug_led_grn[2] not assigned to an exact location on the device
    Info: Pin debug_led_grn[3] not assigned to an exact location on the device
    Info: Pin debug_led_grn[4] not assigned to an exact location on the device
    Info: Pin debug_led_grn[5] not assigned to an exact location on the device
    Info: Pin debug_num_0[0] not assigned to an exact location on the device
    Info: Pin debug_num_0[1] not assigned to an exact location on the device
    Info: Pin debug_num_0[2] not assigned to an exact location on the device
    Info: Pin debug_num_0[3] not assigned to an exact location on the device
    Info: Pin debug_num_1[0] not assigned to an exact location on the device
    Info: Pin debug_num_1[1] not assigned to an exact location on the device
    Info: Pin debug_num_1[2] not assigned to an exact location on the device
    Info: Pin debug_num_1[3] not assigned to an exact location on the device
    Info: Pin debug_num_2[0] not assigned to an exact location on the device
    Info: Pin debug_num_2[1] not assigned to an exact location on the device
    Info: Pin debug_num_2[2] not assigned to an exact location on the device
    Info: Pin debug_num_2[3] not assigned to an exact location on the device
    Info: Pin debug_num_3[0] not assigned to an exact location on the device
    Info: Pin debug_num_3[1] not assigned to an exact location on the device
    Info: Pin debug_num_3[2] not assigned to an exact location on the device
    Info: Pin debug_num_3[3] not assigned to an exact location on the device
    Info: Pin debug_num_4[0] not assigned to an exact location on the device
    Info: Pin debug_num_4[1] not assigned to an exact location on the device
    Info: Pin debug_num_4[2] not assigned to an exact location on the device
    Info: Pin debug_num_4[3] not assigned to an exact location on the device
    Info: Pin debug_num_5[0] not assigned to an exact location on the device
    Info: Pin debug_num_5[1] not assigned to an exact location on the device
    Info: Pin debug_num_5[2] not assigned to an exact location on the device
    Info: Pin debug_num_5[3] not assigned to an exact location on the device
    Info: Pin o_valid not assigned to an exact location on the device
    Info: Pin o_edge not assigned to an exact location on the device
    Info: Pin o_dir[0] not assigned to an exact location on the device
    Info: Pin o_dir[1] not assigned to an exact location on the device
    Info: Pin o_dir[2] not assigned to an exact location on the device
    Info: Pin o_mode[0] not assigned to an exact location on the device
    Info: Pin o_mode[1] not assigned to an exact location on the device
    Info: Pin o_row[0] not assigned to an exact location on the device
    Info: Pin o_row[1] not assigned to an exact location on the device
    Info: Pin o_row[2] not assigned to an exact location on the device
    Info: Pin o_row[3] not assigned to an exact location on the device
    Info: Pin o_row[4] not assigned to an exact location on the device
    Info: Pin o_row[5] not assigned to an exact location on the device
    Info: Pin o_row[6] not assigned to an exact location on the device
    Info: Pin o_row[7] not assigned to an exact location on the device
    Info: Pin debug_key[1] not assigned to an exact location on the device
    Info: Pin debug_key[2] not assigned to an exact location on the device
    Info: Pin debug_key[3] not assigned to an exact location on the device
    Info: Pin debug_switch[0] not assigned to an exact location on the device
    Info: Pin debug_switch[1] not assigned to an exact location on the device
    Info: Pin debug_switch[2] not assigned to an exact location on the device
    Info: Pin debug_switch[3] not assigned to an exact location on the device
    Info: Pin debug_switch[4] not assigned to an exact location on the device
    Info: Pin debug_switch[5] not assigned to an exact location on the device
    Info: Pin debug_switch[6] not assigned to an exact location on the device
    Info: Pin debug_switch[7] not assigned to an exact location on the device
    Info: Pin debug_switch[8] not assigned to an exact location on the device
    Info: Pin debug_switch[9] not assigned to an exact location on the device
    Info: Pin debug_switch[10] not assigned to an exact location on the device
    Info: Pin debug_switch[11] not assigned to an exact location on the device
    Info: Pin debug_switch[12] not assigned to an exact location on the device
    Info: Pin debug_switch[13] not assigned to an exact location on the device
    Info: Pin debug_switch[14] not assigned to an exact location on the device
    Info: Pin debug_switch[15] not assigned to an exact location on the device
    Info: Pin debug_switch[16] not assigned to an exact location on the device
    Info: Pin debug_switch[17] not assigned to an exact location on the device
    Info: Pin i_clock not assigned to an exact location on the device
    Info: Pin i_reset not assigned to an exact location on the device
    Info: Pin i_valid not assigned to an exact location on the device
    Info: Pin i_pixel[7] not assigned to an exact location on the device
    Info: Pin i_pixel[6] not assigned to an exact location on the device
    Info: Pin i_pixel[5] not assigned to an exact location on the device
    Info: Pin i_pixel[4] not assigned to an exact location on the device
    Info: Pin i_pixel[3] not assigned to an exact location on the device
    Info: Pin i_pixel[2] not assigned to an exact location on the device
    Info: Pin i_pixel[1] not assigned to an exact location on the device
    Info: Pin i_pixel[0] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'kirsch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000      i_clock
Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 94 (unused VREF, 3.3V VCCIO, 31 input, 63 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
    Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 63 output pins without output pin load capacitance assignment
    Info: Pin "debug_led_red[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_num_5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_valid" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_edge" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_dir[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_row[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 382 megabytes
    Info: Processing ended: Sat Mar 26 22:53:03 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sta -t uw-chip-synth-quartus-timing.tcl kirsch
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:53:03 2016
Info: Command: quartus_sta -t uw-chip-synth-quartus-timing.tcl kirsch
Info: Quartus(args): kirsch
Info: Detected changes in Quartus II Settings File (.qsf).
    Info: Assignment USE_TIMEQUEST_TIMING_ANALYZER changed value from OFF to ON.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name i_clock i_clock
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:   101.26 MHz   101.26 MHz    i_clock   
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -8.876
    Info: -setup
    Info: -pairs_only
    Info: -npaths 5
    Info: -detail path_only
    Info: -file {timing_chip_path.rpt}
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -8.876
    Info: -setup
    Info: -pairs_only
    Info: -npaths 5
    Info: -detail path_only
    Info: -stdout
Info: Path #1: Setup slack is -8.876 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid_bits_stage1[0]
    Info: To Node      : r3_magnitude[9]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.932      2.932  R        clock network delay
    Info:      3.209      0.277     uTco  valid_bits_stage1[0]
    Info:      3.209      0.000 FF  CELL  reg_valid_bits_stage1_0_|regout
    Info:      4.371      1.162 FF    IC  ix28963z52951|dataa
    Info:      4.915      0.544 FF  CELL  ix28963z52951|combout
    Info:      5.768      0.853 FF    IC  ix28963z52949|datac
    Info:      6.046      0.278 FF  CELL  ix28963z52949|combout
    Info:      7.291      1.245 FF    IC  ix28963z52948|dataa
    Info:      7.808      0.517 FR  CELL  ix28963z52948|cout
    Info:      7.808      0.000 RR    IC  ix28963z52941|cin
    Info:      7.888      0.080 RF  CELL  ix28963z52941|cout
    Info:      7.888      0.000 FF    IC  ix28963z52934|cin
    Info:      7.968      0.080 FR  CELL  ix28963z52934|cout
    Info:      7.968      0.000 RR    IC  ix28963z52933|cin
    Info:      8.426      0.458 RR  CELL  ix28963z52933|combout
    Info:      9.487      1.061 RR    IC  ix28963z52996|datac
    Info:      9.809      0.322 RR  CELL  ix28963z52996|combout
    Info:     10.660      0.851 RR    IC  add2_magnitude_add9_4_ix28963z52995|datab
    Info:     11.256      0.596 RR  CELL  add2_magnitude_add9_4_ix28963z52995|cout
    Info:     11.256      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52993|cin
    Info:     11.336      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52993|cout
    Info:     11.336      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52991|cin
    Info:     11.416      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52991|cout
    Info:     11.416      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52989|cin
    Info:     11.496      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52989|cout
    Info:     11.496      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52987|cin
    Info:     11.576      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52987|cout
    Info:     11.576      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52985|cin
    Info:     11.656      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52985|cout
    Info:     11.656      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52983|cin
    Info:     11.736      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52983|cout
    Info:     11.736      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52925|cin
    Info:     11.816      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52925|cout
    Info:     11.816      0.000 FF    IC  ix28963z52924|cin
    Info:     12.274      0.458 FR  CELL  ix28963z52924|combout
    Info:     12.568      0.294 RR    IC  ix28963z52923|datad
    Info:     12.746      0.178 RR  CELL  ix28963z52923|combout
    Info:     12.746      0.000 RR    IC  reg_r3_magnitude_9_|datain
    Info:     12.842      0.096 RR  CELL  r3_magnitude[9]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  r3_magnitude[9]
    Info: 
    Info: Data Arrival Time  :    12.842
    Info: Data Required Time :     3.966
    Info: Slack              :    -8.876 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #2: Setup slack is -8.876 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid_bits_stage1[0]
    Info: To Node      : r3_magnitude[8]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.932      2.932  R        clock network delay
    Info:      3.209      0.277     uTco  valid_bits_stage1[0]
    Info:      3.209      0.000 FF  CELL  reg_valid_bits_stage1_0_|regout
    Info:      4.371      1.162 FF    IC  ix28963z52951|dataa
    Info:      4.915      0.544 FF  CELL  ix28963z52951|combout
    Info:      5.768      0.853 FF    IC  ix28963z52949|datac
    Info:      6.046      0.278 FF  CELL  ix28963z52949|combout
    Info:      7.291      1.245 FF    IC  ix28963z52948|dataa
    Info:      7.808      0.517 FR  CELL  ix28963z52948|cout
    Info:      7.808      0.000 RR    IC  ix28963z52941|cin
    Info:      7.888      0.080 RF  CELL  ix28963z52941|cout
    Info:      7.888      0.000 FF    IC  ix28963z52934|cin
    Info:      7.968      0.080 FR  CELL  ix28963z52934|cout
    Info:      7.968      0.000 RR    IC  ix28963z52933|cin
    Info:      8.426      0.458 RR  CELL  ix28963z52933|combout
    Info:      9.487      1.061 RR    IC  ix28963z52996|datac
    Info:      9.809      0.322 RR  CELL  ix28963z52996|combout
    Info:     10.660      0.851 RR    IC  add2_magnitude_add9_4_ix28963z52995|datab
    Info:     11.256      0.596 RR  CELL  add2_magnitude_add9_4_ix28963z52995|cout
    Info:     11.256      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52993|cin
    Info:     11.336      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52993|cout
    Info:     11.336      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52991|cin
    Info:     11.416      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52991|cout
    Info:     11.416      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52989|cin
    Info:     11.496      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52989|cout
    Info:     11.496      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52987|cin
    Info:     11.576      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52987|cout
    Info:     11.576      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52985|cin
    Info:     11.656      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52985|cout
    Info:     11.656      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52983|cin
    Info:     11.736      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52983|cout
    Info:     11.736      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52925|cin
    Info:     11.816      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52925|cout
    Info:     11.816      0.000 FF    IC  ix28963z52924|cin
    Info:     12.274      0.458 FR  CELL  ix28963z52924|combout
    Info:     12.568      0.294 RR    IC  ix29960z52923|datad
    Info:     12.746      0.178 RR  CELL  ix29960z52923|combout
    Info:     12.746      0.000 RR    IC  reg_r3_magnitude_8_|datain
    Info:     12.842      0.096 RR  CELL  r3_magnitude[8]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  r3_magnitude[8]
    Info: 
    Info: Data Arrival Time  :    12.842
    Info: Data Required Time :     3.966
    Info: Slack              :    -8.876 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #3: Setup slack is -8.823 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid_bits_stage1[1]
    Info: To Node      : r3_magnitude[9]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.932      2.932  R        clock network delay
    Info:      3.209      0.277     uTco  valid_bits_stage1[1]
    Info:      3.209      0.000 FF  CELL  reg_valid_bits_stage1_1_|regout
    Info:      4.684      1.475 FF    IC  ix28963z52951|datad
    Info:      4.862      0.178 FF  CELL  ix28963z52951|combout
    Info:      5.715      0.853 FF    IC  ix28963z52949|datac
    Info:      5.993      0.278 FF  CELL  ix28963z52949|combout
    Info:      7.238      1.245 FF    IC  ix28963z52948|dataa
    Info:      7.755      0.517 FR  CELL  ix28963z52948|cout
    Info:      7.755      0.000 RR    IC  ix28963z52941|cin
    Info:      7.835      0.080 RF  CELL  ix28963z52941|cout
    Info:      7.835      0.000 FF    IC  ix28963z52934|cin
    Info:      7.915      0.080 FR  CELL  ix28963z52934|cout
    Info:      7.915      0.000 RR    IC  ix28963z52933|cin
    Info:      8.373      0.458 RR  CELL  ix28963z52933|combout
    Info:      9.434      1.061 RR    IC  ix28963z52996|datac
    Info:      9.756      0.322 RR  CELL  ix28963z52996|combout
    Info:     10.607      0.851 RR    IC  add2_magnitude_add9_4_ix28963z52995|datab
    Info:     11.203      0.596 RR  CELL  add2_magnitude_add9_4_ix28963z52995|cout
    Info:     11.203      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52993|cin
    Info:     11.283      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52993|cout
    Info:     11.283      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52991|cin
    Info:     11.363      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52991|cout
    Info:     11.363      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52989|cin
    Info:     11.443      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52989|cout
    Info:     11.443      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52987|cin
    Info:     11.523      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52987|cout
    Info:     11.523      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52985|cin
    Info:     11.603      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52985|cout
    Info:     11.603      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52983|cin
    Info:     11.683      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52983|cout
    Info:     11.683      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52925|cin
    Info:     11.763      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52925|cout
    Info:     11.763      0.000 FF    IC  ix28963z52924|cin
    Info:     12.221      0.458 FR  CELL  ix28963z52924|combout
    Info:     12.515      0.294 RR    IC  ix28963z52923|datad
    Info:     12.693      0.178 RR  CELL  ix28963z52923|combout
    Info:     12.693      0.000 RR    IC  reg_r3_magnitude_9_|datain
    Info:     12.789      0.096 RR  CELL  r3_magnitude[9]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  r3_magnitude[9]
    Info: 
    Info: Data Arrival Time  :    12.789
    Info: Data Required Time :     3.966
    Info: Slack              :    -8.823 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #4: Setup slack is -8.823 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid_bits_stage1[1]
    Info: To Node      : r3_magnitude[8]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.932      2.932  R        clock network delay
    Info:      3.209      0.277     uTco  valid_bits_stage1[1]
    Info:      3.209      0.000 FF  CELL  reg_valid_bits_stage1_1_|regout
    Info:      4.684      1.475 FF    IC  ix28963z52951|datad
    Info:      4.862      0.178 FF  CELL  ix28963z52951|combout
    Info:      5.715      0.853 FF    IC  ix28963z52949|datac
    Info:      5.993      0.278 FF  CELL  ix28963z52949|combout
    Info:      7.238      1.245 FF    IC  ix28963z52948|dataa
    Info:      7.755      0.517 FR  CELL  ix28963z52948|cout
    Info:      7.755      0.000 RR    IC  ix28963z52941|cin
    Info:      7.835      0.080 RF  CELL  ix28963z52941|cout
    Info:      7.835      0.000 FF    IC  ix28963z52934|cin
    Info:      7.915      0.080 FR  CELL  ix28963z52934|cout
    Info:      7.915      0.000 RR    IC  ix28963z52933|cin
    Info:      8.373      0.458 RR  CELL  ix28963z52933|combout
    Info:      9.434      1.061 RR    IC  ix28963z52996|datac
    Info:      9.756      0.322 RR  CELL  ix28963z52996|combout
    Info:     10.607      0.851 RR    IC  add2_magnitude_add9_4_ix28963z52995|datab
    Info:     11.203      0.596 RR  CELL  add2_magnitude_add9_4_ix28963z52995|cout
    Info:     11.203      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52993|cin
    Info:     11.283      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52993|cout
    Info:     11.283      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52991|cin
    Info:     11.363      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52991|cout
    Info:     11.363      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52989|cin
    Info:     11.443      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52989|cout
    Info:     11.443      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52987|cin
    Info:     11.523      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52987|cout
    Info:     11.523      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52985|cin
    Info:     11.603      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52985|cout
    Info:     11.603      0.000 FF    IC  add2_magnitude_add9_4_ix28963z52983|cin
    Info:     11.683      0.080 FR  CELL  add2_magnitude_add9_4_ix28963z52983|cout
    Info:     11.683      0.000 RR    IC  add2_magnitude_add9_4_ix28963z52925|cin
    Info:     11.763      0.080 RF  CELL  add2_magnitude_add9_4_ix28963z52925|cout
    Info:     11.763      0.000 FF    IC  ix28963z52924|cin
    Info:     12.221      0.458 FR  CELL  ix28963z52924|combout
    Info:     12.515      0.294 RR    IC  ix29960z52923|datad
    Info:     12.693      0.178 RR  CELL  ix29960z52923|combout
    Info:     12.693      0.000 RR    IC  reg_r3_magnitude_8_|datain
    Info:     12.789      0.096 RR  CELL  r3_magnitude[8]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  r3_magnitude[8]
    Info: 
    Info: Data Arrival Time  :    12.789
    Info: Data Required Time :     3.966
    Info: Slack              :    -8.823 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #5: Setup slack is -8.584 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : valid_bits_stage1[2]
    Info: To Node      : r1[9]
    Info: Launch Clock : i_clock
    Info: Latch Clock  : i_clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.932      2.932  R        clock network delay
    Info:      3.209      0.277     uTco  valid_bits_stage1[2]
    Info:      3.209      0.000 RR  CELL  reg_valid_bits_stage1_2_|regout
    Info:      4.706      1.497 RR    IC  ix42053z52962|dataa
    Info:      5.161      0.455 RF  CELL  ix42053z52962|combout
    Info:      5.700      0.539 FF    IC  ix42053z52961|datac
    Info:      5.978      0.278 FF  CELL  ix42053z52961|combout
    Info:      7.127      1.149 FF    IC  add1_add8_1_ix42053z52960|datab
    Info:      7.622      0.495 FF  CELL  add1_add8_1_ix42053z52960|cout
    Info:      7.622      0.000 FF    IC  add1_add8_1_ix42053z52953|cin
    Info:      7.702      0.080 FR  CELL  add1_add8_1_ix42053z52953|cout
    Info:      7.702      0.000 RR    IC  add1_add8_1_ix42053z52946|cin
    Info:      7.782      0.080 RF  CELL  add1_add8_1_ix42053z52946|cout
    Info:      7.782      0.000 FF    IC  add1_add8_1_ix42053z52939|cin
    Info:      8.240      0.458 FF  CELL  add1_add8_1_ix42053z52939|combout
    Info:      9.104      0.864 FF    IC  add3_add11_0_ix35831z52929|dataa
    Info:      9.724      0.620 FR  CELL  add3_add11_0_ix35831z52929|cout
    Info:      9.724      0.000 RR    IC  add3_add11_0_ix35831z52928|cin
    Info:      9.804      0.080 RF  CELL  add3_add11_0_ix35831z52928|cout
    Info:      9.804      0.000 FF    IC  add3_add11_0_ix35831z52927|cin
    Info:      9.884      0.080 FR  CELL  add3_add11_0_ix35831z52927|cout
    Info:      9.884      0.000 RR    IC  ix35831z52926|cin
    Info:     10.342      0.458 RF  CELL  ix35831z52926|combout
    Info:     10.888      0.546 FF    IC  add3_add11_0_ix35831z52925|datab
    Info:     11.383      0.495 FR  CELL  add3_add11_0_ix35831z52925|cout
    Info:     11.383      0.000 RR    IC  add3_add11_0_ix35831z52924|cin
    Info:     11.841      0.458 RR  CELL  add3_add11_0_ix35831z52924|combout
    Info:     12.136      0.295 RR    IC  ix43050z52923|datac
    Info:     12.458      0.322 RR  CELL  ix43050z52923|combout
    Info:     12.458      0.000 RR    IC  reg_r1_9_|datain
    Info:     12.554      0.096 RR  CELL  r1[9]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.932      2.932  R        clock network delay
    Info:      3.970      0.038     uTsu  r1[9]
    Info: 
    Info: Data Arrival Time  :    12.554
    Info: Data Required Time :     3.970
    Info: Slack              :    -8.584 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Evaluation of Tcl script uw-chip-synth-quartus-timing.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Sat Mar 26 22:53:04 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_asm kirsch
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:53:04 2016
Info: Command: quartus_asm kirsch
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 292 megabytes
    Info: Processing ended: Sat Mar 26 22:53:06 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_eda kirsch --simulation --tool=modelsim --format=vhdl
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:53:07 2016
Info: Command: quartus_eda kirsch --simulation=on --tool=modelsim --format=vhdl
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "kirsch.vho" and "kirsch_vhd.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sat Mar 26 22:53:07 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_eda kirsch --simulation --tool=modelsim --format=verilog
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Mar 26 22:53:08 2016
Info: Command: quartus_eda kirsch --simulation=on --tool=modelsim --format=verilog
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "kirsch.vo" and "kirsch_v.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sat Mar 26 22:53:09 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "altera".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera /opt-src/CMC/local/maagaard/kits-sim/altera/altera 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "altera_mf".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap altera_mf /opt-src/CMC/local/maagaard/kits-sim/altera/altera_mf 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "lpm".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap lpm /opt-src/CMC/local/maagaard/kits-sim/altera/lpm 
Modifying modelsim.ini
 ** Warning: (vlib-34) Library already exists at "cycloneii".
 QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap cycloneii /opt-src/CMC/local/maagaard/kits-sim/altera/cycloneii 
Modifying modelsim.ini

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 22:53:09 on Mar 26,2016
vcom -93 "+acc" -work work-msim mem.vhd kirsch_synth_pkg.vhd kirsch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling package state_pkg
-- Loading package state_pkg
-- Loading package kirsch_synth_pkg
-- Compiling package max_pkg
-- Loading package max_pkg
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Loading entity mem
End time: 22:53:09 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 22:53:10 on Mar 26,2016
vcom -93 "+acc" -work work-msim uw_tmp/kirsch_chip.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package cycloneii_atom_pack
-- Loading package cycloneii_components
-- Compiling entity kirsch
-- Compiling architecture structure of kirsch
End time: 22:53:10 on Mar 26,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.v
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/kirsch_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
