{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:08:27 2018 " "Info: Processing started: Thu Dec 20 10:08:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mem4b -c Mem4b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mem4b -c Mem4b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iKEY\[0\] memory memory RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"iKEY\[0\]\" Internal fmax is restricted to 200.0 MHz between source memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X84_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X84_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X84_Y4; Fanout = 0; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.684 ns + Shortest memory " "Info: + Shortest clock path from clock \"iKEY\[0\]\" to destination memory is 3.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.635 ns) 3.684 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X84_Y4 0 " "Info: 2: + IC(2.207 ns) + CELL(0.635 ns) = 3.684 ns; Loc. = M4K_X84_Y4; Fanout = 0; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 40.09 % ) " "Info: Total cell delay = 1.477 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.207 ns ( 59.91 % ) " "Info: Total interconnect delay = 2.207 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.684 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.709 ns - Longest memory " "Info: - Longest clock path from clock \"iKEY\[0\]\" to source memory is 3.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.660 ns) 3.709 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X84_Y4 1 " "Info: 2: + IC(2.207 ns) + CELL(0.660 ns) = 3.709 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 40.50 % ) " "Info: Total cell delay = 1.502 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.207 ns ( 59.50 % ) " "Info: Total interconnect delay = 2.207 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.684 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.684 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg1 iSW\[1\] iKEY\[0\] 3.154 ns memory " "Info: tsu for memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"iSW\[1\]\", clock pin = \"iKEY\[0\]\") is 3.154 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.829 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[1\] 1 PIN PIN_AB26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 8; PIN Node = 'iSW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.855 ns) + CELL(0.142 ns) 6.829 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X84_Y4 4 " "Info: 2: + IC(5.855 ns) + CELL(0.142 ns) = 6.829 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { iSW[1] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 14.26 % ) " "Info: Total cell delay = 0.974 ns ( 14.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.855 ns ( 85.74 % ) " "Info: Total interconnect delay = 5.855 ns ( 85.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.829 ns" { iSW[1] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.829 ns" { iSW[1] {} iSW[1]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.855ns } { 0.000ns 0.832ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.710 ns - Shortest memory " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination memory is 3.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.661 ns) 3.710 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X84_Y4 4 " "Info: 2: + IC(2.207 ns) + CELL(0.661 ns) = 3.710 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 40.51 % ) " "Info: Total cell delay = 1.503 ns ( 40.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.207 ns ( 59.49 % ) " "Info: Total interconnect delay = 2.207 ns ( 59.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.829 ns" { iSW[1] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.829 ns" { iSW[1] {} iSW[1]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.855ns } { 0.000ns 0.832ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX2_D\[3\] RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg 16.313 ns memory " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX2_D\[3\]\" through memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg\" is 16.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.710 ns + Longest memory " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source memory is 3.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.661 ns) 3.710 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X84_Y4 4 " "Info: 2: + IC(2.207 ns) + CELL(0.661 ns) = 3.710 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 40.51 % ) " "Info: Total cell delay = 1.503 ns ( 40.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.207 ns ( 59.49 % ) " "Info: Total interconnect delay = 2.207 ns ( 59.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.394 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X84_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y4; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|q_a\[2\] 2 MEM M4K_X84_Y4 7 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X84_Y4; Fanout = 7; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.438 ns) 4.368 ns BinToHex4:bin3\|oHEX0_D\[3\]~3 3 COMB LCCOMB_X76_Y4_N14 1 " "Info: 3: + IC(0.937 ns) + CELL(0.438 ns) = 4.368 ns; Loc. = LCCOMB_X76_Y4_N14; Fanout = 1; COMB Node = 'BinToHex4:bin3\|oHEX0_D\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] BinToHex4:bin3|oHEX0_D[3]~3 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.218 ns) + CELL(2.808 ns) 12.394 ns oHEX2_D\[3\] 4 PIN PIN_AG4 0 " "Info: 4: + IC(5.218 ns) + CELL(2.808 ns) = 12.394 ns; Loc. = PIN_AG4; Fanout = 0; PIN Node = 'oHEX2_D\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.026 ns" { BinToHex4:bin3|oHEX0_D[3]~3 oHEX2_D[3] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.239 ns ( 50.34 % ) " "Info: Total cell delay = 6.239 ns ( 50.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.155 ns ( 49.66 % ) " "Info: Total interconnect delay = 6.155 ns ( 49.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.394 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] BinToHex4:bin3|oHEX0_D[3]~3 oHEX2_D[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.394 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] {} BinToHex4:bin3|oHEX0_D[3]~3 {} oHEX2_D[3] {} } { 0.000ns 0.000ns 0.937ns 5.218ns } { 0.000ns 2.993ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.394 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] BinToHex4:bin3|oHEX0_D[3]~3 oHEX2_D[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.394 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] {} BinToHex4:bin3|oHEX0_D[3]~3 {} oHEX2_D[3] {} } { 0.000ns 0.000ns 0.937ns 5.218ns } { 0.000ns 2.993ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[0\] oHEX0_D\[0\] 12.602 ns Longest " "Info: Longest tpd from source pin \"iSW\[0\]\" to destination pin \"oHEX0_D\[0\]\" is 12.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[0\] 1 PIN PIN_AA23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 8; PIN Node = 'iSW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.555 ns) + CELL(0.438 ns) 7.815 ns BinToHex4:bin1\|oHEX0_D\[0\]~0 2 COMB LCCOMB_X24_Y4_N8 1 " "Info: 2: + IC(6.555 ns) + CELL(0.438 ns) = 7.815 ns; Loc. = LCCOMB_X24_Y4_N8; Fanout = 1; COMB Node = 'BinToHex4:bin1\|oHEX0_D\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { iSW[0] BinToHex4:bin1|oHEX0_D[0]~0 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(2.768 ns) 12.602 ns oHEX0_D\[0\] 3 PIN PIN_AE8 0 " "Info: 3: + IC(2.019 ns) + CELL(2.768 ns) = 12.602 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oHEX0_D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.787 ns" { BinToHex4:bin1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.028 ns ( 31.96 % ) " "Info: Total cell delay = 4.028 ns ( 31.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.574 ns ( 68.04 % ) " "Info: Total interconnect delay = 8.574 ns ( 68.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { iSW[0] BinToHex4:bin1|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { iSW[0] {} iSW[0]~combout {} BinToHex4:bin1|oHEX0_D[0]~0 {} oHEX0_D[0] {} } { 0.000ns 0.000ns 6.555ns 2.019ns } { 0.000ns 0.822ns 0.438ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 iSW\[4\] iKEY\[0\] -2.189 ns memory " "Info: th for memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"iSW\[4\]\", clock pin = \"iKEY\[0\]\") is -2.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.709 ns + Longest memory " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination memory is 3.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 13; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.660 ns) 3.709 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X84_Y4 1 " "Info: 2: + IC(2.207 ns) + CELL(0.660 ns) = 3.709 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 40.50 % ) " "Info: Total cell delay = 1.502 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.207 ns ( 59.50 % ) " "Info: Total interconnect delay = 2.207 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.132 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[4\] 1 PIN PIN_AC26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 8; PIN Node = 'iSW\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.194 ns) + CELL(0.106 ns) 6.132 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X84_Y4 1 " "Info: 2: + IC(5.194 ns) + CELL(0.106 ns) = 6.132 ns; Loc. = M4K_X84_Y4; Fanout = 1; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { iSW[4] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 15.30 % ) " "Info: Total cell delay = 0.938 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.194 ns ( 84.70 % ) " "Info: Total interconnect delay = 5.194 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.132 ns" { iSW[4] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.132 ns" { iSW[4] {} iSW[4]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.194ns } { 0.000ns 0.832ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { iKEY[0] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { iKEY[0] {} iKEY[0]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.207ns } { 0.000ns 0.842ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.132 ns" { iSW[4] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.132 ns" { iSW[4] {} iSW[4]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.194ns } { 0.000ns 0.832ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:08:27 2018 " "Info: Processing ended: Thu Dec 20 10:08:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
