---
title: "ç‚ºä»€éº¼KVMé‡æ–°åˆå§‹åŒ–vCPUæ™‚è¦æ¸…é™¤æ‰€æœ‰stage 2åœ°å€è½‰æ›?"
date: 2024-10-30 12:54:15
summary:
tags:
  - Linux
  - KVM
  - ARMv8
categories: technical
---

> å°æ–¼é€™ç¯‡æˆ‘åŸæœ¬æ˜¯æƒ³è¦å¯«çš„é †ä¸€é»çš„ï¼Œä½†å¯«åˆ°å¾Œä¾†å¯¦åœ¨æ˜¯å¤ªé›œäº†ä¹Ÿå¤ªå¤šèƒŒæ™¯çŸ¥è­˜è¦è£œå……ï¼Œæ‰€ä»¥æœ€å¾Œæ¯”è¼ƒåƒæ˜¯ä¸€ä»½é›œäº‚çš„ç­†è¨˜ğŸ˜… æœ‰èˆˆè¶£çš„äººå¦‚æœæœ‰å•é¡Œæ­¡è¿ä¾†ä¿¡è¨è«–

æ­¤æ–‡ä¸­â€guestâ€èˆ‡â€VMâ€èˆ‡â€guest VMâ€é€™ä¸‰å€‹è©æ˜¯ä¸€æ¨£çš„æ„æ€

Arm Architecture Reference Manualä½¿ç”¨K.aç‰ˆæœ¬

## ä¸€å€‹åœ¨è®€codeé‡åˆ°çš„ç–‘å•

æˆ‘åœ¨çœ‹KVM codeæ™‚çœ‹åˆ°é€™ä¸€éƒ¨åˆ†:

```c
static int kvm_arch_vcpu_ioctl_vcpu_init(struct kvm_vcpu *vcpu,
					 struct kvm_vcpu_init *init)
{

[...]
	/*
	 * Ensure a rebooted VM will fault in RAM pages and detect if the
	 * guest MMU is turned off and flush the caches as needed.
	 *
	 * S2FWB enforces all memory accesses to RAM being cacheable,
	 * ensuring that the data side is always coherent. We still
	 * need to invalidate the I-cache though, as FWB does *not*
	 * imply CTR_EL0.DIC.
	 */
    // æ­¤vCPUæœ‰è·‘éä¸€æ¬¡äº†ï¼Œä»£è¡¨æ˜¯é‡æ–°åˆå§‹åŒ–
	if (vcpu_has_run_once(vcpu)) {
        // å¦‚æœæ²’æœ‰FEAT_FWBåŠŸèƒ½
		if (!cpus_have_final_cap(ARM64_HAS_STAGE2_FWB))
            // å°±æŠŠæ‰€æœ‰stage2 mappingçµ¦unmap
			stage2_unmap_vm(vcpu->kvm);
		else
			icache_inval_all_pou();
	}

[...]

}
```

ç¾åœ¨éƒ½å…ˆå‡è¨­æ²’æœ‰FEAT_FWBï¼Œæ­¤ç¯‡ä¸è€ƒæ…®æœ‰FWBçš„æƒ…æ³

è€å¯¦èªªï¼Œçœ‹ä¸æ‡‚ç‚ºä»€éº¼é‡æ–°åˆå§‹åŒ–å°±è¦æŠŠstage2çµ¦unmapæ‰ã€‚å…ˆä¾†çœ‹çœ‹è¨»è§£ï¼Œç¬¬ä¸€éƒ¨åˆ†å°±æ˜¯é‡å°æ­¤æƒ…æ³:

> Ensure a rebooted VM will fault in RAM pages

ã€Œåœ¨VM(å’ŒvCPU)é‡é–‹æ©Ÿçš„æƒ…æ³ä¸‹ï¼Œç¢ºä¿vCPUé‡æ–°page faultï¼Œå†æ¬¡å»ºç«‹stage 2 mappingã€\
å…¶å¯¦åªæ˜¯æè¿°åœ¨åšçš„äº‹æƒ…ï¼Œä¸¦æ²’æœ‰è§£é‡‹åŸå› 

> and detect if the guest MMU is turned off and flush the caches as needed

ã€Œåµæ¸¬guestæ˜¯å¦å°‡MMUé—œé–‰ï¼Œä¸¦æŠŠè©²flushçš„çµ¦flushæ‰ (i.e. æŠŠé«’æ•¸æ“šå¯«å›)ã€

é¦–å…ˆï¼Œé€™è£¡æ²’æœ‰ç¨‹å¼åœ¨â€åµæ¸¬â€ guestæœ‰æ²’æœ‰æŠŠMMUé—œæ‰ï¼Œæ‰€ä»¥é€™éƒ¨åˆ†ä¸çŸ¥æ‰€äº‘ï¼Œå¾Œé¢èªªé©æ™‚åœ°æŠŠé«’æ•¸æ“šå¯«å›ï¼Œè½èµ·ä¾†å¥½åƒæœ‰å¿…è¦ï¼Œä½†æ˜¯ä»€éº¼æ™‚å€™éœ€è¦å‘¢? ä¹Ÿæ²’æœ‰è§£é‡‹

## Mailing Listæ€éº¼èªª

é‡åˆ°ç¨‹å¼çœ‹ä¸æ‡‚çš„æ™‚å€™å°±æ˜¯æŒ–mailing listçš„æ™‚å€™äº†ï¼Œ`git blame` ç„¶å¾Œçœ‹ä¸€ä¸‹commité€šå¸¸å°±å¯ä»¥é€£åˆ°ç•¶åˆçš„email threadï¼Œé€™å¹¾è¡Œç¨‹å¼ç¶“éäº†å¹¾æ¬¡çš„ä¿®æ”¹ï¼Œè¨è«–æ¯”è¼ƒå®Œæ•´çš„æ˜¯[é€™ä¸²](https://lore.kernel.org/all/20200415072835.1164-1-yuzenghui@huawei.com/)ï¼Œå…¶ä¸­Alexandru Eliseièªªäº†ç‚ºä»€éº¼ç•¶åˆChristoffer Dallè¦åŠ ä¸Š`stage2_unmap_vm`:

> I had a chat with Christoffer about stage2_unmap_vm, and as I understood it, the purpose was to make sure that any changes made by userspace were seen by the guest while the MMU is off. When a stage 2 fault happens, we do clean+inval on the dcache, or inval on the icache if it was an exec fault. This means that whatever the host userspace writes while the guest is shut down and is still in the cache, the guest will be able to read/execute.
>
> This can be relevant if the guest relocates the kernel and overwrites the original image location, and userspace copies the original kernel image back in before restarting the vm.

æ‰€ä»¥èªªunmapçš„ç”¨æ„æ˜¯è¦è®“guesté‡é–‹æ©Ÿå†æ¬¡é‹è¡Œæ™‚èƒ½å¤ çœ‹è¦‹userspace (åœ¨è·‘guestä¹‹å‰) æ‰€æ›´æ”¹çš„è¨˜æ†¶é«”å…§å®¹ï¼Œå…·é«”çš„ä¾‹å­æ˜¯guest relocate kernelï¼Œä¸¦æŠŠåŸæœ¬kernelçš„ä½ç½®çµ¦å¯«äº†åˆ¥çš„æ±è¥¿ï¼Œæ¥è‘—host userspaceæŠŠVMæš«åœï¼ŒæŠŠkernel imageå¯«å›åŸæœ¬çš„åœ°æ–¹ï¼Œæ¥è‘—é‡æ–°é–‹æ©Ÿã€‚

## åˆ†æ

æœ‰äº†ä»¥ä¸Šçš„è£œå……ä¹‹å¾Œå…ˆä¾†æ•´ç†ä¸€ä¸‹é€™å€‹éç¨‹ç™¼ç”Ÿäº†ä»€éº¼äº‹

1. guestæ­£å¸¸é‹è¡Œï¼Œè®€å¯«è¨˜æ†¶é«”

2. å› interrupt, exceptionç­‰å› ç´ åˆ‡æ›å›userspace

3. userspaceæš«åœguestï¼Œä¸¦ä¸”æ‰“ç®—å°‡VMé‡æ–°é–‹æ©Ÿï¼Œæ‰€ä»¥é‡ç½®ä¸¦æ”¹å¯«äº†æ‰€æœ‰çš„guest memoryï¼ŒvCPUæš«å­˜å™¨ç­‰ç­‰

4. userspaceå‘¼å«KVM APIä¾†é‡æ–°initè©²vCPU

5. guesté‡æ–°é–‹å§‹åŸ·è¡Œï¼Œé‡é–‹æ©Ÿé–‹å§‹åŸ·è¡Œæ™‚ï¼Œguestçš„MMUæ˜¯é—œæ‰çš„

é€™å€‹éç¨‹ä¸­ï¼Œä¹çœ‹ä¹‹ä¸‹å¦‚æœKVMä»€éº¼éƒ½ä¸åšï¼Œå¯èƒ½æœƒæœ‰2å€‹å•é¡Œ:

1. gueståœ¨è¢«æš«åœä¹‹å‰(ç¬¬1æ­¥)å› ç‚ºä½¿ç”¨èˆ‡hostä¸åŒçš„address spaceï¼Œæ‰€ä»¥coherencyè¢«æ‰“ç ´ï¼Œæ¥è‘—å‡ºç¾ä»¥ä¸‹ç‹€æ³

   1. ç¬¬ä¸€æ­¥æ™‚guestå­˜å–Xè™›æ“¬ä½å€ï¼Œå…¶å¯¦é«”ä½å€ç‚ºPï¼Œæ‰€ä»¥X(P)å­˜åœ¨æ–¼cacheä¸­

   2. ç¬¬ä¸‰æ­¥æ™‚hostæ”¹å¯«guestè¨˜æ†¶é«”ï¼Œå­˜å–äº†Yè™›æ“¬ä½å€ï¼Œå…¶å¯¦é«”ä½å€ä¹Ÿç‚ºPï¼Œæ‰€ä»¥Y(P)å’ŒX(P)å­˜åœ¨æ–¼cacheä¸­

   3. ç¡¬é«”æ±ºå®šæŠŠY(P) cleanåˆ°ä¸»è¨˜æ†¶é«”ï¼Œä¸¦ä¸”invalidate

   4. ç¡¬é«”æ±ºå®šæŠŠX(P) cleanåˆ°ä¸»è¨˜æ†¶é«”ï¼Œä¸¦ä¸”invalidateï¼Œçµæœæœ€å¾Œä¸»è¨˜æ†¶é«”å¾—åˆ°èˆŠçš„æ•¸æ“šï¼Œcacheä¸­çš„æ–°æ•¸æ“šä¹Ÿæ²’äº†

2. gueståœ¨ç¬¬5æ­¥æ™‚å­˜å–åˆ°èˆŠçš„å€¼(guestè¢«æš«åœå‰çš„å€¼)ï¼Œè€Œä¸æ˜¯ç¬¬3æ­¥hostæ”¹å¯«çš„å€¼

   1. ç¬¬ä¸€æ­¥æ™‚guestå­˜å–è¨˜æ†¶é«”ï¼Œå…§å®¹å­˜åœ¨cacheä¸­ï¼Œä¹Ÿè¢«ç¡¬é«”flushåˆ°ä¸»è¨˜æ†¶é«”

   2. ç¬¬ä¸‰æ­¥æ™‚hostæ”¹å¯«äº†guestçš„è¨˜æ†¶é«”ï¼Œä½†æ˜¯å…§å®¹åªè¢«å­˜åœ¨cacheä¸­ï¼Œæ²’æœ‰è¢«ç¡¬é«”flushåˆ°ä¸»è¨˜æ†¶é«”

   3. ç¬¬äº”æ­¥guesté‡æ–°åŸ·è¡Œæ™‚ï¼Œå› ç‚ºæ²’æœ‰æ‰“é–‹MMUï¼Œå°è‡´CPUç›´æ¥å¾ä¸»è¨˜æ†¶é«”å­˜å–è³‡æ–™ï¼Œå°±æ‹¿åˆ°äº†èˆŠçš„è³‡æ–™

### å•é¡Œ1

å…ˆä¾†çœ‹çœ‹å•é¡Œ1æœ‰æ²’æœ‰å¯èƒ½å‡ºç¾ï¼Œæ­¤ç‹€æ³è¦åˆ†æˆ2å€‹caseä¾†è¨è«–:

ç¬¬ä¸€ï¼Œå¦‚æœguestçš„memory access attributesèˆ‡hostç›¸åŒï¼Œé‚£æ¯”è¼ƒç°¡å–®

```plain
D8.17.1 Data and unified caches

R_JHVQL
For data and unified caches, if all data accesses to an address do not use mismatched memory attributes, then the 
use of address translation is transparent to any data access to the address.

I_FHPPX
The properties of data and unified caches are consistent with implementing the caches as physically-indexed, 
physically-tagged caches.

D8.17.2 Instruction caches

R_YXNGL & R_LYZYY
If all instruction fetches to an address do not use mismatched memory attributes, then the use of address 
translation is transparent to any instruction fetch to the address.
```

åœ¨é€™å€‹æƒ…æ³ä¸‹cacheå°±åƒæ˜¯PIPTä¸€æ¨£ï¼Œä¸æœƒæœ‰ä¸åŒVAé€ æˆçš„coherencyå•é¡Œï¼Œorderingæ–¹é¢ä¹Ÿä¸æœƒæœ‰å•é¡Œï¼Œå› ç‚ºexception levelåˆ‡æ›å±¬æ–¼ä¸€ç¨®context synchronization eventï¼Œä¿è­‰äº†guestèˆ‡hostå­˜å–è¨˜æ†¶é«”çš„é †åºã€‚ä¸éï¼Œå› ç‚ºinstruction cacheèˆ‡data cacheæ˜¯æ²’æœ‰ç¡¬é«”coherentä¿è­‰çš„ï¼ŒKVMåœ¨é‡æ–°å•Ÿå‹•vCPUä¹‹å‰å¿…é ˆè¦invalidate instruction cacheã€‚

ç¬¬äºŒï¼Œå¦‚æœguestçš„memory access attributesèˆ‡hostä¸åŒï¼Œå…¶å¯¦ä¹Ÿä¸æœƒæœ‰å•é¡Œï¼Œå³ä½¿æœ‰ä»¥ä¸‹æ•˜è¿°:

```plain
B2.15.1.2 Non-shareable Normal memory
A location in Normal memory with the Non-shareable attribute does not require the hardware to make data accesses 
by different observers coherent, unless the memory is Non-cacheable. For a Non-shareable location, if other 
observers share the memory system, software must use cache maintenance instructions, if the presence of caches 
might lead to coherency issues when communicating between the observers. This cache maintenance requirement 
is in addition to the barrier operations that are required to ensure memory ordering.
```

hostå·²çŸ¥æœƒä½¿ç”¨inner cacheable, inner shareableï¼Œçµ¦guestçš„stage 2æœƒä¹Ÿæ˜¯inner shareableï¼Œæ‰€ä»¥guestæœ€çµ‚ä½¿ç”¨çš„ä¸æœƒæ˜¯non-shareableï¼Œæ‰€ä»¥ä¹Ÿä¸æœƒé€ æˆcoherencyå•é¡Œï¼Œstage 1å’Œstage 2 shareabilityåˆä½µçš„æ–¹å¼åƒç…§å¦‚ä¸‹:

{% asset_img "image.png" "" %}

{% asset_img "image1.png" "" %}

é‚£æ—¢ç„¶hostèˆ‡guestéƒ½æ˜¯ä½¿ç”¨inner shareableï¼Œå¯ä»¥çœ‹åˆ°:

```plain
B2.15.1.1.1 Shareable, Inner Shareable, and Outer Shareable Normal memory
Each Inner Shareability domain contains a set of observers that are data coherent for each member of that set for 
data accesses with the Inner Shareable attribute made by any member of that set.
```

å¦¥å¦¥çš„ï¼Œé‚„æ˜¯è¦flush instruction cacheå°±æ˜¯äº†

é€™é‚Šæ²’æœ‰è¨è«–cacheabilityæ˜¯å› ç‚ºby definitionå•é¡Œå°±èªªhostèˆ‡guestéƒ½ä½¿ç”¨cacheå­˜å–äº†ï¼Œæ‰€ä»¥ä¸€å®šæ˜¯inner cacheableï¼Œç•¢ç«Ÿä¸€å€‹ä½œæ¥­ç³»çµ±æ˜¯è¢«é æœŸè·‘åœ¨åŒä¸€å€‹inner shareability domainä¸­çš„ã€‚

é‡æ¸…ä¸€ä¸‹ï¼Œä»¥ä¸‹æ•˜è¿°æ‰€èªªéœ€è¦cache maintenanceæ˜¯åœ¨æœ‰ä»»æ„cacheabilityçš„æƒ…æ³ï¼Œè€Œç¾åœ¨guest & hostéƒ½æ˜¯inner cacheableæ‰€ä»¥æ²’å•é¡Œ

```plain
D8.17.3 Cache maintenance requirements due to changing memory region attributes
The behaviors caused by mismatched memory attributes mean that if any of the following changes are made to the 
Inner Cacheability or Outer Cacheability attributes in translation table entries, then software is required to ensure 
that any cached copies of affected locations are removed from the caches, typically by cleaning and invalidating the 
locations from the cache levels that might hold copies of the locations affected by the attribute change:
â€¢ A change from Write-Back to Write-Through.
â€¢ A change from Write-Back to Non-cacheable.
â€¢ A change from Write-Through to Non-cacheable.
â€¢ A change from Write-Through to Write-Back.
```

### å•é¡Œ2

é€™å€‹å°±æ˜¯mailing listä¸Šä¸»è¦åœ¨è¨è«–çš„ç‹€æ³ï¼Œé‚£ä¹Ÿç¢ºå¯¦æœƒç™¼ç”Ÿï¼Œæˆ‘åœ¨ä¸Šé¢è²¼çš„mailing listé‚£ä¸€æ®µä¸­è¬›åˆ°ä¹‹æ‰€ä»¥æŠŠstage 2çµ¦unmapæ‰æ˜¯å› ç‚ºå¦‚æ­¤ä¸€ä¾†gueståœ¨é‡æ–°åŸ·è¡Œçš„æ™‚å€™å°±æœƒä¸æ–·çš„stage 2 page faultï¼Œè€ŒKVMåœ¨è™•ç†page faultæ™‚æœƒä½¿ç”¨VAä¾†clean + invalidate cache to PoCï¼Œè€Œåœ¨åšæ­¤cache maintenanceæ™‚:

```plain
D7.5.9.5 Effects of instructions that operate by VA to the PoC
For Normal memory that is not Inner Non-cacheable, Outer Non-cacheable, cache maintenance instructions that 
operate by VA to the PoC must affect the caches of other PEs in the shareability domain described by the shareability 
attributes of the VA supplied with the instruction.
```

ä¹Ÿå°±æ˜¯èªªæ‰€æœ‰CPUåªè¦ä½¿ç”¨inner/non shareableéƒ½æœƒçœ‹åˆ°clean + invalidateçš„æ•ˆæœ~~(å› ç‚ºæ²’æœ‰non shareableçš„æƒ…æ³)~~

é‚£ä¸€å®šè¦unmapå—? ä¸èƒ½åªclean + invalidateå—? æˆ‘çŒœæƒ³åªæ˜¯é€™æ¨£å¯ä»¥é”åˆ°lazy cache maintenanceçš„æ•ˆæœï¼Œå…©å€‹åšæ³•è¦ä»˜å‡ºçš„workå¦‚ä¸‹ï¼š

unmap:

- çˆ¬æ•´å€‹guest s2ä¸¦ä¸”æ¸…ç©ºstage 2 page tables

- guestæ¯å­˜å–ä¸€å€‹pageå°±page faultä¸¦ä¸”clean + invalidate

clean + invalidate

- çˆ¬æ•´å€‹guest s2ä¸¦ä¸”ç‚ºæ•´å€‹VAåšclean + invalidate

ç©¶ç«Ÿæ€æ¨£æ˜¯æ¯”è¼ƒåˆ’ç®—ä¹Ÿæ˜¯å€‹æœ‰è¶£çš„å•é¡Œï¼Œä¸éæˆ‘çŒœï¼Œç•¶æ™‚é¸æ“‡unmapçš„å…¶ä¸­ä¸€å€‹åŸå› æ˜¯å¯¦ä½œæ¯”è¼ƒç°¡å–®XD

## èƒŒæ™¯çŸ¥è­˜

- Linuxå‡è¨­å…¶æ§åˆ¶çš„æ‰€æœ‰CPUå‡è™•æ–¼åŒä¸€å€‹inner shareability domainï¼ŒARMæ¶æ§‹ä¹Ÿåšæ­¤å‡è¨­

- Linuxä½¿ç”¨çš„normal memory attributesç‚ºInner Shareable, Inner Write-Back Cacheable Non-transient Outer Write-Back Cacheable Non-transient

- device memoryä¸æœƒè¢«ç·©å­˜åˆ°cacheä¸­

- åœ¨æœ‰stage 2 translationçš„æƒ…å½¢ä¹‹ä¸‹ï¼Œstage 1 translationçš„attributes (guestæ§åˆ¶)æœƒå’ŒKVMæ§åˆ¶çš„stage 2 translation attributesåˆä½µ

## ç›¸é—œçš„ARM Architecture Reference Manualç« ç¯€

- B2.12 Caches and memory hierarchy

- B2.15 Memory types and attributes

- B2.16 Mismatched memory attributes

- D7.5 Cache support

- D8.2.12 The effects of disabling an address translation stage

- D8.6 Memory region attributes

- D8.17 Caches

