Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 13 15:37:11 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.224    -1930.680                    661                  928        0.244        0.000                      0                  928        3.750        0.000                       0                   396  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -6.224    -1930.680                    661                  928        0.244        0.000                      0                  928        3.750        0.000                       0                   396  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          661  Failing Endpoints,  Worst Slack       -6.224ns,  Total Violation    -1930.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.224ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[922]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.123ns  (logic 9.399ns (58.294%)  route 6.724ns (41.706%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[4]
                         net (fo=2, routed)           0.771    18.735    beta/alu_system/out0__1_n_101
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.124    18.859 r  beta/alu_system/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    18.859    beta/alu_system/out0_carry__0_i_3_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.409 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.409    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.648 r  beta/alu_system/out0_carry__1/O[2]
                         net (fo=1, routed)           0.736    20.385    memory_unit/instruction_memory/M_registers_q_reg[27]_0[2]
    SLICE_X57Y73         LUT5 (Prop_lut5_I3_O)        0.302    20.687 r  memory_unit/instruction_memory/M_registers_q[986]_i_1_comp/O
                         net (fo=7, routed)           0.561    21.248    beta/regfile_system/M_registers_q_reg[954]_0
    SLICE_X56Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[922]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.428    14.832    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[922]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)       -0.030    15.025    beta/regfile_system/M_registers_q_reg[922]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -21.248    
  -------------------------------------------------------------------
                         slack                                 -6.224    

Slack (VIOLATED) :        -6.141ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.048ns  (logic 9.591ns (59.763%)  route 6.457ns (40.237%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[4]
                         net (fo=2, routed)           0.771    18.735    beta/alu_system/out0__1_n_101
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.124    18.859 r  beta/alu_system/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    18.859    beta/alu_system/out0_carry__0_i_3_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.409 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.409    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.523 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.523    beta/alu_system/out0_carry__1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.836 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.459    20.295    memory_unit/instruction_memory/M_registers_q_reg[31]_1[3]
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.306    20.601 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.572    21.173    beta/regfile_system/M_regfile_system_write_data[2]
    SLICE_X51Y81         FDRE                                         r  beta/regfile_system/M_registers_q_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.432    14.836    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  beta/regfile_system/M_registers_q_reg[127]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X51Y81         FDRE (Setup_fdre_C_D)       -0.040    15.033    beta/regfile_system/M_registers_q_reg[127]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -21.173    
  -------------------------------------------------------------------
                         slack                                 -6.141    

Slack (VIOLATED) :        -6.138ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 9.147ns (57.069%)  route 6.881ns (42.931%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.742    18.706    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    19.243 r  beta/alu_system/out0_carry/O[2]
                         net (fo=1, routed)           0.654    19.897    memory_unit/instruction_memory/M_registers_q_reg[947][2]
    SLICE_X57Y70         LUT5 (Prop_lut5_I3_O)        0.302    20.199 f  memory_unit/instruction_memory/M_registers_q[978]_i_2/O
                         net (fo=1, routed)           0.432    20.631    memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.124    20.755 r  memory_unit/instruction_memory/M_registers_q[978]_i_1/O
                         net (fo=7, routed)           0.398    21.153    beta/regfile_system/M_registers_q_reg[946]_0
    SLICE_X55Y69         FDRE                                         r  beta/regfile_system/M_registers_q_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.431    14.835    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  beta/regfile_system/M_registers_q_reg[82]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)       -0.043    15.015    beta/regfile_system/M_registers_q_reg[82]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -21.153    
  -------------------------------------------------------------------
                         slack                                 -6.138    

Slack (VIOLATED) :        -6.132ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.059ns  (logic 9.310ns (57.972%)  route 6.749ns (42.028%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.742    18.706    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.213 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.213    beta/alu_system/out0_carry_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.526 r  beta/alu_system/out0_carry__0/O[3]
                         net (fo=1, routed)           0.549    20.075    memory_unit/instruction_memory/M_registers_q_reg[951][3]
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.306    20.381 r  memory_unit/instruction_memory/M_registers_q[983]_i_1_comp/O
                         net (fo=7, routed)           0.803    21.184    beta/regfile_system/M_registers_q_reg[951]_0
    SLICE_X50Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.425    14.829    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[87]/C
                         clock pessimism              0.272    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)       -0.013    15.053    beta/regfile_system/M_registers_q_reg[87]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -21.184    
  -------------------------------------------------------------------
                         slack                                 -6.132    

Slack (VIOLATED) :        -6.130ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 9.147ns (57.101%)  route 6.872ns (42.899%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.742    18.706    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    19.243 r  beta/alu_system/out0_carry/O[2]
                         net (fo=1, routed)           0.654    19.897    memory_unit/instruction_memory/M_registers_q_reg[947][2]
    SLICE_X57Y70         LUT5 (Prop_lut5_I3_O)        0.302    20.199 f  memory_unit/instruction_memory/M_registers_q[978]_i_2/O
                         net (fo=1, routed)           0.432    20.631    memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.124    20.755 r  memory_unit/instruction_memory/M_registers_q[978]_i_1/O
                         net (fo=7, routed)           0.389    21.144    beta/regfile_system/M_registers_q_reg[946]_0
    SLICE_X55Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.430    14.834    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[114]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.043    15.014    beta/regfile_system/M_registers_q_reg[114]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -21.144    
  -------------------------------------------------------------------
                         slack                                 -6.130    

Slack (VIOLATED) :        -6.129ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[914]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 9.147ns (57.100%)  route 6.872ns (42.900%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.742    18.706    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    19.243 r  beta/alu_system/out0_carry/O[2]
                         net (fo=1, routed)           0.654    19.897    memory_unit/instruction_memory/M_registers_q_reg[947][2]
    SLICE_X57Y70         LUT5 (Prop_lut5_I3_O)        0.302    20.199 f  memory_unit/instruction_memory/M_registers_q[978]_i_2/O
                         net (fo=1, routed)           0.432    20.631    memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.124    20.755 r  memory_unit/instruction_memory/M_registers_q[978]_i_1/O
                         net (fo=7, routed)           0.389    21.144    beta/regfile_system/M_registers_q_reg[946]_0
    SLICE_X55Y68         FDRE                                         r  beta/regfile_system/M_registers_q_reg[914]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.432    14.836    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  beta/regfile_system/M_registers_q_reg[914]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)       -0.043    15.016    beta/regfile_system/M_registers_q_reg[914]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -21.144    
  -------------------------------------------------------------------
                         slack                                 -6.129    

Slack (VIOLATED) :        -6.117ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 9.147ns (57.105%)  route 6.871ns (42.895%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.742    18.706    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    19.243 r  beta/alu_system/out0_carry/O[2]
                         net (fo=1, routed)           0.654    19.897    memory_unit/instruction_memory/M_registers_q_reg[947][2]
    SLICE_X57Y70         LUT5 (Prop_lut5_I3_O)        0.302    20.199 f  memory_unit/instruction_memory/M_registers_q[978]_i_2/O
                         net (fo=1, routed)           0.432    20.631    memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.124    20.755 r  memory_unit/instruction_memory/M_registers_q[978]_i_1/O
                         net (fo=7, routed)           0.388    21.143    beta/regfile_system/M_registers_q_reg[946]_0
    SLICE_X54Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.430    14.834    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[18]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.031    15.026    beta/regfile_system/M_registers_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -21.143    
  -------------------------------------------------------------------
                         slack                                 -6.117    

Slack (VIOLATED) :        -6.117ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[945]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.079ns  (logic 8.962ns (55.739%)  route 7.117ns (44.261%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.513    18.478    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.602 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    18.602    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.829 r  beta/alu_system/out0_carry/O[1]
                         net (fo=1, routed)           0.642    19.471    memory_unit/instruction_memory/M_registers_q_reg[947][1]
    SLICE_X57Y78         LUT5 (Prop_lut5_I3_O)        0.303    19.774 f  memory_unit/instruction_memory/M_registers_q[977]_i_2/O
                         net (fo=1, routed)           0.646    20.420    memory_unit/instruction_memory/M_registers_q[977]_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    20.544 r  memory_unit/instruction_memory/M_registers_q[977]_i_1/O
                         net (fo=7, routed)           0.660    21.204    beta/regfile_system/M_registers_q_reg[945]_0
    SLICE_X59Y82         FDRE                                         r  beta/regfile_system/M_registers_q_reg[945]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.500    14.904    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  beta/regfile_system/M_registers_q_reg[945]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.040    15.087    beta/regfile_system/M_registers_q_reg[945]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                 -6.117    

Slack (VIOLATED) :        -6.108ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 9.147ns (57.069%)  route 6.881ns (42.931%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.742    18.706    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    19.243 r  beta/alu_system/out0_carry/O[2]
                         net (fo=1, routed)           0.654    19.897    memory_unit/instruction_memory/M_registers_q_reg[947][2]
    SLICE_X57Y70         LUT5 (Prop_lut5_I3_O)        0.302    20.199 f  memory_unit/instruction_memory/M_registers_q[978]_i_2/O
                         net (fo=1, routed)           0.432    20.631    memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.124    20.755 r  memory_unit/instruction_memory/M_registers_q[978]_i_1/O
                         net (fo=7, routed)           0.398    21.153    beta/regfile_system/M_registers_q_reg[946]_0
    SLICE_X54Y69         FDRE                                         r  beta/regfile_system/M_registers_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.431    14.835    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  beta/regfile_system/M_registers_q_reg[50]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)       -0.013    15.045    beta/regfile_system/M_registers_q_reg[50]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -21.153    
  -------------------------------------------------------------------
                         slack                                 -6.108    

Slack (VIOLATED) :        -6.104ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[978]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.025ns  (logic 9.147ns (57.080%)  route 6.878ns (42.920%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.541     5.125    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=69, routed)          0.705     6.286    beta/control_system/Q[0]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.806 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.806    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.129 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=65, routed)          0.908     8.037    beta/control_system/read_data_reg[31][1]
    SLICE_X48Y75         MUXF7 (Prop_muxf7_S_O)       0.458     8.495 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.439     8.934    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.299     9.233 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.687     9.920    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.044 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8/O
                         net (fo=64, routed)          0.925    10.969    beta/regfile_system/M_regfile_system_read_address_2[2]
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.093 r  beta/regfile_system/mem_reg_0_15_9_9_i_3/O
                         net (fo=1, routed)           0.000    11.093    beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0
    SLICE_X56Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    11.307 r  beta/regfile_system/mem_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.430    11.737    memory_unit/instruction_memory/M_registers_q[982]_i_5_0[1]
    SLICE_X55Y77         LUT5 (Prop_lut5_I4_O)        0.297    12.034 r  memory_unit/instruction_memory/out0_i_23/O
                         net (fo=4, routed)           0.560    12.593    beta/alu_system/B[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    16.444 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.446    beta/alu_system/out0__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.964 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.742    18.706    beta/alu_system/out0__1_n_105
    SLICE_X53Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    19.243 r  beta/alu_system/out0_carry/O[2]
                         net (fo=1, routed)           0.654    19.897    memory_unit/instruction_memory/M_registers_q_reg[947][2]
    SLICE_X57Y70         LUT5 (Prop_lut5_I3_O)        0.302    20.199 f  memory_unit/instruction_memory/M_registers_q[978]_i_2/O
                         net (fo=1, routed)           0.432    20.631    memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.124    20.755 r  memory_unit/instruction_memory/M_registers_q[978]_i_1/O
                         net (fo=7, routed)           0.395    21.150    beta/regfile_system/M_registers_q_reg[946]_0
    SLICE_X56Y70         FDRE                                         r  beta/regfile_system/M_registers_q_reg[978]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.432    14.836    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  beta/regfile_system/M_registers_q_reg[978]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)       -0.013    15.046    beta/regfile_system/M_registers_q_reg[978]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -21.150    
  -------------------------------------------------------------------
                         slack                                 -6.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclockedge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.228%)  route 0.193ns (57.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.586     1.530    slowclock/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  slowclock/M_ctr_q_reg[26]/Q
                         net (fo=3, routed)           0.193     1.864    slowclockedge/M_last_q_reg_0[0]
    SLICE_X60Y70         FDRE                                         r  slowclockedge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.850     2.040    slowclockedge/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  slowclockedge/M_last_q_reg/C
                         clock pessimism             -0.480     1.561    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.059     1.620    slowclockedge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.587     1.531    slowclock/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.780    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X63Y67         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.855     2.045    slowclock/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.588     1.532    slowclock/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.781    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X63Y66         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.856     2.046    slowclock/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X63Y65         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.857     2.047    slowclock/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.590     1.534    slowclock/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X63Y62         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.859     2.049    slowclock/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X63Y64         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.858     2.048    slowclock/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y63         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.858     2.048    slowclock/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.588     1.532    slowclock/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.778    slowclock/M_ctr_q_reg_n_0_[16]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  slowclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X63Y66         FDRE                                         r  slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.856     2.046    slowclock/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.779    slowclock/M_ctr_q_reg_n_0_[12]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  slowclock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X63Y65         FDRE                                         r  slowclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.857     2.047    slowclock/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.587     1.531    slowclock/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  slowclock/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.777    slowclock/M_ctr_q_reg_n_0_[20]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X63Y67         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.855     2.045    slowclock/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y71   FSM_onehot_M_code_writer_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y71   FSM_onehot_M_code_writer_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y72   FSM_onehot_M_code_writer_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y72   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y71   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y71   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y76   memory_unit/instruction_memory/read_data_reg[26]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y83   memory_unit/instruction_memory/read_data_reg[26]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y83   memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/instruction_memory/ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/instruction_memory/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/instruction_memory/ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/instruction_memory/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y77   memory_unit/data_memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y77   memory_unit/data_memory/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y77   memory_unit/data_memory/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y77   memory_unit/data_memory/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y79   memory_unit/data_memory/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y79   memory_unit/data_memory/mem_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y79   memory_unit/data_memory/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y79   memory_unit/data_memory/mem_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y79   memory_unit/data_memory/mem_reg_0_15_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y79   memory_unit/data_memory/mem_reg_0_15_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   memory_unit/data_memory/mem_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   memory_unit/data_memory/mem_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   memory_unit/data_memory/mem_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   memory_unit/data_memory/mem_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y79   memory_unit/data_memory/mem_reg_0_15_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y79   memory_unit/data_memory/mem_reg_0_15_29_29/SP/CLK



