
Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018c0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080019cc  080019cc  000119cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080019ec  080019ec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080019ec  080019ec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080019ec  080019ec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019ec  080019ec  000119ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080019f0  080019f0  000119f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080019f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08001a00  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08001a00  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e88  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014ee  00000000  00000000  00027ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000930  00000000  00000000  000293b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000888  00000000  00000000  00029ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016559  00000000  00000000  0002a568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009100  00000000  00000000  00040ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083da0  00000000  00000000  00049bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cd961  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025d4  00000000  00000000  000cd9b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080019b4 	.word	0x080019b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080019b4 	.word	0x080019b4

0800014c <HAL_TIM_IC_CaptureCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int16_t counter = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	counter = __HAL_TIM_GET_COUNTER(htim)/4;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800015a:	089b      	lsrs	r3, r3, #2
 800015c:	b21a      	sxth	r2, r3
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <HAL_TIM_IC_CaptureCallback+0x20>)
 8000160:	801a      	strh	r2, [r3, #0]
}
 8000162:	bf00      	nop
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000070 	.word	0x20000070

08000170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000174:	f000 f9a4 	bl	80004c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000178:	f000 f80c 	bl	8000194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800017c:	f000 f8a4 	bl	80002c8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000180:	f000 f84e 	bl	8000220 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8000184:	213c      	movs	r1, #60	; 0x3c
 8000186:	4802      	ldr	r0, [pc, #8]	; (8000190 <main+0x20>)
 8000188:	f001 f918 	bl	80013bc <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800018c:	e7fe      	b.n	800018c <main+0x1c>
 800018e:	bf00      	nop
 8000190:	20000028 	.word	0x20000028

08000194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b090      	sub	sp, #64	; 0x40
 8000198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800019a:	f107 0318 	add.w	r3, r7, #24
 800019e:	2228      	movs	r2, #40	; 0x28
 80001a0:	2100      	movs	r1, #0
 80001a2:	4618      	mov	r0, r3
 80001a4:	f001 fbfe 	bl	80019a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a8:	1d3b      	adds	r3, r7, #4
 80001aa:	2200      	movs	r2, #0
 80001ac:	601a      	str	r2, [r3, #0]
 80001ae:	605a      	str	r2, [r3, #4]
 80001b0:	609a      	str	r2, [r3, #8]
 80001b2:	60da      	str	r2, [r3, #12]
 80001b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001b6:	2301      	movs	r3, #1
 80001b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001c0:	2300      	movs	r3, #0
 80001c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c4:	2301      	movs	r3, #1
 80001c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001c8:	2302      	movs	r3, #2
 80001ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001d2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d8:	f107 0318 	add.w	r3, r7, #24
 80001dc:	4618      	mov	r0, r3
 80001de:	f000 fc63 	bl	8000aa8 <HAL_RCC_OscConfig>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d001      	beq.n	80001ec <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001e8:	f000 f890 	bl	800030c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ec:	230f      	movs	r3, #15
 80001ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f0:	2302      	movs	r3, #2
 80001f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f4:	2300      	movs	r3, #0
 80001f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fe:	2300      	movs	r3, #0
 8000200:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	2102      	movs	r1, #2
 8000206:	4618      	mov	r0, r3
 8000208:	f000 fed0 	bl	8000fac <HAL_RCC_ClockConfig>
 800020c:	4603      	mov	r3, r0
 800020e:	2b00      	cmp	r3, #0
 8000210:	d001      	beq.n	8000216 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000212:	f000 f87b 	bl	800030c <Error_Handler>
  }
}
 8000216:	bf00      	nop
 8000218:	3740      	adds	r7, #64	; 0x40
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
	...

08000220 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b08c      	sub	sp, #48	; 0x30
 8000224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000226:	f107 030c 	add.w	r3, r7, #12
 800022a:	2224      	movs	r2, #36	; 0x24
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f001 fbb8 	bl	80019a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800023c:	4b21      	ldr	r3, [pc, #132]	; (80002c4 <MX_TIM2_Init+0xa4>)
 800023e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000242:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000244:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <MX_TIM2_Init+0xa4>)
 8000246:	2200      	movs	r2, #0
 8000248:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800024a:	4b1e      	ldr	r3, [pc, #120]	; (80002c4 <MX_TIM2_Init+0xa4>)
 800024c:	2200      	movs	r2, #0
 800024e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000250:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <MX_TIM2_Init+0xa4>)
 8000252:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000256:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000258:	4b1a      	ldr	r3, [pc, #104]	; (80002c4 <MX_TIM2_Init+0xa4>)
 800025a:	2200      	movs	r2, #0
 800025c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800025e:	4b19      	ldr	r3, [pc, #100]	; (80002c4 <MX_TIM2_Init+0xa4>)
 8000260:	2200      	movs	r2, #0
 8000262:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000264:	2303      	movs	r3, #3
 8000266:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000268:	2302      	movs	r3, #2
 800026a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800026c:	2301      	movs	r3, #1
 800026e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000270:	2300      	movs	r3, #0
 8000272:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000274:	2300      	movs	r3, #0
 8000276:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8000278:	2302      	movs	r3, #2
 800027a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800027c:	2301      	movs	r3, #1
 800027e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000280:	2300      	movs	r3, #0
 8000282:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000284:	2300      	movs	r3, #0
 8000286:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000288:	f107 030c 	add.w	r3, r7, #12
 800028c:	4619      	mov	r1, r3
 800028e:	480d      	ldr	r0, [pc, #52]	; (80002c4 <MX_TIM2_Init+0xa4>)
 8000290:	f000 fff2 	bl	8001278 <HAL_TIM_Encoder_Init>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800029a:	f000 f837 	bl	800030c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800029e:	2300      	movs	r3, #0
 80002a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002a2:	2300      	movs	r3, #0
 80002a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	4619      	mov	r1, r3
 80002aa:	4806      	ldr	r0, [pc, #24]	; (80002c4 <MX_TIM2_Init+0xa4>)
 80002ac:	f001 fae6 	bl	800187c <HAL_TIMEx_MasterConfigSynchronization>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80002b6:	f000 f829 	bl	800030c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80002ba:	bf00      	nop
 80002bc:	3730      	adds	r7, #48	; 0x30
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	20000028 	.word	0x20000028

080002c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ce:	4b0e      	ldr	r3, [pc, #56]	; (8000308 <MX_GPIO_Init+0x40>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	4a0d      	ldr	r2, [pc, #52]	; (8000308 <MX_GPIO_Init+0x40>)
 80002d4:	f043 0320 	orr.w	r3, r3, #32
 80002d8:	6193      	str	r3, [r2, #24]
 80002da:	4b0b      	ldr	r3, [pc, #44]	; (8000308 <MX_GPIO_Init+0x40>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	f003 0320 	and.w	r3, r3, #32
 80002e2:	607b      	str	r3, [r7, #4]
 80002e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e6:	4b08      	ldr	r3, [pc, #32]	; (8000308 <MX_GPIO_Init+0x40>)
 80002e8:	699b      	ldr	r3, [r3, #24]
 80002ea:	4a07      	ldr	r2, [pc, #28]	; (8000308 <MX_GPIO_Init+0x40>)
 80002ec:	f043 0304 	orr.w	r3, r3, #4
 80002f0:	6193      	str	r3, [r2, #24]
 80002f2:	4b05      	ldr	r3, [pc, #20]	; (8000308 <MX_GPIO_Init+0x40>)
 80002f4:	699b      	ldr	r3, [r3, #24]
 80002f6:	f003 0304 	and.w	r3, r3, #4
 80002fa:	603b      	str	r3, [r7, #0]
 80002fc:	683b      	ldr	r3, [r7, #0]

}
 80002fe:	bf00      	nop
 8000300:	370c      	adds	r7, #12
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	40021000 	.word	0x40021000

0800030c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000310:	b672      	cpsid	i
}
 8000312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000314:	e7fe      	b.n	8000314 <Error_Handler+0x8>
	...

08000318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000318:	b480      	push	{r7}
 800031a:	b085      	sub	sp, #20
 800031c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800031e:	4b15      	ldr	r3, [pc, #84]	; (8000374 <HAL_MspInit+0x5c>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	4a14      	ldr	r2, [pc, #80]	; (8000374 <HAL_MspInit+0x5c>)
 8000324:	f043 0301 	orr.w	r3, r3, #1
 8000328:	6193      	str	r3, [r2, #24]
 800032a:	4b12      	ldr	r3, [pc, #72]	; (8000374 <HAL_MspInit+0x5c>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	f003 0301 	and.w	r3, r3, #1
 8000332:	60bb      	str	r3, [r7, #8]
 8000334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000336:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <HAL_MspInit+0x5c>)
 8000338:	69db      	ldr	r3, [r3, #28]
 800033a:	4a0e      	ldr	r2, [pc, #56]	; (8000374 <HAL_MspInit+0x5c>)
 800033c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000340:	61d3      	str	r3, [r2, #28]
 8000342:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <HAL_MspInit+0x5c>)
 8000344:	69db      	ldr	r3, [r3, #28]
 8000346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800034e:	4b0a      	ldr	r3, [pc, #40]	; (8000378 <HAL_MspInit+0x60>)
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800035a:	60fb      	str	r3, [r7, #12]
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	4a04      	ldr	r2, [pc, #16]	; (8000378 <HAL_MspInit+0x60>)
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800036a:	bf00      	nop
 800036c:	3714      	adds	r7, #20
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr
 8000374:	40021000 	.word	0x40021000
 8000378:	40010000 	.word	0x40010000

0800037c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b088      	sub	sp, #32
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000384:	f107 0310 	add.w	r3, r7, #16
 8000388:	2200      	movs	r2, #0
 800038a:	601a      	str	r2, [r3, #0]
 800038c:	605a      	str	r2, [r3, #4]
 800038e:	609a      	str	r2, [r3, #8]
 8000390:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800039a:	d12b      	bne.n	80003f4 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800039c:	4b17      	ldr	r3, [pc, #92]	; (80003fc <HAL_TIM_Encoder_MspInit+0x80>)
 800039e:	69db      	ldr	r3, [r3, #28]
 80003a0:	4a16      	ldr	r2, [pc, #88]	; (80003fc <HAL_TIM_Encoder_MspInit+0x80>)
 80003a2:	f043 0301 	orr.w	r3, r3, #1
 80003a6:	61d3      	str	r3, [r2, #28]
 80003a8:	4b14      	ldr	r3, [pc, #80]	; (80003fc <HAL_TIM_Encoder_MspInit+0x80>)
 80003aa:	69db      	ldr	r3, [r3, #28]
 80003ac:	f003 0301 	and.w	r3, r3, #1
 80003b0:	60fb      	str	r3, [r7, #12]
 80003b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b4:	4b11      	ldr	r3, [pc, #68]	; (80003fc <HAL_TIM_Encoder_MspInit+0x80>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	4a10      	ldr	r2, [pc, #64]	; (80003fc <HAL_TIM_Encoder_MspInit+0x80>)
 80003ba:	f043 0304 	orr.w	r3, r3, #4
 80003be:	6193      	str	r3, [r2, #24]
 80003c0:	4b0e      	ldr	r3, [pc, #56]	; (80003fc <HAL_TIM_Encoder_MspInit+0x80>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f003 0304 	and.w	r3, r3, #4
 80003c8:	60bb      	str	r3, [r7, #8]
 80003ca:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80003cc:	2303      	movs	r3, #3
 80003ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003d0:	2300      	movs	r3, #0
 80003d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d4:	2300      	movs	r3, #0
 80003d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003d8:	f107 0310 	add.w	r3, r7, #16
 80003dc:	4619      	mov	r1, r3
 80003de:	4808      	ldr	r0, [pc, #32]	; (8000400 <HAL_TIM_Encoder_MspInit+0x84>)
 80003e0:	f000 f9de 	bl	80007a0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2100      	movs	r1, #0
 80003e8:	201c      	movs	r0, #28
 80003ea:	f000 f9a2 	bl	8000732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80003ee:	201c      	movs	r0, #28
 80003f0:	f000 f9bb 	bl	800076a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80003f4:	bf00      	nop
 80003f6:	3720      	adds	r7, #32
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40021000 	.word	0x40021000
 8000400:	40010800 	.word	0x40010800

08000404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000408:	e7fe      	b.n	8000408 <NMI_Handler+0x4>

0800040a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800040e:	e7fe      	b.n	800040e <HardFault_Handler+0x4>

08000410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000414:	e7fe      	b.n	8000414 <MemManage_Handler+0x4>

08000416 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800041a:	e7fe      	b.n	800041a <BusFault_Handler+0x4>

0800041c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000420:	e7fe      	b.n	8000420 <UsageFault_Handler+0x4>

08000422 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000422:	b480      	push	{r7}
 8000424:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000426:	bf00      	nop
 8000428:	46bd      	mov	sp, r7
 800042a:	bc80      	pop	{r7}
 800042c:	4770      	bx	lr

0800042e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800042e:	b480      	push	{r7}
 8000430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000432:	bf00      	nop
 8000434:	46bd      	mov	sp, r7
 8000436:	bc80      	pop	{r7}
 8000438:	4770      	bx	lr

0800043a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800043e:	bf00      	nop
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr

08000446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000446:	b580      	push	{r7, lr}
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800044a:	f000 f87f 	bl	800054c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
	...

08000454 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000458:	4802      	ldr	r0, [pc, #8]	; (8000464 <TIM2_IRQHandler+0x10>)
 800045a:	f001 f85d 	bl	8001518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800045e:	bf00      	nop
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	20000028 	.word	0x20000028

08000468 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr

08000474 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000474:	480c      	ldr	r0, [pc, #48]	; (80004a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000476:	490d      	ldr	r1, [pc, #52]	; (80004ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000478:	4a0d      	ldr	r2, [pc, #52]	; (80004b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800047c:	e002      	b.n	8000484 <LoopCopyDataInit>

0800047e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800047e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000482:	3304      	adds	r3, #4

08000484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000488:	d3f9      	bcc.n	800047e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800048a:	4a0a      	ldr	r2, [pc, #40]	; (80004b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800048c:	4c0a      	ldr	r4, [pc, #40]	; (80004b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800048e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000490:	e001      	b.n	8000496 <LoopFillZerobss>

08000492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000494:	3204      	adds	r2, #4

08000496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000498:	d3fb      	bcc.n	8000492 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800049a:	f7ff ffe5 	bl	8000468 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800049e:	f001 fa5d 	bl	800195c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004a2:	f7ff fe65 	bl	8000170 <main>
  bx lr
 80004a6:	4770      	bx	lr
  ldr r0, =_sdata
 80004a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004b0:	080019f4 	.word	0x080019f4
  ldr r2, =_sbss
 80004b4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004b8:	20000078 	.word	0x20000078

080004bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004bc:	e7fe      	b.n	80004bc <ADC1_2_IRQHandler>
	...

080004c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004c4:	4b08      	ldr	r3, [pc, #32]	; (80004e8 <HAL_Init+0x28>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a07      	ldr	r2, [pc, #28]	; (80004e8 <HAL_Init+0x28>)
 80004ca:	f043 0310 	orr.w	r3, r3, #16
 80004ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004d0:	2003      	movs	r0, #3
 80004d2:	f000 f923 	bl	800071c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004d6:	200f      	movs	r0, #15
 80004d8:	f000 f808 	bl	80004ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004dc:	f7ff ff1c 	bl	8000318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004e0:	2300      	movs	r3, #0
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40022000 	.word	0x40022000

080004ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004f4:	4b12      	ldr	r3, [pc, #72]	; (8000540 <HAL_InitTick+0x54>)
 80004f6:	681a      	ldr	r2, [r3, #0]
 80004f8:	4b12      	ldr	r3, [pc, #72]	; (8000544 <HAL_InitTick+0x58>)
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	4619      	mov	r1, r3
 80004fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000502:	fbb3 f3f1 	udiv	r3, r3, r1
 8000506:	fbb2 f3f3 	udiv	r3, r2, r3
 800050a:	4618      	mov	r0, r3
 800050c:	f000 f93b 	bl	8000786 <HAL_SYSTICK_Config>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000516:	2301      	movs	r3, #1
 8000518:	e00e      	b.n	8000538 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	2b0f      	cmp	r3, #15
 800051e:	d80a      	bhi.n	8000536 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000520:	2200      	movs	r2, #0
 8000522:	6879      	ldr	r1, [r7, #4]
 8000524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000528:	f000 f903 	bl	8000732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800052c:	4a06      	ldr	r2, [pc, #24]	; (8000548 <HAL_InitTick+0x5c>)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000532:	2300      	movs	r3, #0
 8000534:	e000      	b.n	8000538 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
}
 8000538:	4618      	mov	r0, r3
 800053a:	3708      	adds	r7, #8
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000000 	.word	0x20000000
 8000544:	20000008 	.word	0x20000008
 8000548:	20000004 	.word	0x20000004

0800054c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <HAL_IncTick+0x1c>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	461a      	mov	r2, r3
 8000556:	4b05      	ldr	r3, [pc, #20]	; (800056c <HAL_IncTick+0x20>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	4413      	add	r3, r2
 800055c:	4a03      	ldr	r2, [pc, #12]	; (800056c <HAL_IncTick+0x20>)
 800055e:	6013      	str	r3, [r2, #0]
}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr
 8000568:	20000008 	.word	0x20000008
 800056c:	20000074 	.word	0x20000074

08000570 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  return uwTick;
 8000574:	4b02      	ldr	r3, [pc, #8]	; (8000580 <HAL_GetTick+0x10>)
 8000576:	681b      	ldr	r3, [r3, #0]
}
 8000578:	4618      	mov	r0, r3
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr
 8000580:	20000074 	.word	0x20000074

08000584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000594:	4b0c      	ldr	r3, [pc, #48]	; (80005c8 <__NVIC_SetPriorityGrouping+0x44>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800059a:	68ba      	ldr	r2, [r7, #8]
 800059c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005a0:	4013      	ands	r3, r2
 80005a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005b6:	4a04      	ldr	r2, [pc, #16]	; (80005c8 <__NVIC_SetPriorityGrouping+0x44>)
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	60d3      	str	r3, [r2, #12]
}
 80005bc:	bf00      	nop
 80005be:	3714      	adds	r7, #20
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bc80      	pop	{r7}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <__NVIC_GetPriorityGrouping+0x18>)
 80005d2:	68db      	ldr	r3, [r3, #12]
 80005d4:	0a1b      	lsrs	r3, r3, #8
 80005d6:	f003 0307 	and.w	r3, r3, #7
}
 80005da:	4618      	mov	r0, r3
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	db0b      	blt.n	8000612 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	f003 021f 	and.w	r2, r3, #31
 8000600:	4906      	ldr	r1, [pc, #24]	; (800061c <__NVIC_EnableIRQ+0x34>)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	095b      	lsrs	r3, r3, #5
 8000608:	2001      	movs	r0, #1
 800060a:	fa00 f202 	lsl.w	r2, r0, r2
 800060e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr
 800061c:	e000e100 	.word	0xe000e100

08000620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800062c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000630:	2b00      	cmp	r3, #0
 8000632:	db0a      	blt.n	800064a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	b2da      	uxtb	r2, r3
 8000638:	490c      	ldr	r1, [pc, #48]	; (800066c <__NVIC_SetPriority+0x4c>)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	0112      	lsls	r2, r2, #4
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	440b      	add	r3, r1
 8000644:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000648:	e00a      	b.n	8000660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	b2da      	uxtb	r2, r3
 800064e:	4908      	ldr	r1, [pc, #32]	; (8000670 <__NVIC_SetPriority+0x50>)
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	f003 030f 	and.w	r3, r3, #15
 8000656:	3b04      	subs	r3, #4
 8000658:	0112      	lsls	r2, r2, #4
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	440b      	add	r3, r1
 800065e:	761a      	strb	r2, [r3, #24]
}
 8000660:	bf00      	nop
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	e000e100 	.word	0xe000e100
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000674:	b480      	push	{r7}
 8000676:	b089      	sub	sp, #36	; 0x24
 8000678:	af00      	add	r7, sp, #0
 800067a:	60f8      	str	r0, [r7, #12]
 800067c:	60b9      	str	r1, [r7, #8]
 800067e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	f003 0307 	and.w	r3, r3, #7
 8000686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000688:	69fb      	ldr	r3, [r7, #28]
 800068a:	f1c3 0307 	rsb	r3, r3, #7
 800068e:	2b04      	cmp	r3, #4
 8000690:	bf28      	it	cs
 8000692:	2304      	movcs	r3, #4
 8000694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000696:	69fb      	ldr	r3, [r7, #28]
 8000698:	3304      	adds	r3, #4
 800069a:	2b06      	cmp	r3, #6
 800069c:	d902      	bls.n	80006a4 <NVIC_EncodePriority+0x30>
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	3b03      	subs	r3, #3
 80006a2:	e000      	b.n	80006a6 <NVIC_EncodePriority+0x32>
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006ac:	69bb      	ldr	r3, [r7, #24]
 80006ae:	fa02 f303 	lsl.w	r3, r2, r3
 80006b2:	43da      	mvns	r2, r3
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	401a      	ands	r2, r3
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	fa01 f303 	lsl.w	r3, r1, r3
 80006c6:	43d9      	mvns	r1, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006cc:	4313      	orrs	r3, r2
         );
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	3724      	adds	r7, #36	; 0x24
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	3b01      	subs	r3, #1
 80006e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006e8:	d301      	bcc.n	80006ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ea:	2301      	movs	r3, #1
 80006ec:	e00f      	b.n	800070e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ee:	4a0a      	ldr	r2, [pc, #40]	; (8000718 <SysTick_Config+0x40>)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006f6:	210f      	movs	r1, #15
 80006f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006fc:	f7ff ff90 	bl	8000620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000700:	4b05      	ldr	r3, [pc, #20]	; (8000718 <SysTick_Config+0x40>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000706:	4b04      	ldr	r3, [pc, #16]	; (8000718 <SysTick_Config+0x40>)
 8000708:	2207      	movs	r2, #7
 800070a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	e000e010 	.word	0xe000e010

0800071c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f7ff ff2d 	bl	8000584 <__NVIC_SetPriorityGrouping>
}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000732:	b580      	push	{r7, lr}
 8000734:	b086      	sub	sp, #24
 8000736:	af00      	add	r7, sp, #0
 8000738:	4603      	mov	r3, r0
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	607a      	str	r2, [r7, #4]
 800073e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000744:	f7ff ff42 	bl	80005cc <__NVIC_GetPriorityGrouping>
 8000748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	68b9      	ldr	r1, [r7, #8]
 800074e:	6978      	ldr	r0, [r7, #20]
 8000750:	f7ff ff90 	bl	8000674 <NVIC_EncodePriority>
 8000754:	4602      	mov	r2, r0
 8000756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075a:	4611      	mov	r1, r2
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff5f 	bl	8000620 <__NVIC_SetPriority>
}
 8000762:	bf00      	nop
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff ff35 	bl	80005e8 <__NVIC_EnableIRQ>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f7ff ffa2 	bl	80006d8 <SysTick_Config>
 8000794:	4603      	mov	r3, r0
}
 8000796:	4618      	mov	r0, r3
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b08b      	sub	sp, #44	; 0x2c
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007aa:	2300      	movs	r3, #0
 80007ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007ae:	2300      	movs	r3, #0
 80007b0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007b2:	e169      	b.n	8000a88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007b4:	2201      	movs	r2, #1
 80007b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007b8:	fa02 f303 	lsl.w	r3, r2, r3
 80007bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	69fa      	ldr	r2, [r7, #28]
 80007c4:	4013      	ands	r3, r2
 80007c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007c8:	69ba      	ldr	r2, [r7, #24]
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	f040 8158 	bne.w	8000a82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	4a9a      	ldr	r2, [pc, #616]	; (8000a40 <HAL_GPIO_Init+0x2a0>)
 80007d8:	4293      	cmp	r3, r2
 80007da:	d05e      	beq.n	800089a <HAL_GPIO_Init+0xfa>
 80007dc:	4a98      	ldr	r2, [pc, #608]	; (8000a40 <HAL_GPIO_Init+0x2a0>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d875      	bhi.n	80008ce <HAL_GPIO_Init+0x12e>
 80007e2:	4a98      	ldr	r2, [pc, #608]	; (8000a44 <HAL_GPIO_Init+0x2a4>)
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d058      	beq.n	800089a <HAL_GPIO_Init+0xfa>
 80007e8:	4a96      	ldr	r2, [pc, #600]	; (8000a44 <HAL_GPIO_Init+0x2a4>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d86f      	bhi.n	80008ce <HAL_GPIO_Init+0x12e>
 80007ee:	4a96      	ldr	r2, [pc, #600]	; (8000a48 <HAL_GPIO_Init+0x2a8>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d052      	beq.n	800089a <HAL_GPIO_Init+0xfa>
 80007f4:	4a94      	ldr	r2, [pc, #592]	; (8000a48 <HAL_GPIO_Init+0x2a8>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d869      	bhi.n	80008ce <HAL_GPIO_Init+0x12e>
 80007fa:	4a94      	ldr	r2, [pc, #592]	; (8000a4c <HAL_GPIO_Init+0x2ac>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d04c      	beq.n	800089a <HAL_GPIO_Init+0xfa>
 8000800:	4a92      	ldr	r2, [pc, #584]	; (8000a4c <HAL_GPIO_Init+0x2ac>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d863      	bhi.n	80008ce <HAL_GPIO_Init+0x12e>
 8000806:	4a92      	ldr	r2, [pc, #584]	; (8000a50 <HAL_GPIO_Init+0x2b0>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d046      	beq.n	800089a <HAL_GPIO_Init+0xfa>
 800080c:	4a90      	ldr	r2, [pc, #576]	; (8000a50 <HAL_GPIO_Init+0x2b0>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d85d      	bhi.n	80008ce <HAL_GPIO_Init+0x12e>
 8000812:	2b12      	cmp	r3, #18
 8000814:	d82a      	bhi.n	800086c <HAL_GPIO_Init+0xcc>
 8000816:	2b12      	cmp	r3, #18
 8000818:	d859      	bhi.n	80008ce <HAL_GPIO_Init+0x12e>
 800081a:	a201      	add	r2, pc, #4	; (adr r2, 8000820 <HAL_GPIO_Init+0x80>)
 800081c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000820:	0800089b 	.word	0x0800089b
 8000824:	08000875 	.word	0x08000875
 8000828:	08000887 	.word	0x08000887
 800082c:	080008c9 	.word	0x080008c9
 8000830:	080008cf 	.word	0x080008cf
 8000834:	080008cf 	.word	0x080008cf
 8000838:	080008cf 	.word	0x080008cf
 800083c:	080008cf 	.word	0x080008cf
 8000840:	080008cf 	.word	0x080008cf
 8000844:	080008cf 	.word	0x080008cf
 8000848:	080008cf 	.word	0x080008cf
 800084c:	080008cf 	.word	0x080008cf
 8000850:	080008cf 	.word	0x080008cf
 8000854:	080008cf 	.word	0x080008cf
 8000858:	080008cf 	.word	0x080008cf
 800085c:	080008cf 	.word	0x080008cf
 8000860:	080008cf 	.word	0x080008cf
 8000864:	0800087d 	.word	0x0800087d
 8000868:	08000891 	.word	0x08000891
 800086c:	4a79      	ldr	r2, [pc, #484]	; (8000a54 <HAL_GPIO_Init+0x2b4>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d013      	beq.n	800089a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000872:	e02c      	b.n	80008ce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	623b      	str	r3, [r7, #32]
          break;
 800087a:	e029      	b.n	80008d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	68db      	ldr	r3, [r3, #12]
 8000880:	3304      	adds	r3, #4
 8000882:	623b      	str	r3, [r7, #32]
          break;
 8000884:	e024      	b.n	80008d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	68db      	ldr	r3, [r3, #12]
 800088a:	3308      	adds	r3, #8
 800088c:	623b      	str	r3, [r7, #32]
          break;
 800088e:	e01f      	b.n	80008d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	330c      	adds	r3, #12
 8000896:	623b      	str	r3, [r7, #32]
          break;
 8000898:	e01a      	b.n	80008d0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d102      	bne.n	80008a8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008a2:	2304      	movs	r3, #4
 80008a4:	623b      	str	r3, [r7, #32]
          break;
 80008a6:	e013      	b.n	80008d0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	689b      	ldr	r3, [r3, #8]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d105      	bne.n	80008bc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008b0:	2308      	movs	r3, #8
 80008b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	69fa      	ldr	r2, [r7, #28]
 80008b8:	611a      	str	r2, [r3, #16]
          break;
 80008ba:	e009      	b.n	80008d0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008bc:	2308      	movs	r3, #8
 80008be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	69fa      	ldr	r2, [r7, #28]
 80008c4:	615a      	str	r2, [r3, #20]
          break;
 80008c6:	e003      	b.n	80008d0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008c8:	2300      	movs	r3, #0
 80008ca:	623b      	str	r3, [r7, #32]
          break;
 80008cc:	e000      	b.n	80008d0 <HAL_GPIO_Init+0x130>
          break;
 80008ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	2bff      	cmp	r3, #255	; 0xff
 80008d4:	d801      	bhi.n	80008da <HAL_GPIO_Init+0x13a>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	e001      	b.n	80008de <HAL_GPIO_Init+0x13e>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3304      	adds	r3, #4
 80008de:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008e0:	69bb      	ldr	r3, [r7, #24]
 80008e2:	2bff      	cmp	r3, #255	; 0xff
 80008e4:	d802      	bhi.n	80008ec <HAL_GPIO_Init+0x14c>
 80008e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	e002      	b.n	80008f2 <HAL_GPIO_Init+0x152>
 80008ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ee:	3b08      	subs	r3, #8
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	210f      	movs	r1, #15
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000900:	43db      	mvns	r3, r3
 8000902:	401a      	ands	r2, r3
 8000904:	6a39      	ldr	r1, [r7, #32]
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	fa01 f303 	lsl.w	r3, r1, r3
 800090c:	431a      	orrs	r2, r3
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800091a:	2b00      	cmp	r3, #0
 800091c:	f000 80b1 	beq.w	8000a82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000920:	4b4d      	ldr	r3, [pc, #308]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 8000922:	699b      	ldr	r3, [r3, #24]
 8000924:	4a4c      	ldr	r2, [pc, #304]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 8000926:	f043 0301 	orr.w	r3, r3, #1
 800092a:	6193      	str	r3, [r2, #24]
 800092c:	4b4a      	ldr	r3, [pc, #296]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	f003 0301 	and.w	r3, r3, #1
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000938:	4a48      	ldr	r2, [pc, #288]	; (8000a5c <HAL_GPIO_Init+0x2bc>)
 800093a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093c:	089b      	lsrs	r3, r3, #2
 800093e:	3302      	adds	r3, #2
 8000940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000944:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000948:	f003 0303 	and.w	r3, r3, #3
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	220f      	movs	r2, #15
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	43db      	mvns	r3, r3
 8000956:	68fa      	ldr	r2, [r7, #12]
 8000958:	4013      	ands	r3, r2
 800095a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	4a40      	ldr	r2, [pc, #256]	; (8000a60 <HAL_GPIO_Init+0x2c0>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d013      	beq.n	800098c <HAL_GPIO_Init+0x1ec>
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4a3f      	ldr	r2, [pc, #252]	; (8000a64 <HAL_GPIO_Init+0x2c4>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d00d      	beq.n	8000988 <HAL_GPIO_Init+0x1e8>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a3e      	ldr	r2, [pc, #248]	; (8000a68 <HAL_GPIO_Init+0x2c8>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d007      	beq.n	8000984 <HAL_GPIO_Init+0x1e4>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a3d      	ldr	r2, [pc, #244]	; (8000a6c <HAL_GPIO_Init+0x2cc>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d101      	bne.n	8000980 <HAL_GPIO_Init+0x1e0>
 800097c:	2303      	movs	r3, #3
 800097e:	e006      	b.n	800098e <HAL_GPIO_Init+0x1ee>
 8000980:	2304      	movs	r3, #4
 8000982:	e004      	b.n	800098e <HAL_GPIO_Init+0x1ee>
 8000984:	2302      	movs	r3, #2
 8000986:	e002      	b.n	800098e <HAL_GPIO_Init+0x1ee>
 8000988:	2301      	movs	r3, #1
 800098a:	e000      	b.n	800098e <HAL_GPIO_Init+0x1ee>
 800098c:	2300      	movs	r3, #0
 800098e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000990:	f002 0203 	and.w	r2, r2, #3
 8000994:	0092      	lsls	r2, r2, #2
 8000996:	4093      	lsls	r3, r2
 8000998:	68fa      	ldr	r2, [r7, #12]
 800099a:	4313      	orrs	r3, r2
 800099c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800099e:	492f      	ldr	r1, [pc, #188]	; (8000a5c <HAL_GPIO_Init+0x2bc>)
 80009a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a2:	089b      	lsrs	r3, r3, #2
 80009a4:	3302      	adds	r3, #2
 80009a6:	68fa      	ldr	r2, [r7, #12]
 80009a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d006      	beq.n	80009c6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009b8:	4b2d      	ldr	r3, [pc, #180]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	492c      	ldr	r1, [pc, #176]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009be:	69bb      	ldr	r3, [r7, #24]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	600b      	str	r3, [r1, #0]
 80009c4:	e006      	b.n	80009d4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009c6:	4b2a      	ldr	r3, [pc, #168]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	69bb      	ldr	r3, [r7, #24]
 80009cc:	43db      	mvns	r3, r3
 80009ce:	4928      	ldr	r1, [pc, #160]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009d0:	4013      	ands	r3, r2
 80009d2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d006      	beq.n	80009ee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80009e0:	4b23      	ldr	r3, [pc, #140]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009e2:	685a      	ldr	r2, [r3, #4]
 80009e4:	4922      	ldr	r1, [pc, #136]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009e6:	69bb      	ldr	r3, [r7, #24]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	604b      	str	r3, [r1, #4]
 80009ec:	e006      	b.n	80009fc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009ee:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009f0:	685a      	ldr	r2, [r3, #4]
 80009f2:	69bb      	ldr	r3, [r7, #24]
 80009f4:	43db      	mvns	r3, r3
 80009f6:	491e      	ldr	r1, [pc, #120]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 80009f8:	4013      	ands	r3, r2
 80009fa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d006      	beq.n	8000a16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a08:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 8000a0a:	689a      	ldr	r2, [r3, #8]
 8000a0c:	4918      	ldr	r1, [pc, #96]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 8000a0e:	69bb      	ldr	r3, [r7, #24]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	608b      	str	r3, [r1, #8]
 8000a14:	e006      	b.n	8000a24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a16:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 8000a18:	689a      	ldr	r2, [r3, #8]
 8000a1a:	69bb      	ldr	r3, [r7, #24]
 8000a1c:	43db      	mvns	r3, r3
 8000a1e:	4914      	ldr	r1, [pc, #80]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 8000a20:	4013      	ands	r3, r2
 8000a22:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d021      	beq.n	8000a74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a30:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 8000a32:	68da      	ldr	r2, [r3, #12]
 8000a34:	490e      	ldr	r1, [pc, #56]	; (8000a70 <HAL_GPIO_Init+0x2d0>)
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	60cb      	str	r3, [r1, #12]
 8000a3c:	e021      	b.n	8000a82 <HAL_GPIO_Init+0x2e2>
 8000a3e:	bf00      	nop
 8000a40:	10320000 	.word	0x10320000
 8000a44:	10310000 	.word	0x10310000
 8000a48:	10220000 	.word	0x10220000
 8000a4c:	10210000 	.word	0x10210000
 8000a50:	10120000 	.word	0x10120000
 8000a54:	10110000 	.word	0x10110000
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	40010000 	.word	0x40010000
 8000a60:	40010800 	.word	0x40010800
 8000a64:	40010c00 	.word	0x40010c00
 8000a68:	40011000 	.word	0x40011000
 8000a6c:	40011400 	.word	0x40011400
 8000a70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a74:	4b0b      	ldr	r3, [pc, #44]	; (8000aa4 <HAL_GPIO_Init+0x304>)
 8000a76:	68da      	ldr	r2, [r3, #12]
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	4909      	ldr	r1, [pc, #36]	; (8000aa4 <HAL_GPIO_Init+0x304>)
 8000a7e:	4013      	ands	r3, r2
 8000a80:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a84:	3301      	adds	r3, #1
 8000a86:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	f47f ae8e 	bne.w	80007b4 <HAL_GPIO_Init+0x14>
  }
}
 8000a98:	bf00      	nop
 8000a9a:	bf00      	nop
 8000a9c:	372c      	adds	r7, #44	; 0x2c
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr
 8000aa4:	40010400 	.word	0x40010400

08000aa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d101      	bne.n	8000aba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e272      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	f000 8087 	beq.w	8000bd6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ac8:	4b92      	ldr	r3, [pc, #584]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f003 030c 	and.w	r3, r3, #12
 8000ad0:	2b04      	cmp	r3, #4
 8000ad2:	d00c      	beq.n	8000aee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ad4:	4b8f      	ldr	r3, [pc, #572]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f003 030c 	and.w	r3, r3, #12
 8000adc:	2b08      	cmp	r3, #8
 8000ade:	d112      	bne.n	8000b06 <HAL_RCC_OscConfig+0x5e>
 8000ae0:	4b8c      	ldr	r3, [pc, #560]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aec:	d10b      	bne.n	8000b06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aee:	4b89      	ldr	r3, [pc, #548]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d06c      	beq.n	8000bd4 <HAL_RCC_OscConfig+0x12c>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d168      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
 8000b04:	e24c      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b0e:	d106      	bne.n	8000b1e <HAL_RCC_OscConfig+0x76>
 8000b10:	4b80      	ldr	r3, [pc, #512]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a7f      	ldr	r2, [pc, #508]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b1a:	6013      	str	r3, [r2, #0]
 8000b1c:	e02e      	b.n	8000b7c <HAL_RCC_OscConfig+0xd4>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d10c      	bne.n	8000b40 <HAL_RCC_OscConfig+0x98>
 8000b26:	4b7b      	ldr	r3, [pc, #492]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a7a      	ldr	r2, [pc, #488]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	4b78      	ldr	r3, [pc, #480]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a77      	ldr	r2, [pc, #476]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b3c:	6013      	str	r3, [r2, #0]
 8000b3e:	e01d      	b.n	8000b7c <HAL_RCC_OscConfig+0xd4>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b48:	d10c      	bne.n	8000b64 <HAL_RCC_OscConfig+0xbc>
 8000b4a:	4b72      	ldr	r3, [pc, #456]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a71      	ldr	r2, [pc, #452]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b54:	6013      	str	r3, [r2, #0]
 8000b56:	4b6f      	ldr	r3, [pc, #444]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a6e      	ldr	r2, [pc, #440]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b60:	6013      	str	r3, [r2, #0]
 8000b62:	e00b      	b.n	8000b7c <HAL_RCC_OscConfig+0xd4>
 8000b64:	4b6b      	ldr	r3, [pc, #428]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a6a      	ldr	r2, [pc, #424]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b6e:	6013      	str	r3, [r2, #0]
 8000b70:	4b68      	ldr	r3, [pc, #416]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a67      	ldr	r2, [pc, #412]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000b76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b7a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d013      	beq.n	8000bac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b84:	f7ff fcf4 	bl	8000570 <HAL_GetTick>
 8000b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b8a:	e008      	b.n	8000b9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b8c:	f7ff fcf0 	bl	8000570 <HAL_GetTick>
 8000b90:	4602      	mov	r2, r0
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	2b64      	cmp	r3, #100	; 0x64
 8000b98:	d901      	bls.n	8000b9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	e200      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b9e:	4b5d      	ldr	r3, [pc, #372]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d0f0      	beq.n	8000b8c <HAL_RCC_OscConfig+0xe4>
 8000baa:	e014      	b.n	8000bd6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bac:	f7ff fce0 	bl	8000570 <HAL_GetTick>
 8000bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bb2:	e008      	b.n	8000bc6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb4:	f7ff fcdc 	bl	8000570 <HAL_GetTick>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	2b64      	cmp	r3, #100	; 0x64
 8000bc0:	d901      	bls.n	8000bc6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	e1ec      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bc6:	4b53      	ldr	r3, [pc, #332]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d1f0      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x10c>
 8000bd2:	e000      	b.n	8000bd6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d063      	beq.n	8000caa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000be2:	4b4c      	ldr	r3, [pc, #304]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	f003 030c 	and.w	r3, r3, #12
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d00b      	beq.n	8000c06 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bee:	4b49      	ldr	r3, [pc, #292]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f003 030c 	and.w	r3, r3, #12
 8000bf6:	2b08      	cmp	r3, #8
 8000bf8:	d11c      	bne.n	8000c34 <HAL_RCC_OscConfig+0x18c>
 8000bfa:	4b46      	ldr	r3, [pc, #280]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d116      	bne.n	8000c34 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c06:	4b43      	ldr	r3, [pc, #268]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d005      	beq.n	8000c1e <HAL_RCC_OscConfig+0x176>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	691b      	ldr	r3, [r3, #16]
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d001      	beq.n	8000c1e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e1c0      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c1e:	4b3d      	ldr	r3, [pc, #244]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	00db      	lsls	r3, r3, #3
 8000c2c:	4939      	ldr	r1, [pc, #228]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c32:	e03a      	b.n	8000caa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	691b      	ldr	r3, [r3, #16]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d020      	beq.n	8000c7e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c3c:	4b36      	ldr	r3, [pc, #216]	; (8000d18 <HAL_RCC_OscConfig+0x270>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c42:	f7ff fc95 	bl	8000570 <HAL_GetTick>
 8000c46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c48:	e008      	b.n	8000c5c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c4a:	f7ff fc91 	bl	8000570 <HAL_GetTick>
 8000c4e:	4602      	mov	r2, r0
 8000c50:	693b      	ldr	r3, [r7, #16]
 8000c52:	1ad3      	subs	r3, r2, r3
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d901      	bls.n	8000c5c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	e1a1      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c5c:	4b2d      	ldr	r3, [pc, #180]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d0f0      	beq.n	8000c4a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c68:	4b2a      	ldr	r3, [pc, #168]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	695b      	ldr	r3, [r3, #20]
 8000c74:	00db      	lsls	r3, r3, #3
 8000c76:	4927      	ldr	r1, [pc, #156]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	600b      	str	r3, [r1, #0]
 8000c7c:	e015      	b.n	8000caa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c7e:	4b26      	ldr	r3, [pc, #152]	; (8000d18 <HAL_RCC_OscConfig+0x270>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c84:	f7ff fc74 	bl	8000570 <HAL_GetTick>
 8000c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c8a:	e008      	b.n	8000c9e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c8c:	f7ff fc70 	bl	8000570 <HAL_GetTick>
 8000c90:	4602      	mov	r2, r0
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d901      	bls.n	8000c9e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	e180      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c9e:	4b1d      	ldr	r3, [pc, #116]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d1f0      	bne.n	8000c8c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f003 0308 	and.w	r3, r3, #8
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d03a      	beq.n	8000d2c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	699b      	ldr	r3, [r3, #24]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d019      	beq.n	8000cf2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cbe:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <HAL_RCC_OscConfig+0x274>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cc4:	f7ff fc54 	bl	8000570 <HAL_GetTick>
 8000cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cca:	e008      	b.n	8000cde <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ccc:	f7ff fc50 	bl	8000570 <HAL_GetTick>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d901      	bls.n	8000cde <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	e160      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cde:	4b0d      	ldr	r3, [pc, #52]	; (8000d14 <HAL_RCC_OscConfig+0x26c>)
 8000ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce2:	f003 0302 	and.w	r3, r3, #2
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d0f0      	beq.n	8000ccc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000cea:	2001      	movs	r0, #1
 8000cec:	f000 faa6 	bl	800123c <RCC_Delay>
 8000cf0:	e01c      	b.n	8000d2c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cf2:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <HAL_RCC_OscConfig+0x274>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cf8:	f7ff fc3a 	bl	8000570 <HAL_GetTick>
 8000cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cfe:	e00f      	b.n	8000d20 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d00:	f7ff fc36 	bl	8000570 <HAL_GetTick>
 8000d04:	4602      	mov	r2, r0
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d908      	bls.n	8000d20 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	e146      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
 8000d12:	bf00      	nop
 8000d14:	40021000 	.word	0x40021000
 8000d18:	42420000 	.word	0x42420000
 8000d1c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d20:	4b92      	ldr	r3, [pc, #584]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d24:	f003 0302 	and.w	r3, r3, #2
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d1e9      	bne.n	8000d00 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f003 0304 	and.w	r3, r3, #4
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	f000 80a6 	beq.w	8000e86 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d3e:	4b8b      	ldr	r3, [pc, #556]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000d40:	69db      	ldr	r3, [r3, #28]
 8000d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d10d      	bne.n	8000d66 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d4a:	4b88      	ldr	r3, [pc, #544]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000d4c:	69db      	ldr	r3, [r3, #28]
 8000d4e:	4a87      	ldr	r2, [pc, #540]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d54:	61d3      	str	r3, [r2, #28]
 8000d56:	4b85      	ldr	r3, [pc, #532]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d62:	2301      	movs	r3, #1
 8000d64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d66:	4b82      	ldr	r3, [pc, #520]	; (8000f70 <HAL_RCC_OscConfig+0x4c8>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d118      	bne.n	8000da4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d72:	4b7f      	ldr	r3, [pc, #508]	; (8000f70 <HAL_RCC_OscConfig+0x4c8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a7e      	ldr	r2, [pc, #504]	; (8000f70 <HAL_RCC_OscConfig+0x4c8>)
 8000d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d7e:	f7ff fbf7 	bl	8000570 <HAL_GetTick>
 8000d82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d84:	e008      	b.n	8000d98 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d86:	f7ff fbf3 	bl	8000570 <HAL_GetTick>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	2b64      	cmp	r3, #100	; 0x64
 8000d92:	d901      	bls.n	8000d98 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d94:	2303      	movs	r3, #3
 8000d96:	e103      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d98:	4b75      	ldr	r3, [pc, #468]	; (8000f70 <HAL_RCC_OscConfig+0x4c8>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d0f0      	beq.n	8000d86 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d106      	bne.n	8000dba <HAL_RCC_OscConfig+0x312>
 8000dac:	4b6f      	ldr	r3, [pc, #444]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000dae:	6a1b      	ldr	r3, [r3, #32]
 8000db0:	4a6e      	ldr	r2, [pc, #440]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000db2:	f043 0301 	orr.w	r3, r3, #1
 8000db6:	6213      	str	r3, [r2, #32]
 8000db8:	e02d      	b.n	8000e16 <HAL_RCC_OscConfig+0x36e>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d10c      	bne.n	8000ddc <HAL_RCC_OscConfig+0x334>
 8000dc2:	4b6a      	ldr	r3, [pc, #424]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000dc4:	6a1b      	ldr	r3, [r3, #32]
 8000dc6:	4a69      	ldr	r2, [pc, #420]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000dc8:	f023 0301 	bic.w	r3, r3, #1
 8000dcc:	6213      	str	r3, [r2, #32]
 8000dce:	4b67      	ldr	r3, [pc, #412]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000dd0:	6a1b      	ldr	r3, [r3, #32]
 8000dd2:	4a66      	ldr	r2, [pc, #408]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000dd4:	f023 0304 	bic.w	r3, r3, #4
 8000dd8:	6213      	str	r3, [r2, #32]
 8000dda:	e01c      	b.n	8000e16 <HAL_RCC_OscConfig+0x36e>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	2b05      	cmp	r3, #5
 8000de2:	d10c      	bne.n	8000dfe <HAL_RCC_OscConfig+0x356>
 8000de4:	4b61      	ldr	r3, [pc, #388]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000de6:	6a1b      	ldr	r3, [r3, #32]
 8000de8:	4a60      	ldr	r2, [pc, #384]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000dea:	f043 0304 	orr.w	r3, r3, #4
 8000dee:	6213      	str	r3, [r2, #32]
 8000df0:	4b5e      	ldr	r3, [pc, #376]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	4a5d      	ldr	r2, [pc, #372]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000df6:	f043 0301 	orr.w	r3, r3, #1
 8000dfa:	6213      	str	r3, [r2, #32]
 8000dfc:	e00b      	b.n	8000e16 <HAL_RCC_OscConfig+0x36e>
 8000dfe:	4b5b      	ldr	r3, [pc, #364]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e00:	6a1b      	ldr	r3, [r3, #32]
 8000e02:	4a5a      	ldr	r2, [pc, #360]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e04:	f023 0301 	bic.w	r3, r3, #1
 8000e08:	6213      	str	r3, [r2, #32]
 8000e0a:	4b58      	ldr	r3, [pc, #352]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e0c:	6a1b      	ldr	r3, [r3, #32]
 8000e0e:	4a57      	ldr	r2, [pc, #348]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e10:	f023 0304 	bic.w	r3, r3, #4
 8000e14:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d015      	beq.n	8000e4a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e1e:	f7ff fba7 	bl	8000570 <HAL_GetTick>
 8000e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e24:	e00a      	b.n	8000e3c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e26:	f7ff fba3 	bl	8000570 <HAL_GetTick>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	1ad3      	subs	r3, r2, r3
 8000e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d901      	bls.n	8000e3c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	e0b1      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e3c:	4b4b      	ldr	r3, [pc, #300]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e3e:	6a1b      	ldr	r3, [r3, #32]
 8000e40:	f003 0302 	and.w	r3, r3, #2
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d0ee      	beq.n	8000e26 <HAL_RCC_OscConfig+0x37e>
 8000e48:	e014      	b.n	8000e74 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e4a:	f7ff fb91 	bl	8000570 <HAL_GetTick>
 8000e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e50:	e00a      	b.n	8000e68 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e52:	f7ff fb8d 	bl	8000570 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d901      	bls.n	8000e68 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e64:	2303      	movs	r3, #3
 8000e66:	e09b      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e68:	4b40      	ldr	r3, [pc, #256]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e6a:	6a1b      	ldr	r3, [r3, #32]
 8000e6c:	f003 0302 	and.w	r3, r3, #2
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1ee      	bne.n	8000e52 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e74:	7dfb      	ldrb	r3, [r7, #23]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d105      	bne.n	8000e86 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e7a:	4b3c      	ldr	r3, [pc, #240]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e7c:	69db      	ldr	r3, [r3, #28]
 8000e7e:	4a3b      	ldr	r2, [pc, #236]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e84:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f000 8087 	beq.w	8000f9e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e90:	4b36      	ldr	r3, [pc, #216]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 030c 	and.w	r3, r3, #12
 8000e98:	2b08      	cmp	r3, #8
 8000e9a:	d061      	beq.n	8000f60 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	69db      	ldr	r3, [r3, #28]
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d146      	bne.n	8000f32 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ea4:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <HAL_RCC_OscConfig+0x4cc>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eaa:	f7ff fb61 	bl	8000570 <HAL_GetTick>
 8000eae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eb0:	e008      	b.n	8000ec4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eb2:	f7ff fb5d 	bl	8000570 <HAL_GetTick>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d901      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e06d      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d1f0      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ed8:	d108      	bne.n	8000eec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000eda:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	4921      	ldr	r1, [pc, #132]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000eec:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a19      	ldr	r1, [r3, #32]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efc:	430b      	orrs	r3, r1
 8000efe:	491b      	ldr	r1, [pc, #108]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000f00:	4313      	orrs	r3, r2
 8000f02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f04:	4b1b      	ldr	r3, [pc, #108]	; (8000f74 <HAL_RCC_OscConfig+0x4cc>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0a:	f7ff fb31 	bl	8000570 <HAL_GetTick>
 8000f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f10:	e008      	b.n	8000f24 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f12:	f7ff fb2d 	bl	8000570 <HAL_GetTick>
 8000f16:	4602      	mov	r2, r0
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e03d      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f24:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d0f0      	beq.n	8000f12 <HAL_RCC_OscConfig+0x46a>
 8000f30:	e035      	b.n	8000f9e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f32:	4b10      	ldr	r3, [pc, #64]	; (8000f74 <HAL_RCC_OscConfig+0x4cc>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f38:	f7ff fb1a 	bl	8000570 <HAL_GetTick>
 8000f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f3e:	e008      	b.n	8000f52 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f40:	f7ff fb16 	bl	8000570 <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d901      	bls.n	8000f52 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e026      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f52:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <HAL_RCC_OscConfig+0x4c4>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1f0      	bne.n	8000f40 <HAL_RCC_OscConfig+0x498>
 8000f5e:	e01e      	b.n	8000f9e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d107      	bne.n	8000f78 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e019      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	40007000 	.word	0x40007000
 8000f74:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <HAL_RCC_OscConfig+0x500>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6a1b      	ldr	r3, [r3, #32]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d106      	bne.n	8000f9a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f96:	429a      	cmp	r2, r3
 8000f98:	d001      	beq.n	8000f9e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40021000 	.word	0x40021000

08000fac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d101      	bne.n	8000fc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e0d0      	b.n	8001162 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fc0:	4b6a      	ldr	r3, [pc, #424]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0307 	and.w	r3, r3, #7
 8000fc8:	683a      	ldr	r2, [r7, #0]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d910      	bls.n	8000ff0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fce:	4b67      	ldr	r3, [pc, #412]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f023 0207 	bic.w	r2, r3, #7
 8000fd6:	4965      	ldr	r1, [pc, #404]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fde:	4b63      	ldr	r3, [pc, #396]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 0307 	and.w	r3, r3, #7
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d001      	beq.n	8000ff0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e0b8      	b.n	8001162 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 0302 	and.w	r3, r3, #2
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d020      	beq.n	800103e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0304 	and.w	r3, r3, #4
 8001004:	2b00      	cmp	r3, #0
 8001006:	d005      	beq.n	8001014 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001008:	4b59      	ldr	r3, [pc, #356]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	4a58      	ldr	r2, [pc, #352]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800100e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001012:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 0308 	and.w	r3, r3, #8
 800101c:	2b00      	cmp	r3, #0
 800101e:	d005      	beq.n	800102c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001020:	4b53      	ldr	r3, [pc, #332]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	4a52      	ldr	r2, [pc, #328]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001026:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800102a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800102c:	4b50      	ldr	r3, [pc, #320]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	494d      	ldr	r1, [pc, #308]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800103a:	4313      	orrs	r3, r2
 800103c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	2b00      	cmp	r3, #0
 8001048:	d040      	beq.n	80010cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d107      	bne.n	8001062 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001052:	4b47      	ldr	r3, [pc, #284]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d115      	bne.n	800108a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e07f      	b.n	8001162 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b02      	cmp	r3, #2
 8001068:	d107      	bne.n	800107a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800106a:	4b41      	ldr	r3, [pc, #260]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d109      	bne.n	800108a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e073      	b.n	8001162 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800107a:	4b3d      	ldr	r3, [pc, #244]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	2b00      	cmp	r3, #0
 8001084:	d101      	bne.n	800108a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e06b      	b.n	8001162 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800108a:	4b39      	ldr	r3, [pc, #228]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f023 0203 	bic.w	r2, r3, #3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	4936      	ldr	r1, [pc, #216]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001098:	4313      	orrs	r3, r2
 800109a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800109c:	f7ff fa68 	bl	8000570 <HAL_GetTick>
 80010a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010a2:	e00a      	b.n	80010ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010a4:	f7ff fa64 	bl	8000570 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d901      	bls.n	80010ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010b6:	2303      	movs	r3, #3
 80010b8:	e053      	b.n	8001162 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ba:	4b2d      	ldr	r3, [pc, #180]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 020c 	and.w	r2, r3, #12
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d1eb      	bne.n	80010a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010cc:	4b27      	ldr	r3, [pc, #156]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d210      	bcs.n	80010fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b24      	ldr	r3, [pc, #144]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 0207 	bic.w	r2, r3, #7
 80010e2:	4922      	ldr	r1, [pc, #136]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ea:	4b20      	ldr	r3, [pc, #128]	; (800116c <HAL_RCC_ClockConfig+0x1c0>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d001      	beq.n	80010fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e032      	b.n	8001162 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 0304 	and.w	r3, r3, #4
 8001104:	2b00      	cmp	r3, #0
 8001106:	d008      	beq.n	800111a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001108:	4b19      	ldr	r3, [pc, #100]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	4916      	ldr	r1, [pc, #88]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001116:	4313      	orrs	r3, r2
 8001118:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f003 0308 	and.w	r3, r3, #8
 8001122:	2b00      	cmp	r3, #0
 8001124:	d009      	beq.n	800113a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001126:	4b12      	ldr	r3, [pc, #72]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	691b      	ldr	r3, [r3, #16]
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	490e      	ldr	r1, [pc, #56]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001136:	4313      	orrs	r3, r2
 8001138:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800113a:	f000 f821 	bl	8001180 <HAL_RCC_GetSysClockFreq>
 800113e:	4602      	mov	r2, r0
 8001140:	4b0b      	ldr	r3, [pc, #44]	; (8001170 <HAL_RCC_ClockConfig+0x1c4>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	091b      	lsrs	r3, r3, #4
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	490a      	ldr	r1, [pc, #40]	; (8001174 <HAL_RCC_ClockConfig+0x1c8>)
 800114c:	5ccb      	ldrb	r3, [r1, r3]
 800114e:	fa22 f303 	lsr.w	r3, r2, r3
 8001152:	4a09      	ldr	r2, [pc, #36]	; (8001178 <HAL_RCC_ClockConfig+0x1cc>)
 8001154:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001156:	4b09      	ldr	r3, [pc, #36]	; (800117c <HAL_RCC_ClockConfig+0x1d0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f9c6 	bl	80004ec <HAL_InitTick>

  return HAL_OK;
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40022000 	.word	0x40022000
 8001170:	40021000 	.word	0x40021000
 8001174:	080019dc 	.word	0x080019dc
 8001178:	20000000 	.word	0x20000000
 800117c:	20000004 	.word	0x20000004

08001180 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001180:	b490      	push	{r4, r7}
 8001182:	b08a      	sub	sp, #40	; 0x28
 8001184:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001186:	4b29      	ldr	r3, [pc, #164]	; (800122c <HAL_RCC_GetSysClockFreq+0xac>)
 8001188:	1d3c      	adds	r4, r7, #4
 800118a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800118c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001190:	f240 2301 	movw	r3, #513	; 0x201
 8001194:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]
 800119a:	2300      	movs	r3, #0
 800119c:	61bb      	str	r3, [r7, #24]
 800119e:	2300      	movs	r3, #0
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80011a6:	2300      	movs	r3, #0
 80011a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011aa:	4b21      	ldr	r3, [pc, #132]	; (8001230 <HAL_RCC_GetSysClockFreq+0xb0>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	f003 030c 	and.w	r3, r3, #12
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	d002      	beq.n	80011c0 <HAL_RCC_GetSysClockFreq+0x40>
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d003      	beq.n	80011c6 <HAL_RCC_GetSysClockFreq+0x46>
 80011be:	e02b      	b.n	8001218 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011c0:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <HAL_RCC_GetSysClockFreq+0xb4>)
 80011c2:	623b      	str	r3, [r7, #32]
      break;
 80011c4:	e02b      	b.n	800121e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	0c9b      	lsrs	r3, r3, #18
 80011ca:	f003 030f 	and.w	r3, r3, #15
 80011ce:	3328      	adds	r3, #40	; 0x28
 80011d0:	443b      	add	r3, r7
 80011d2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80011d6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d012      	beq.n	8001208 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011e2:	4b13      	ldr	r3, [pc, #76]	; (8001230 <HAL_RCC_GetSysClockFreq+0xb0>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	0c5b      	lsrs	r3, r3, #17
 80011e8:	f003 0301 	and.w	r3, r3, #1
 80011ec:	3328      	adds	r3, #40	; 0x28
 80011ee:	443b      	add	r3, r7
 80011f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80011f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	4a0e      	ldr	r2, [pc, #56]	; (8001234 <HAL_RCC_GetSysClockFreq+0xb4>)
 80011fa:	fb03 f202 	mul.w	r2, r3, r2
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	fbb2 f3f3 	udiv	r3, r2, r3
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
 8001206:	e004      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	4a0b      	ldr	r2, [pc, #44]	; (8001238 <HAL_RCC_GetSysClockFreq+0xb8>)
 800120c:	fb02 f303 	mul.w	r3, r2, r3
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001214:	623b      	str	r3, [r7, #32]
      break;
 8001216:	e002      	b.n	800121e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_RCC_GetSysClockFreq+0xb4>)
 800121a:	623b      	str	r3, [r7, #32]
      break;
 800121c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800121e:	6a3b      	ldr	r3, [r7, #32]
}
 8001220:	4618      	mov	r0, r3
 8001222:	3728      	adds	r7, #40	; 0x28
 8001224:	46bd      	mov	sp, r7
 8001226:	bc90      	pop	{r4, r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	080019cc 	.word	0x080019cc
 8001230:	40021000 	.word	0x40021000
 8001234:	007a1200 	.word	0x007a1200
 8001238:	003d0900 	.word	0x003d0900

0800123c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001244:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <RCC_Delay+0x34>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <RCC_Delay+0x38>)
 800124a:	fba2 2303 	umull	r2, r3, r2, r3
 800124e:	0a5b      	lsrs	r3, r3, #9
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	fb02 f303 	mul.w	r3, r2, r3
 8001256:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001258:	bf00      	nop
  }
  while (Delay --);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	1e5a      	subs	r2, r3, #1
 800125e:	60fa      	str	r2, [r7, #12]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f9      	bne.n	8001258 <RCC_Delay+0x1c>
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr
 8001270:	20000000 	.word	0x20000000
 8001274:	10624dd3 	.word	0x10624dd3

08001278 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e093      	b.n	80013b4 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d106      	bne.n	80012a6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff f86b 	bl	800037c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2202      	movs	r2, #2
 80012aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	6812      	ldr	r2, [r2, #0]
 80012b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80012bc:	f023 0307 	bic.w	r3, r3, #7
 80012c0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	3304      	adds	r3, #4
 80012ca:	4619      	mov	r1, r3
 80012cc:	4610      	mov	r0, r2
 80012ce:	f000 fa4f 	bl	8001770 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6a1b      	ldr	r3, [r3, #32]
 80012e8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012fa:	f023 0303 	bic.w	r3, r3, #3
 80012fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	689a      	ldr	r2, [r3, #8]
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	021b      	lsls	r3, r3, #8
 800130a:	4313      	orrs	r3, r2
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	4313      	orrs	r3, r2
 8001310:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001318:	f023 030c 	bic.w	r3, r3, #12
 800131c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001324:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001328:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	68da      	ldr	r2, [r3, #12]
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	69db      	ldr	r3, [r3, #28]
 8001332:	021b      	lsls	r3, r3, #8
 8001334:	4313      	orrs	r3, r2
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	4313      	orrs	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	691b      	ldr	r3, [r3, #16]
 8001340:	011a      	lsls	r2, r3, #4
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	6a1b      	ldr	r3, [r3, #32]
 8001346:	031b      	lsls	r3, r3, #12
 8001348:	4313      	orrs	r3, r2
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4313      	orrs	r3, r2
 800134e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001356:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	011b      	lsls	r3, r3, #4
 8001362:	4313      	orrs	r3, r2
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	4313      	orrs	r3, r2
 8001368:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2201      	movs	r2, #1
 8001386:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2201      	movs	r2, #1
 800138e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2201      	movs	r2, #1
 800139e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2201      	movs	r2, #1
 80013ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80013b2:	2300      	movs	r3, #0
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80013cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80013d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80013dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80013e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d110      	bne.n	800140e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d102      	bne.n	80013f8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80013f2:	7b7b      	ldrb	r3, [r7, #13]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d001      	beq.n	80013fc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e089      	b.n	8001510 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2202      	movs	r2, #2
 8001400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2202      	movs	r2, #2
 8001408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800140c:	e031      	b.n	8001472 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	2b04      	cmp	r3, #4
 8001412:	d110      	bne.n	8001436 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001414:	7bbb      	ldrb	r3, [r7, #14]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d102      	bne.n	8001420 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800141a:	7b3b      	ldrb	r3, [r7, #12]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d001      	beq.n	8001424 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e075      	b.n	8001510 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2202      	movs	r2, #2
 8001428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2202      	movs	r2, #2
 8001430:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001434:	e01d      	b.n	8001472 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001436:	7bfb      	ldrb	r3, [r7, #15]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d108      	bne.n	800144e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800143c:	7bbb      	ldrb	r3, [r7, #14]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d105      	bne.n	800144e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001442:	7b7b      	ldrb	r3, [r7, #13]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d102      	bne.n	800144e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001448:	7b3b      	ldrb	r3, [r7, #12]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d001      	beq.n	8001452 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e05e      	b.n	8001510 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2202      	movs	r2, #2
 8001456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2202      	movs	r2, #2
 800145e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2202      	movs	r2, #2
 8001466:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2202      	movs	r2, #2
 800146e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d003      	beq.n	8001480 <HAL_TIM_Encoder_Start_IT+0xc4>
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2b04      	cmp	r3, #4
 800147c:	d010      	beq.n	80014a0 <HAL_TIM_Encoder_Start_IT+0xe4>
 800147e:	e01f      	b.n	80014c0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2201      	movs	r2, #1
 8001486:	2100      	movs	r1, #0
 8001488:	4618      	mov	r0, r3
 800148a:	f000 f9d3 	bl	8001834 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	68da      	ldr	r2, [r3, #12]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f042 0202 	orr.w	r2, r2, #2
 800149c:	60da      	str	r2, [r3, #12]
      break;
 800149e:	e02e      	b.n	80014fe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2201      	movs	r2, #1
 80014a6:	2104      	movs	r1, #4
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 f9c3 	bl	8001834 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	68da      	ldr	r2, [r3, #12]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f042 0204 	orr.w	r2, r2, #4
 80014bc:	60da      	str	r2, [r3, #12]
      break;
 80014be:	e01e      	b.n	80014fe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2201      	movs	r2, #1
 80014c6:	2100      	movs	r1, #0
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 f9b3 	bl	8001834 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2201      	movs	r2, #1
 80014d4:	2104      	movs	r1, #4
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f9ac 	bl	8001834 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	68da      	ldr	r2, [r3, #12]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f042 0202 	orr.w	r2, r2, #2
 80014ea:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	68da      	ldr	r2, [r3, #12]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 0204 	orr.w	r2, r2, #4
 80014fa:	60da      	str	r2, [r3, #12]
      break;
 80014fc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f042 0201 	orr.w	r2, r2, #1
 800150c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	2b02      	cmp	r3, #2
 800152c:	d122      	bne.n	8001574 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	f003 0302 	and.w	r3, r3, #2
 8001538:	2b02      	cmp	r3, #2
 800153a:	d11b      	bne.n	8001574 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f06f 0202 	mvn.w	r2, #2
 8001544:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2201      	movs	r2, #1
 800154a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f7fe fdf6 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 8001560:	e005      	b.n	800156e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f8e9 	bl	800173a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 f8ef 	bl	800174c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	f003 0304 	and.w	r3, r3, #4
 800157e:	2b04      	cmp	r3, #4
 8001580:	d122      	bne.n	80015c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b04      	cmp	r3, #4
 800158e:	d11b      	bne.n	80015c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f06f 0204 	mvn.w	r2, #4
 8001598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2202      	movs	r2, #2
 800159e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d003      	beq.n	80015b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7fe fdcc 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 80015b4:	e005      	b.n	80015c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 f8bf 	bl	800173a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 f8c5 	bl	800174c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d122      	bne.n	800161c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	d11b      	bne.n	800161c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f06f 0208 	mvn.w	r2, #8
 80015ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2204      	movs	r2, #4
 80015f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	f003 0303 	and.w	r3, r3, #3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7fe fda2 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 8001608:	e005      	b.n	8001616 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f000 f895 	bl	800173a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f89b 	bl	800174c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	f003 0310 	and.w	r3, r3, #16
 8001626:	2b10      	cmp	r3, #16
 8001628:	d122      	bne.n	8001670 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	f003 0310 	and.w	r3, r3, #16
 8001634:	2b10      	cmp	r3, #16
 8001636:	d11b      	bne.n	8001670 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f06f 0210 	mvn.w	r2, #16
 8001640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2208      	movs	r2, #8
 8001646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7fe fd78 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 800165c:	e005      	b.n	800166a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 f86b 	bl	800173a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f871 	bl	800174c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	2b01      	cmp	r3, #1
 800167c:	d10e      	bne.n	800169c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b01      	cmp	r3, #1
 800168a:	d107      	bne.n	800169c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f06f 0201 	mvn.w	r2, #1
 8001694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 f846 	bl	8001728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016a6:	2b80      	cmp	r3, #128	; 0x80
 80016a8:	d10e      	bne.n	80016c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016b4:	2b80      	cmp	r3, #128	; 0x80
 80016b6:	d107      	bne.n	80016c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80016c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f000 f941 	bl	800194a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016d2:	2b40      	cmp	r3, #64	; 0x40
 80016d4:	d10e      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016e0:	2b40      	cmp	r3, #64	; 0x40
 80016e2:	d107      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80016ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 f835 	bl	800175e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	2b20      	cmp	r3, #32
 8001700:	d10e      	bne.n	8001720 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f003 0320 	and.w	r3, r3, #32
 800170c:	2b20      	cmp	r3, #32
 800170e:	d107      	bne.n	8001720 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f06f 0220 	mvn.w	r2, #32
 8001718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 f90c 	bl	8001938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr

0800173a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800173a:	b480      	push	{r7}
 800173c:	b083      	sub	sp, #12
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr

0800175e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr

08001770 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4a29      	ldr	r2, [pc, #164]	; (8001828 <TIM_Base_SetConfig+0xb8>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d00b      	beq.n	80017a0 <TIM_Base_SetConfig+0x30>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800178e:	d007      	beq.n	80017a0 <TIM_Base_SetConfig+0x30>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a26      	ldr	r2, [pc, #152]	; (800182c <TIM_Base_SetConfig+0xbc>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d003      	beq.n	80017a0 <TIM_Base_SetConfig+0x30>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a25      	ldr	r2, [pc, #148]	; (8001830 <TIM_Base_SetConfig+0xc0>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d108      	bne.n	80017b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a1c      	ldr	r2, [pc, #112]	; (8001828 <TIM_Base_SetConfig+0xb8>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d00b      	beq.n	80017d2 <TIM_Base_SetConfig+0x62>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017c0:	d007      	beq.n	80017d2 <TIM_Base_SetConfig+0x62>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a19      	ldr	r2, [pc, #100]	; (800182c <TIM_Base_SetConfig+0xbc>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d003      	beq.n	80017d2 <TIM_Base_SetConfig+0x62>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a18      	ldr	r2, [pc, #96]	; (8001830 <TIM_Base_SetConfig+0xc0>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d108      	bne.n	80017e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	689a      	ldr	r2, [r3, #8]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a07      	ldr	r2, [pc, #28]	; (8001828 <TIM_Base_SetConfig+0xb8>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d103      	bne.n	8001818 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	691a      	ldr	r2, [r3, #16]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	615a      	str	r2, [r3, #20]
}
 800181e:	bf00      	nop
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr
 8001828:	40012c00 	.word	0x40012c00
 800182c:	40000400 	.word	0x40000400
 8001830:	40000800 	.word	0x40000800

08001834 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001834:	b480      	push	{r7}
 8001836:	b087      	sub	sp, #28
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	f003 031f 	and.w	r3, r3, #31
 8001846:	2201      	movs	r2, #1
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6a1a      	ldr	r2, [r3, #32]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	43db      	mvns	r3, r3
 8001856:	401a      	ands	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6a1a      	ldr	r2, [r3, #32]
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	f003 031f 	and.w	r3, r3, #31
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	fa01 f303 	lsl.w	r3, r1, r3
 800186c:	431a      	orrs	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	621a      	str	r2, [r3, #32]
}
 8001872:	bf00      	nop
 8001874:	371c      	adds	r7, #28
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr

0800187c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800188c:	2b01      	cmp	r3, #1
 800188e:	d101      	bne.n	8001894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001890:	2302      	movs	r3, #2
 8001892:	e046      	b.n	8001922 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2202      	movs	r2, #2
 80018a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a16      	ldr	r2, [pc, #88]	; (800192c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d00e      	beq.n	80018f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e0:	d009      	beq.n	80018f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d004      	beq.n	80018f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a10      	ldr	r2, [pc, #64]	; (8001934 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d10c      	bne.n	8001910 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	68ba      	ldr	r2, [r7, #8]
 8001904:	4313      	orrs	r3, r2
 8001906:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	68ba      	ldr	r2, [r7, #8]
 800190e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	40012c00 	.word	0x40012c00
 8001930:	40000400 	.word	0x40000400
 8001934:	40000800 	.word	0x40000800

08001938 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr

0800194a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800194a:	b480      	push	{r7}
 800194c:	b083      	sub	sp, #12
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr

0800195c <__libc_init_array>:
 800195c:	b570      	push	{r4, r5, r6, lr}
 800195e:	2600      	movs	r6, #0
 8001960:	4d0c      	ldr	r5, [pc, #48]	; (8001994 <__libc_init_array+0x38>)
 8001962:	4c0d      	ldr	r4, [pc, #52]	; (8001998 <__libc_init_array+0x3c>)
 8001964:	1b64      	subs	r4, r4, r5
 8001966:	10a4      	asrs	r4, r4, #2
 8001968:	42a6      	cmp	r6, r4
 800196a:	d109      	bne.n	8001980 <__libc_init_array+0x24>
 800196c:	f000 f822 	bl	80019b4 <_init>
 8001970:	2600      	movs	r6, #0
 8001972:	4d0a      	ldr	r5, [pc, #40]	; (800199c <__libc_init_array+0x40>)
 8001974:	4c0a      	ldr	r4, [pc, #40]	; (80019a0 <__libc_init_array+0x44>)
 8001976:	1b64      	subs	r4, r4, r5
 8001978:	10a4      	asrs	r4, r4, #2
 800197a:	42a6      	cmp	r6, r4
 800197c:	d105      	bne.n	800198a <__libc_init_array+0x2e>
 800197e:	bd70      	pop	{r4, r5, r6, pc}
 8001980:	f855 3b04 	ldr.w	r3, [r5], #4
 8001984:	4798      	blx	r3
 8001986:	3601      	adds	r6, #1
 8001988:	e7ee      	b.n	8001968 <__libc_init_array+0xc>
 800198a:	f855 3b04 	ldr.w	r3, [r5], #4
 800198e:	4798      	blx	r3
 8001990:	3601      	adds	r6, #1
 8001992:	e7f2      	b.n	800197a <__libc_init_array+0x1e>
 8001994:	080019ec 	.word	0x080019ec
 8001998:	080019ec 	.word	0x080019ec
 800199c:	080019ec 	.word	0x080019ec
 80019a0:	080019f0 	.word	0x080019f0

080019a4 <memset>:
 80019a4:	4603      	mov	r3, r0
 80019a6:	4402      	add	r2, r0
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d100      	bne.n	80019ae <memset+0xa>
 80019ac:	4770      	bx	lr
 80019ae:	f803 1b01 	strb.w	r1, [r3], #1
 80019b2:	e7f9      	b.n	80019a8 <memset+0x4>

080019b4 <_init>:
 80019b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019b6:	bf00      	nop
 80019b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ba:	bc08      	pop	{r3}
 80019bc:	469e      	mov	lr, r3
 80019be:	4770      	bx	lr

080019c0 <_fini>:
 80019c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019c2:	bf00      	nop
 80019c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019c6:	bc08      	pop	{r3}
 80019c8:	469e      	mov	lr, r3
 80019ca:	4770      	bx	lr
