/****************************************************************************
 *
 *		Copyright(c) 2011-2012 Yamaha Corporation. All rights reserved.
 *
 *		Module		: mcdefs.h
 *
 *		Description	: MC Device Definitions
 *
 *		Version		: 3.1.0 	2012.05.10
 *
 * This software is provided 'as-is', without any express or implied
 * warranty.	In no event will the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Permission is granted to anyone to use this software for any purpose,
 * including commercial applications, and to alter it and redistribute it
 * freely, subject to the following restrictions:
 *
 * 1. The origin of this software must not be misrepresented; you must not
 *	claim that you wrote the original software. If you use this software
 *	in a product, an acknowledgment in the product documentation would be
 *	appreciated but is not required.
 * 2. Altered source versions must be plainly marked as such, and must not be
 *	misrepresented as being the original software.
 * 3. This notice may not be removed or altered from any source distribution.
 *
 ****************************************************************************/

#ifndef _MCDEFS_H_
#define	_MCDEFS_H_

/*	Register Definition

	[Naming Rules]

	  MCI_xxx		: Registers
	  MCI_xxx_DEF	: Default setting of registers
	  MCB_xxx		: Miscelleneous bit definition
*/

/*	Registers	*/
/*	A_ADR	*/
#define	MCI_RST						(0)
#define	MCB_EIRQ					(0x80)
#define	MCB_RST						(0x01)
#define	MCI_RST_DEF					(MCB_RST)

#define	MCI_BASE_ADR				(1)
#define	MCI_BASE_WINDOW				(2)

#define	MCI_HW_ID					(8)
#define	MCI_HW_ID_DEF				(0x79)

#define	MCI_ANA_ADR					(12)
#define	MCI_ANA_WINDOW				(13)

#define	MCI_CD_ADR					(14)
#define	MCI_CD_WINDOW				(15)

#define	MCI_MIX_ADR					(16)
#define	MCI_MIX_WINDOW				(17)

#define	MCI_AE_ADR					(18)
#define	MCI_AE_WINDOW				(19)

#define	MCI_BDSP_ST					(20)
#define	MCB_EQ5ON					(0x80)
#define	MCB_DRCON					(0x40)
#define	MCB_EQ3ON					(0x20)
#define	MCB_CDSPINS					(0x10)
#define	MCB_DBEXON					(0x08)
#define	MCB_BDSP_ST					(0x01)

#define	MCI_BDSP_RST				(21)
#define	MCB_TRAM_RST				(0x02)
#define	MCB_BDSP_RST				(0x01)

#define	MCI_BDSP_ADR				(22)
#define	MCI_BDSP_WINDOW				(23)

#define	MCI_CDSP_ADR				(24)
#define	MCI_CDSP_WINDOW				(25)

#define MCI_CDSP_IRQ_FLAG_REG		(27)	/* A_ADR: #27 W/R	*/
#define MCB_IRQFLAG_CDSP			(0x80)	/* CDSP_FLG */
#define MCB_IRQFLAG_EFIFO			(0x10)	/* EFIFO_FLG */
#define MCB_IRQFLAG_OFIFO			(0x08)	/* OFIFO_FLG */
#define MCB_IRQFLAG_ENC				(0x02)	/* ENC_FLG */
#define MCB_IRQFLAG_DEC				(0x01)	/* DEC_FLG */
#define MCB_IRQFLAG_CDSP_ALL		(MCB_IRQFLAG_CDSP|MCB_IRQFLAG_EFIFO|MCB_IRQFLAG_OFIFO|MCB_IRQFLAG_ENC|MCB_IRQFLAG_DEC)

#define MCI_CDSP_IRQ_CTRL_REG		(28)	/* A_ADR: #28 W/R	*/
#define MCB_IRQ_ECDSP				(0x80)	/* ECDSP */
#define MCB_IRQ_EEFIFO				(0x10)	/* EEFIFO */
#define MCB_IRQ_EOFIFO				(0x08)	/* EOFIFO */
#define MCB_IRQ_EENC				(0x02)	/* EENC */
#define MCB_IRQ_EDEC				(0x01)	/* EDEC */
#define MCB_IRQ_ECDSP_ALL			(MCB_IRQ_ECDSP|MCB_IRQ_EEFIFO|MCB_IRQ_EOFIFO|MCB_IRQ_EENC|MCB_IRQ_EDEC)

#define MCI_FSQ_FIFO_REG			(29)	/* A_ADR: #29 W/R	*/

/*	B_ADR(BASE)	*/
#define	MCI_RSTB					(0)
#define	MCB_RSTB					(0x10)
#define	MCB_RSTC					(0x20)
#define	MCI_RSTB_DEF				(MCB_RSTB)

#define	MCI_PWM_DIGITAL				(1)
#define	MCB_PWM_DP2					(0x04)
#define	MCB_PWM_DP1					(0x02)
#define	MCI_PWM_DIGITAL_DEF			(MCB_PWM_DP2 | MCB_PWM_DP1)

#define	MCI_PWM_DIGITAL_1			(3)
#define	MCB_PWM_DPCD				(0x80)
#define	MCB_PWM_DPPDM				(0x10)
#define	MCB_PWM_DPDI2				(0x08)
#define	MCB_PWM_DPDI1				(0x04)
#define	MCB_PWM_DPDI0				(0x02)
#define	MCB_PWM_DPB					(0x01)
#define	MCI_PWM_DIGITAL_1_DEF		(MCB_PWM_DPPDM | MCB_PWM_DPDI2 | MCB_PWM_DPDI1 | MCB_PWM_DPDI0 | MCB_PWM_DPB)

#define	MCI_PWM_DPC					(4)
#define	MCB_PWM_DPC					(0x01)
#define	MCB_CDSP_FREQ				(0x80)
#define	MCI_PWM_DPC_DEF				(MCB_PWM_DPC)

#define	MCI_PWM_DIGITAL_BDSP		(6)
#define	MCI_PWM_DIGITAL_BDSP_DEF	(MCB_PWM_DPBDSP)
#define	MCB_PWM_DPBDSP				(0x01)

#define	MCI_PSW						(8)
#define	MCB_PSWB					(0x01)

#define	MCI_SD_MSK					(9)
#define	MCB_SDIN_MSK2				(0x80)
#define	MCB_SDO_DDR2				(0x10)
#define	MCB_SDIN_MSK1				(0x08)
#define	MCB_SDO_DDR1				(0x01)
#define	MCI_SD_MSK_DEF				(MCB_SDIN_MSK2 | MCB_SDIN_MSK1)

#define	MCI_SD_MSK_1				(10)
#define	MCB_SDIN_MSK0				(0x80)
#define	MCB_SDO_DDR0				(0x10)
#define	MCI_SD_MSK_1_DEF			(MCB_SDIN_MSK0)

#define	MCI_BCLK_MSK				(11)
#define	MCB_BCLK_MSK2				(0x80)
#define	MCB_BCLK_DDR2				(0x40)
#define	MCB_LRCK_MSK2				(0x20)
#define	MCB_LRCK_DDR2				(0x10)
#define	MCB_BCLK_MSK1				(0x08)
#define	MCB_BCLK_DDR1				(0x04)
#define	MCB_LRCK_MSK1				(0x02)
#define	MCB_LRCK_DDR1				(0x01)
#define	MCI_BCLK_MSK_DEF			(MCB_BCLK_MSK2 | MCB_LRCK_MSK2 | MCB_BCLK_MSK1 | MCB_LRCK_MSK1)

#define	MCI_BCLK_MSK_1				(12)
#define	MCB_BCLK_MSK0				(0x80)
#define	MCB_BCLK_DDR0				(0x40)
#define	MCB_LRCK_MSK0				(0x20)
#define	MCB_LRCK_DDR0				(0x10)
#define	MCB_PCMOUT_HIZ2				(0x08)
#define	MCB_PCMOUT_HIZ1				(0x04)
#define	MCB_PCMOUT_HIZ0				(0x02)
#define	MCB_ROUTER_MS				(0x01)
#define	MCI_BCLK_MSK_1_DEF			(MCB_BCLK_MSK0 | MCB_LRCK_MSK0)

#define	MCI_BCKP					(13)
#define	MCB_DI2_BCKP				(0x04)
#define	MCB_DI1_BCKP				(0x02)
#define	MCB_DI0_BCKP				(0x01)
#define	MCI_BCKP_DEF				(0)

#define	MCI_PLL1RST					(14)
#define	MCB_DP0						(0x10)
#define	MCB_PLL1RST1				(0x02)
#define	MCB_PLL1RST0				(0x01)
#define	MCI_PLL1_DEF				(MCB_DP0|MCB_PLL1RST1|MCB_PLL1RST0)

#define	MCI_RANGE					(20)

#define	MCI_BYPASS					(21)
#define	MCB_LOCK1					(0x80)
#define	MCB_LOCK0					(0x40)
#define	MCB_BYPASS1					(0x02)
#define	MCB_BYPASS0					(0x01)

#define	MCI_EPA_IRQ					(22)
#define	MCB_EPA2_IRQ				(0x04)
#define	MCB_EPA1_IRQ				(0x02)
#define	MCB_EPA0_IRQ				(0x01)

#define	MCI_PA_FLG					(23)
#define	MCB_PA2_FLAG				(0x04)
#define	MCB_PA1_FLAG				(0x02)
#define	MCB_PA0_FLAG				(0x01)

#define	MCI_PA2_MSK					(25)
#define	MCB_PA2_MSK					(0x08)
#define	MCB_PA2_DDR					(0x04)
#define	MCB_PA2_IRQMODE				(0x03)
#define	MCI_PA2_MSK_DEF				(MCB_PA2_MSK)

#define	MCI_PA_MSK					(26)
#define	MCB_PA1_MSK					(0x80)
#define	MCB_PA1_DDR					(0x40)
#define	MCB_PA1_IRQMODE				(0x30)
#define	MCB_PA0_MSK					(0x08)
#define	MCB_PA0_DDR					(0x04)
#define	MCB_PA0_IRQMODE				(0x03)
#define	MCI_PA_MSK_DEF				(MCB_PA1_MSK | MCB_PA0_MSK)

#define	MCI_PA2_HOST				(28)
#define	MCB_PA2_HOST				(0x03)
#define	MCB_PA2_HOST_SCU			(0x00)
#define	MCB_PA2_HOST_IRQ			(0x01)
#define	MCB_PA2_HOST_CDSP			(0x02)

#define	MCI_PA_HOST					(29)
#define	MCB_PA1_HOST				(0x30)
#define	MCB_PA1_HOST_SCU			(0x00)
#define	MCB_PA1_HOST_IRQ			(0x10)
#define	MCB_PA1_HOST_CDSP			(0x20)
#define	MCB_PA0_HOST				(0x03)
#define	MCB_PA0_HOST_SCU			(0x00)
#define	MCB_PA0_HOST_IRQ			(0x01)
#define	MCB_PA0_HOST_CDSP			(0x02)

#define	MCI_PA_OUT					(30)
#define	MCB_PA_OUT					(0x01)

#define	MCI_PA_SCU_PA				(31)
#define	MCB_PA_SCU_PA0				(0x01)
#define	MCB_PA_SCU_PA1				(0x02)

#define	MCI_GPP						(31)
#define	MCB_GP0P					(0x01)
#define	MCB_GP1P					(0x02)
#define	MCB_GP2P					(0x04)

#define	MCI_SCU_GP					(32)
#define	MCB_SCU_GP0					(0x01)
#define	MCB_SCU_GP1					(0x02)
#define	MCB_SCU_GP2					(0x04)

#define	MCI_CSDIN_MSK				(243)
#define	MCB_CSDIN_MSK				(0x08)
#define	MCI_CSDIN_MSK_DEF			(0x5B)

/*	B_ADR(MIX)	*/
#define	MCI_DIT_INVFLAGL			(0)
#define	MCB_DIT0_INVFLAGL			(0x20)
#define	MCB_DIT1_INVFLAGL			(0x10)
#define	MCB_DIT2_INVFLAGL			(0x08)
#define	MCB_DIT2_INVFLAGL1			(0x04)

#define	MCI_DIT_INVFLAGR			(1)
#define	MCB_DIT0_INVFLAGR			(0x20)
#define	MCB_DIT1_INVFLAGR			(0x10)
#define	MCB_DIT2_INVFLAGR			(0x08)
#define	MCB_DIT2_INVFLAGR1			(0x04)

#define	MCI_DIR_VFLAGL				(2)
#define	MCB_PDM0_VFLAGL				(0x80)
#define	MCB_DIR0_VFLAGL				(0x20)
#define	MCB_DIR1_VFLAGL				(0x10)
#define	MCB_DIR2_VFLAGL				(0x08)
#define	MCB_ADC1_VFLAGL				(0x01)

#define	MCI_DIR_VFLAGR				(3)
#define	MCB_PDM0_VFLAGR				(0x80)
#define	MCB_DIR0_VFLAGR				(0x20)
#define	MCB_DIR1_VFLAGR				(0x10)
#define	MCB_DIR2_VFLAGR				(0x08)
#define	MCB_ADC1_VFLAGR				(0x01)

#define	MCI_AD_VFLAGL				(4)
#define	MCB_ADC_VFLAGL				(0x80)
#define	MCB_DTMFB_VFLAGL			(0x40)
#define	MCB_AENG6_VFLAGL			(0x20)

#define	MCI_AD_VFLAGR				(5)
#define	MCB_ADC_VFLAGR				(0x80)
#define	MCB_DTMFB_VFLAGR			(0x40)
#define	MCB_AENG6_VFLAGR			(0x20)

#define	MCI_AFLAGL					(6)
#define	MCB_ADC1_AFLAGL				(0x80)
#define	MCB_ADC_AFLAGL				(0x40)
#define	MCB_DIR0_AFLAGL				(0x20)
#define	MCB_DIR1_AFLAGL				(0x10)
#define	MCB_DIR2_AFLAGL				(0x04)

#define	MCI_AFLAGR					(7)
#define	MCB_ADC1_AFLAGR				(0x80)
#define	MCB_ADC_AFLAGR				(0x40)
#define	MCB_DIR0_AFLAGR				(0x20)
#define	MCB_DIR1_AFLAGR				(0x10)
#define	MCB_DIR2_AFLAGR				(0x04)

#define	MCI_DAC_INS_FLAG			(8)
#define	MCB_DAC_INS_FLAG			(0x80)

#define	MCI_INS_FLAG				(9)
#define	MCB_ADC_INS_FLAG			(0x40)
#define	MCB_DIR0_INS_FLAG			(0x20)
#define	MCB_DIR1_INS_FLAG			(0x10)
#define	MCB_ADC1_INS_FLAG			(0x08)
#define	MCB_DIR2_INS_FLAG			(0x04)

#define	MCI_DAC_FLAGL				(10)
#define	MCB_ST_FLAGL				(0x80)
#define	MCB_MASTER_OFLAGL			(0x40)
#define	MCB_VOICE_FLAGL				(0x10)
#define	MCB_DTMF_FLAGL				(0x08)
#define	MCB_DAC_FLAGL				(0x02)

#define	MCI_DAC_FLAGR				(11)
#define	MCB_ST_FLAGR				(0x80)
#define	MCB_MASTER_OFLAGR			(0x40)
#define	MCB_VOICE_FLAGR				(0x10)
#define	MCB_DTMF_FLAGR				(0x08)
#define	MCB_DAC_FLAGR				(0x02)

#define	MCI_DIT0_INVOLL				(12)
#define	MCB_DIT0_INLAT				(0x80)
#define	MCB_DIT0_INVOLL				(0x7F)

#define	MCI_DIT0_INVOLR				(13)
#define	MCB_DIT0_INVOLR				(0x7F)

#define	MCI_DIT1_INVOLL				(14)
#define	MCB_DIT1_INLAT				(0x80)
#define	MCB_DIT1_INVOLL				(0x7F)

#define	MCI_DIT1_INVOLR				(15)
#define	MCB_DIT1_INVOLR				(0x7F)

#define	MCI_DIT2_INVOLL				(16)
#define	MCB_DIT2_INLAT				(0x80)
#define	MCB_DIT2_INVOLL				(0x7F)

#define	MCI_DIT2_INVOLR				(17)
#define	MCB_DIT2_INVOLR				(0x7F)

#define	MCI_DIT2_INVOLL1			(18)
#define	MCB_DIT2_INLAT1				(0x80)
#define	MCB_DIT2_INVOLL1			(0x7F)

#define	MCI_DIT2_INVOLR1			(19)
#define	MCB_DIT2_INVOLR1			(0x7F)

#define	MCI_PDM0_VOLL				(24)
#define	MCB_PDM0_LAT				(0x80)
#define	MCB_PDM0_VOLL				(0x7F)

#define	MCI_PDM0_VOLR				(25)
#define	MCB_PDM0_VOLR				(0x7F)

#define	MCI_DIR0_VOLL				(28)
#define	MCB_DIR0_LAT				(0x80)
#define	MCB_DIR0_VOLL				(0x7F)

#define	MCI_DIR0_VOLR				(29)
#define	MCB_DIR0_VOLR				(0x7F)

#define	MCI_DIR1_VOLL				(30)
#define	MCB_DIR1_LAT				(0x80)
#define	MCB_DIR1_VOLL				(0x7F)

#define	MCI_DIR1_VOLR				(31)
#define	MCB_DIR1_VOLR				(0x7F)

#define	MCI_DIR2_VOLL				(32)
#define	MCB_DIR2_LAT				(0x80)
#define	MCB_DIR2_VOLL				(0x7F)

#define	MCI_DIR2_VOLR				(33)
#define	MCB_DIR2_VOLR				(0x7F)

#define	MCI_ADC1_VOLL				(38)
#define	MCB_ADC1_LAT				(0x80)
#define	MCB_ADC1_VOLL				(0x7F)

#define	MCI_ADC1_VOLR				(39)
#define	MCB_ADC1_VOLR				(0x7F)

#define	MCI_ADC_VOLL				(40)
#define	MCB_ADC_LAT					(0x80)
#define	MCB_ADC_VOLL				(0x7F)

#define	MCI_ADC_VOLR				(41)
#define	MCB_ADC_VOLR				(0x7F)

#define	MCI_DTMFB_VOLL				(42)
#define	MCB_DTMFB_LAT				(0x80)
#define	MCB_DTMFB_VOLL				(0x7F)

#define	MCI_DTMFB_VOLR				(43)
#define	MCB_DTMFB_VOLR				(0x7F)

#define	MCI_AENG6_VOLL				(44)
#define	MCB_AENG6_LAT				(0x80)
#define	MCB_AENG6_VOLL				(0x7F)

#define	MCI_AENG6_VOLR				(45)
#define	MCB_AENG6_VOLR				(0x7F)

#define	MCI_DIT_ININTP				(50)
#define	MCB_DIT0_ININTP				(0x20)
#define	MCB_DIT1_ININTP				(0x10)
#define	MCB_DIT2_ININTP				(0x08)
#define	MCB_DIT2_ININTP1			(0x01)
#define	MCI_DIT_ININTP_DEF			(MCB_DIT0_ININTP | MCB_DIT1_ININTP | MCB_DIT2_ININTP)

#define	MCI_DIR_INTP				(51)
#define	MCB_PDM0_INTP				(0x80)
#define	MCB_DIR0_INTP				(0x20)
#define	MCB_DIR1_INTP				(0x10)
#define	MCB_DIR2_INTP				(0x08)
#define	MCB_ADC1_INTP				(0x01)
#define	MCI_DIR_INTP_DEF			(MCB_PDM0_INTP | MCB_DIR0_INTP | MCB_DIR1_INTP | MCB_DIR2_INTP)

#define	MCI_ADC_INTP				(52)
#define	MCB_ADC_INTP				(0x80)
#define	MCB_DTMFB_INTP				(0x40)
#define	MCB_AENG6_INTP				(0x20)
#define	MCI_ADC_INTP_DEF			(MCB_ADC_INTP | MCB_AENG6_INTP)

#define	MCI_ADC_ATTL				(54)
#define	MCB_ADC_ALAT				(0x80)
#define	MCB_ADC_ATTL				(0x7F)

#define	MCI_ADC_ATTR				(55)
#define	MCB_ADC_ATTR				(0x7F)

#define	MCI_DIR0_ATTL				(56)
#define	MCB_DIR0_ALAT				(0x80)
#define	MCB_DIR0_ATTL				(0x7F)

#define	MCI_DIR0_ATTR				(57)
#define	MCB_DIR0_ATTR				(0x7F)

#define	MCI_DIR1_ATTL				(58)
#define	MCB_DIR1_ALAT				(0x80)
#define	MCB_DIR1_ATTL				(0x7F)

#define	MCI_DIR1_ATTR				(59)
#define	MCB_DIR1_ATTR				(0x7F)

#define	MCI_DIR2_ATTL				(62)
#define	MCB_DIR2_ALAT				(0x80)
#define	MCB_DIR2_ATTL				(0x7F)

#define	MCI_DIR2_ATTR				(63)
#define	MCB_DIR2_ATTR				(0x7F)

#define	MCI_ADC1_ATTL				(68)
#define	MCB_ADC1_ALAT				(0x80)
#define	MCB_ADC1_ATTL				(0x7F)

#define	MCI_ADC1_ATTR				(69)
#define	MCB_ADC1_ATTR				(0x7F)

#define	MCI_AINTP					(72)
#define	MCB_ADC1_AINTP				(0x80)
#define	MCB_ADC_AINTP				(0x40)
#define	MCB_DIR0_AINTP				(0x20)
#define	MCB_DIR1_AINTP				(0x10)
#define	MCB_DIR2_AINTP				(0x04)
#define	MCI_AINTP_DEF				(MCB_ADC_AINTP | MCB_DIR0_AINTP | MCB_DIR1_AINTP | MCB_DIR2_AINTP)

#define	MCI_DAC_INS					(74)
#define	MCB_DAC_INS					(0x80)

#define	MCI_INS						(75)
#define	MCB_ADC_INS					(0x40)
#define	MCB_DIR0_INS				(0x20)
#define	MCB_DIR1_INS				(0x10)
#define	MCB_ADC1_INS				(0x08)
#define	MCB_DIR2_INS				(0x04)

#define	MCI_IINTP					(76)
#define	MCB_DAC_IINTP				(0x80)
#define	MCB_ADC_IINTP				(0x40)
#define	MCB_DIR0_IINTP				(0x20)
#define	MCB_DIR1_IINTP				(0x10)
#define	MCB_ADC1_IINTP				(0x08)
#define	MCB_DIR2_IINTP				(0x04)
#define	MCI_IINTP_DEF				(MCB_DAC_IINTP | MCB_ADC_IINTP | MCB_DIR0_IINTP | MCB_DIR1_IINTP | MCB_DIR2_IINTP)

#define	MCI_ST_VOLL					(77)
#define	MCB_ST_LAT					(0x80)
#define	MCB_ST_VOLL					(0x7F)

#define	MCI_ST_VOLR					(78)
#define	MCB_ST_VOLR					(0x7F)

#define	MCI_MASTER_OUTL				(79)
#define	MCB_MASTER_OLAT				(0x80)
#define	MCB_MASTER_OUTL				(0x7F)

#define	MCI_MASTER_OUTR				(80)
#define	MCB_MASTER_OUTR				(0x7F)

#define	MCI_VOICE_ATTL				(83)
#define	MCB_VOICE_LAT				(0x80)
#define	MCB_VOICE_ATTL				(0x7F)

#define	MCI_VOICE_ATTR				(84)
#define	MCB_VOICE_ATTR				(0x7F)

#define	MCI_DTMF_ATTL				(85)
#define	MCB_DTMF_LAT				(0x80)
#define	MCB_DTMF_ATTL				(0x7F)

#define	MCI_DTMF_ATTR				(86)
#define	MCB_DTMF_ATTR				(0x7F)

#define	MCI_DAC_ATTL				(89)
#define	MCB_DAC_LAT					(0x80)
#define	MCB_DAC_ATTL				(0x7F)

#define	MCI_DAC_ATTR				(90)
#define	MCB_DAC_ATTR				(0x7F)

#define	MCI_DAC_INTP				(93)
#define	MCB_ST_INTP					(0x80)
#define	MCB_MASTER_OINTP			(0x40)
#define	MCB_VOICE_INTP				(0x10)
#define	MCB_DTMF_INTP				(0x08)
#define	MCB_DAC_INTP				(0x02)
#define	MCI_DAC_INTP_DEF			(MCB_ST_INTP | MCB_MASTER_OINTP | MCB_VOICE_INTP | MCB_DAC_INTP)

#define	MCI_SOURCE					(110)
#define	MCB_DAC_SOURCE_AD			(0x10)
#define	MCB_DAC_SOURCE_DIR2			(0x20)
#define	MCB_DAC_SOURCE_DIR0			(0x30)
#define	MCB_DAC_SOURCE_DIR1			(0x40)
#define	MCB_DAC_SOURCE_ADC1			(0x50)
#define	MCB_DAC_SOURCE_MIX			(0x70)
#define	MCB_VOICE_SOURCE_AD			(0x01)
#define	MCB_VOICE_SOURCE_DIR2		(0x02)
#define	MCB_VOICE_SOURCE_DIR0		(0x03)
#define	MCB_VOICE_SOURCE_DIR1		(0x04)
#define	MCB_VOICE_SOURCE_ADC1		(0x05)
#define	MCB_VOICE_SOURCE_MIX		(0x07)

#define	MCI_SWP						(111)

#define	MCI_SRC_SOURCE				(112)
#define	MCB_DIT0_SOURCE_AD			(0x10)
#define	MCB_DIT0_SOURCE_DIR2		(0x20)
#define	MCB_DIT0_SOURCE_DIR0		(0x30)
#define	MCB_DIT0_SOURCE_DIR1		(0x40)
#define	MCB_DIT0_SOURCE_ADC1		(0x50)
#define	MCB_DIT0_SOURCE_MIX			(0x70)
#define	MCB_DIT1_SOURCE_AD			(0x01)
#define	MCB_DIT1_SOURCE_DIR2		(0x02)
#define	MCB_DIT1_SOURCE_DIR0		(0x03)
#define	MCB_DIT1_SOURCE_DIR1		(0x04)
#define	MCB_DIT1_SOURCE_ADC1		(0x05)
#define	MCB_DIT1_SOURCE_MIX			(0x07)

#define	MCI_SRC_SOURCE_1			(113)
#define	MCB_AE_SOURCE_MUTE			(0x00)
#define	MCB_AE_SOURCE_AD			(0x10)
#define	MCB_AE_SOURCE_DIR2			(0x20)
#define	MCB_AE_SOURCE_DIR0			(0x30)
#define	MCB_AE_SOURCE_DIR1			(0x40)
#define	MCB_AE_SOURCE_ADC1			(0x50)
#define	MCB_AE_SOURCE_MIX			(0x70)
#define	MCB_DIT2_SOURCE_AD			(0x01)
#define	MCB_DIT2_SOURCE_DIR2		(0x02)
#define	MCB_DIT2_SOURCE_DIR0		(0x03)
#define	MCB_DIT2_SOURCE_DIR1		(0x04)
#define	MCB_DIT2_SOURCE_ADC1		(0x05)
#define	MCB_DIT2_SOURCE_MIX			(0x07)

#define	MCI_DIT2SRC_SOURCE			(114)
#define	MCB_DIT2SWAPL				(0x80)
#define	MCB_DIT2SRC_SOURCE1L_AD		(0x10)
#define	MCB_DIT2SRC_SOURCE1L_DIR2	(0x20)
#define	MCB_DIT2SRC_SOURCE1L_DIR0	(0x30)
#define	MCB_DIT2SRC_SOURCE1L_DIR1	(0x40)
#define	MCB_DIT2SRC_SOURCE1L_ADC1	(0x50)
#define	MCB_DIT2SRC_SOURCE1L_MIX	(0x70)
#define	MCB_DIT2SWAPR				(0x08)
#define	MCB_DIT2SRC_SOURCE1R_AD		(0x01)
#define	MCB_DIT2SRC_SOURCE1R_DIR2	(0x02)
#define	MCB_DIT2SRC_SOURCE1R_DIR0	(0x03)
#define	MCB_DIT2SRC_SOURCE1R_DIR1	(0x04)
#define	MCB_DIT2SRC_SOURCE1R_ADC1	(0x05)
#define	MCB_DIT2SRC_SOURCE1R_MIX	(0x07)

#define	MCI_AENG6_SOURCE			(115)
#define	MCB_AENG6_ADC0				(0x00)
#define	MCB_AENG6_PDM				(0x01)
#define	MCB_AENG6_DTMF				(0x02)

#define	MCI_EFIFO_SOURCE			(116)
#define MCB_EFIFO0R_DIR2			(0x00)
#define MCB_EFIFO0R_ESRC0			(0x01)
#define MCB_EFIFO0R_AEOUT			(0x02)
#define	MCB_EFIFO0R_SOURCE			(0x03)
#define	MCB_EFIFO0L_SOURCE			(0x0C)
#define MCB_EFIFO0L_DIR2			(0x00 << 2)
#define MCB_EFIFO0L_ESRC0			(0x01 << 2)
#define MCB_EFIFO0L_AEOUT			(0x02 << 2)
#define	MCB_EFIFO1R_SOURCE			(0x30)
#define MCB_EFIFO1R_DIR2			(0x00 << 4)
#define MCB_EFIFO1R_ESRC1			(0x01 << 4)
#define MCB_EFIFO1R_AEOUT			(0x02 << 4)
#define	MCB_EFIFO1L_SOURCE			(0xC0)
#define MCB_EFIFO1L_DIR2			(0x00 << 6)
#define MCB_EFIFO1L_ESRC1			(0x01 << 6)
#define MCB_EFIFO1L_AEOUT			(0x02 << 6)

#define	MCI_DIR2SRC_SOURCE			(117)
#define	MCB_DIR2SRC_SOURCE_DIR2		(0x00)
#define	MCB_DIR2SRC_SOURCE_OFIFO	(0x01)

#define	MCI_SDOUT2_SOURCE			(118)
#define	MCB_SDOUT2_SOURCE_DIT2SRC	(0x00)
#define	MCB_SDOUT2_SOURCE_OFIFO		(0x01)

#define	MCI_DIT2SRC_EN				(120)

#define	MCI_PEAK_METER				(121)

#define	MCI_OVFL					(122)
#define	MCI_OVFR					(123)

#define	MCI_DIMODE0					(130)

#define	MCI_DIRSRC_RATE0_MSB		(131)

#define	MCI_DIRSRC_RATE0_LSB		(132)

#define	MCI_DITSRC_RATE0_MSB		(133)

#define	MCI_DITSRC_RATE0_LSB		(134)

#define	MCI_DI_FS0					(135)

/*	DI Common Parameter	*/
#define	MCB_DICOMMON_SRC_RATE_SET	(0x01)
#define	MCB_DIT_SRCRATE_SET			(0x01)
#define	MCB_DIR_SRCRATE_SET			(0x10)

#define	MCI_DI0_SRC					(136)

#define	MCI_DIX0_START				(137)
#define	MCB_DITIM0_START			(0x40)
#define	MCB_DIR0_SRC_START			(0x08)
#define	MCB_DIR0_START				(0x04)
#define	MCB_DIT0_SRC_START			(0x02)
#define	MCB_DIT0_START				(0x01)

#define	MCI_DIX0_FMT				(142)

#define	MCI_DIR0_CH					(143)
#define	MCI_DIR0_CH_DEF				(0x10)

#define	MCI_DIT0_SLOT				(144)
#define	MCI_DIT0_SLOT_DEF			(0x10)

#define	MCI_HIZ_REDGE0				(145)

#define	MCI_PCM_RX0					(146)
#define	MCB_PCM_MONO_RX0			(0x80)
#define	MCI_PCM_RX0_DEF				(MCB_PCM_MONO_RX0)

#define	MCI_PCM_SLOT_RX0			(147)

#define	MCI_PCM_TX0					(148)
#define	MCB_PCM_MONO_TX0			(0x80)
#define	MCI_PCM_TX0_DEF				(MCB_PCM_MONO_TX0)

#define	MCI_PCM_SLOT_TX0			(149)
#define	MCI_PCM_SLOT_TX0_DEF		(0x10)

#define	MCI_DIMODE1					(150)

#define	MCI_DIRSRC_RATE1_MSB		(151)
#define	MCI_DIRSRC_RATE1_LSB		(152)

#define	MCI_DITSRC_RATE1_MSB		(153)
#define	MCI_DITSRC_RATE1_LSB		(154)

#define	MCI_DI_FS1					(155)

#define	MCI_DI1_SRC					(156)

#define	MCI_DIX1_START				(157)
#define	MCB_DITIM1_START			(0x40)
#define	MCB_DIR1_SRC_START			(0x08)
#define	MCB_DIR1_START				(0x04)
#define	MCB_DIT1_SRC_START			(0x02)
#define	MCB_DIT1_START				(0x01)

#define	MCI_DIX1_FMT				(162)

#define	MCI_DIR1_CH					(163)
#define	MCB_DIR1_CH1				(0x10)
#define	MCI_DIR1_CH_DEF				(MCB_DIR1_CH1)

#define	MCI_DIT1_SLOT				(164)
#define	MCB_DIT1_SLOT1				(0x10)
#define	MCI_DIT1_SLOT_DEF			(MCB_DIT1_SLOT1)

#define	MCI_HIZ_REDGE1				(165)

#define	MCI_PCM_RX1					(166)
#define	MCB_PCM_MONO_RX1			(0x80)
#define	MCI_PCM_RX1_DEF				(MCB_PCM_MONO_RX1)

#define	MCI_PCM_SLOT_RX1			(167)

#define	MCI_PCM_TX1					(168)
#define	MCB_PCM_MONO_TX1			(0x80)
#define	MCI_PCM_TX1_DEF				(MCB_PCM_MONO_TX1)

#define	MCI_PCM_SLOT_TX1			(169)
#define	MCI_PCM_SLOT_TX1_DEF		(0x10)

#define	MCI_DIMODE2					(170)

#define	MCI_DIRSRC_RATE2_MSB		(171)
#define	MCI_DIRSRC_RATE2_LSB		(172)

#define	MCI_DITSRC_RATE2_MSB		(173)
#define	MCI_DITSRC_RATE2_LSB		(174)

#define	MCI_DI_FS2					(175)
#define	MCB_DIAUTO_FS2				(0x80)
#define	MCB_DIBCK2					(0x70)
#define	MCB_DIFS2					(0x0F)

#define	MCI_DI2_SRC					(176)

#define	MCI_DIX2_START				(177)
#define	MCB_DITIM2_START			(0x40)
#define	MCB_DIR2_SRC_START			(0x08)
#define	MCB_DIR2_START				(0x04)
#define	MCB_DIT2_SRC_START			(0x02)
#define	MCB_DIT2_START				(0x01)

#define	MCI_DIX2_FMT				(182)

#define	MCI_DIR2_CH					(183)
#define	MCB_DIR2_CH1				(0x10)
#define	MCB_DIR2_CH0				(0x01)
#define	MCI_DIR2_CH_DEF				(MCB_DIR2_CH1)

#define	MCI_DIT2_SLOT				(184)
#define	MCB_DIT2_SLOT1				(0x10)
#define	MCB_DIT2_SLOT0				(0x01)
#define	MCI_DIT2_SLOT_DEF			(MCB_DIT2_SLOT1)

#define	MCI_HIZ_REDGE2				(185)

#define	MCI_PCM_RX2					(186)
#define	MCB_PCM_MONO_RX2			(0x80)
#define	MCI_PCM_RX2_DEF				(MCB_PCM_MONO_RX2)

#define	MCI_PCM_SLOT_RX2			(187)

#define	MCI_PCM_TX2					(188)
#define	MCB_PCM_MONO_TX2			(0x80)
#define	MCI_PCM_TX2_DEF				(MCB_PCM_MONO_TX2)

#define	MCI_PCM_SLOT_TX2			(189)
#define	MCI_PCM_SLOT_TX2_DEF		(0x10)

#define	MCI_CD_START				(194)
#define	MCB_CDI_START				(0x80)
#define	MCB_CDO_START				(0x01)

#define	MCI_CDI_CH					(195)
#define	MCI_CDI_CH_DEF				(0xA4)

#define	MCI_CDO_CH					(196)

#define	MCI_PDM_AGC					(200)
#define	MCI_PDM_AGC_DEF				(0x03)

#define	MCI_PDM_START				(202)
#define	MCB_PDM_SOURCE_PA2			(0x10)
#define	MCB_PDM_MN					(0x02)
#define	MCB_PDM_START				(0x01)

#define	MCI_PDM_AGC_ENV				(203)
#define	MCI_PDM_AGC_ENV_DEF			(0x61)
#define	MCB_PDM_AGC_ENV				(0x03)
#define	MCB_PDM_AGC_LVL				(0x0C)
#define	MCB_PDM_AGC_UPTIM			(0x30)
#define	MCB_PDM_AGC_DWTIM			(0xC0)

#define	MCI_PDM_AGC_CUT				(204)
#define	MCI_PDM_AGC_CUT_DEF			(0x00)
#define	MCB_PDM_AGC_CUTLVL			(0x03)
#define	MCB_PDM_AGC_CUTTIM			(0x0C)

#define	MCI_PDM_STWAIT				(205)
#define	MCI_PDM_STWAIT_DEF			(0x40)

#define	MCI_SINGEN0_VOL				(210)
#define	MCI_SINGEN1_VOL				(211)

#define	MCI_SINGEN_FREQ0_MSB		(212)
#define	MCI_SINGEN_FREQ0_LSB		(213)

#define	MCI_SINGEN_FREQ1_MSB		(214)
#define	MCI_SINGEN_FREQ1_LSB		(215)

#define	MCI_SINGEN_GATETIME			(216)

#define	MCI_SINGEN_FLAG				(217)
#define	MCB_SINGEN_FLAG				(0x80)
#define	MCB_SINGEN_LOOP				(0x40)
#define	MCB_SINGEN_MODE				(0x06)
#define	MCB_SINGEN_ON				(0x01)

/*	BADR(AE)	*/
#define	MCI_BAND0_CEQ0				(0)
#define	MCI_BAND0_CEQ0_H_DEF		(0x10)

#define	MCI_BAND1_CEQ0				(15)
#define	MCI_BAND1_CEQ0_H_DEF		(0x10)

#define	MCI_BAND2_CEQ0				(30)
#define	MCI_BAND2_CEQ0_H_DEF		(0x10)

#define	MCI_BAND3H_CEQ0				(45)
#define	MCI_BAND3H_CEQ0_H_DEF		(0x10)

#define	MCI_BAND4H_CEQ0				(75)
#define	MCI_BAND4H_CEQ0_H_DEF		(0x10)

#define	MCI_BAND5_CEQ0				(105)
#define	MCI_BAND5_CEQ0_H_DEF		(0x10)

#define	MCI_BAND6H_CEQ0				(120)
#define	MCI_BAND6H_CEQ0_H_DEF		(0x10)

#define	MCI_BAND7H_CEQ0				(150)
#define	MCI_BAND7H_CEQ0_H_DEF		(0x10)

#define	MCI_PM_SOURCE				(190)
#define	MCB_PM_SOURCE_ADC			(0x10)
#define	MCB_PM_SOURCE_DIR2			(0x20)
#define	MCB_PM_SOURCE_DIR0			(0x30)
#define	MCB_PM_SOURCE_DIR1			(0x40)
#define	MCB_PM_SOURCE_ADC1			(0x50)
#define	MCB_PM_SOURCE_MIX			(0x70)
#define	MCB_PM_SOURCE				(0x70)
#define	MCB_PM_MN					(0x08)
#define	MCB_PM_SHIFT_18DB			(3<<1)
#define	MCB_PM_SHIFT_12DB			(2<<1)
#define	MCB_PM_SHIFT_6DB			(1<<1)
#define	MCB_PM_SHIFT_0DB			(0<<1)
#define	MCB_PM_ON					(0x01)

#define	MCI_PM_L					(191)
#define	MCB_PM_OVFL					(0x80)
#define	MCI_PM_R					(192)
#define	MCB_PM_OVFR					(0x80)

#define	MCI_ADC_AEMIXL				(210)
#define	MCB_ADC_AEMIXL				(0x7F)

#define	MCI_ADC_AEMIXR				(211)
#define	MCB_ADC_AEMIXR				(0x7F)

#define	MCI_DIR2_AEMIXL				(212)
#define	MCB_DIR2_AEMIXL				(0x7F)

#define	MCI_DIR2_AEMIXR				(213)
#define	MCB_DIR2_AEMIXR				(0x7F)

#define	MCI_DIR0_AEMIXL				(214)
#define	MCB_DIR0_AEMIXL				(0x7F)

#define	MCI_DIR0_AEMIXR				(215)
#define	MCB_DIR0_AEMIXR				(0x7F)

#define	MCI_DIR1_AEMIXL				(216)
#define	MCB_DIR1_AEMIXL				(0x7F)

#define	MCI_DIR1_AEMIXR				(217)
#define	MCB_DIR1_AEMIXR				(0x7F)

#define	MCI_ADC1_AEMIXL				(218)
#define	MCB_ADC1_AEMIXL				(0x7F)

#define	MCI_ADC1_AEMIXR				(219)
#define	MCB_ADC1_AEMIXR				(0x7F)

#define	MCI_PDM_AEMIXL				(220)
#define	MCB_PDM_AEMIXL				(0x7F)

#define	MCI_PDM_AEMIXR				(221)
#define	MCB_PDM_AEMIXR				(0x7F)

#define	MCI_MIX_AEMIXL				(222)
#define	MCB_MIX_AEMIXL				(0x7F)

#define	MCI_MIX_AEMIXR				(223)
#define	MCB_MIX_AEMIXR				(0x7F)

/*	B_ADR(CD)	*/
#define	MCI_CD_RST					(0)
#define	MCI_CD_RST_DEF				(0x01)

#define	MCI_CD_DP					(1)
#define	MCB_CLKSRC					(0x80)
#define	MCB_CLKBUSY					(0x40)
#define	MCB_CLKINPUT				(0x20)
#define	MCB_DPADIF					(0x10)
#define	MCB_DP0_CLKI1				(0x08)
#define	MCB_CD_DP2					(0x04)
#define	MCB_CD_DP1					(0x02)
#define	MCB_DP0_CLKI0				(0x01)
#define	MCI_CD_DP_DEF				(MCB_DPADIF|MCB_DP0_CLKI1|MCB_DP0_CLKI0)

#define	MCI_CD_MSK					(2)
#define	MCB_SDO_DDR					(0x80)
#define	MCB_SDI_MSK					(0x04)
#define	MCB_BCLKLRCK_MSK			(0x01)
#define	MCI_CD_MSK_DEF				(MCB_SDO_DDR|MCB_SDI_MSK|MCB_BCLKLRCK_MSK)

#define	MCI_DPMCLKO					(4)
#define	MCB_DPRTC					(0x04)
#define	MCB_DPHS					(0x02)
#define	MCB_DPMCLKO					(0x01)

#define	MCI_CKSEL					(4)
#define	MCI_CKSEL_06H				(6)
#define	MCB_CK1SEL					(0x80)
#define	MCB_CK0SEL					(0x40)
#define	MCB_CK1CHG					(0x02)
#define	MCB_CK0CHG					(0x01)

#define	MCI_CD_HW_ID				(8)
#define	MCI_CD_HW_ID_DEF			(0x79)

#define	MCI_BI_START				(12)
#define	MCB_BIR_START				(0x10)
#define	MCB_BIT_START				(0x01)

#define	MCI_PLL_RST					(15)
#define	MCB_PLLRST0					(0x01)
#define	MCI_PLL_RST_DEF				(MCB_PLLRST0)

#define	MCI_DIVR0					(16)
#define	MCI_DIVR0_DEF				(0x0D)

#define	MCI_DIVF0					(17)
#define	MCI_DIVF0_DEF				(0x55)

#define	MCI_DIVR1					(18)
#define	MCI_DIVR1_DEF				(0x02)

#define	MCI_DIVF1					(19)
#define	MCI_DIVF1_DEF				(0x48)

#define	MCI_DAC_SWAP				(26)

#define	MCI_CD_VFLAG				(32)
#define	MCB_CD_ADC_VFLAGM			(0x04)
#define	MCB_CD_ADC_VFLAGR			(0x02)
#define	MCB_CD_ADC_VFLAGL			(0x01)

#define	MCI_PLL0_RST				(34)
#define	MCB_PLL0_RST				(0x01)
#define	MCI_PLL0_RST_DEF			(MCB_PLL0_RST)

#define	MCI_PLL0_MODE0				(35)
#define	MCB_PLL0_MODE0				(0x13)
#define	MCI_PLL0_MODE0_DEF			(0x10)

#define	MCI_PLL0_PREDIV0			(36)
#define	MCB_PLL0_PREDIV0			(0x3F)
#define	MCI_PLL0_PREDIV0_DEF		(0x10)

#define	MCI_PLL0_FBDIV0_MSB			(37)
#define	MCB_PLL0_FBDIV0_MSB			(0x1F)
#define	MCI_PLL0_FBDIV0_MSB_DEF		(0x00)

#define	MCI_PLL0_FBDIV0_LSB			(38)
#define	MCB_PLL0_FBDIV0_LSB			(0xFF)
#define	MCI_PLL0_FBDIV0_LSB_DEF		(0x31)

#define	MCI_PLL0_FRAC0_MSB			(39)
#define	MCB_PLL0_FRAC0_MSB			(0xFF)
#define	MCI_PLL0_FRAC0_MSB_DEF		(0x28)

#define	MCI_PLL0_FRAC0_LSB			(40)
#define	MCB_PLL0_FRAC0_LSB			(0xFF)
#define	MCI_PLL0_FRAC0_LSB_DEF		(0x24)

#define	MCI_PLL0_MODE1				(44)
#define	MCB_PLL0_MODE1				(0x13)
#define	MCI_PLL0_MODE1_DEF			(0x10)

#define	MCI_PLL0_PREDIV1			(45)
#define	MCB_PLL0_PREDIV1			(0x3F)
#define	MCI_PLL0_PREDIV1_DEF		(0x16)

#define	MCI_PLL0_FBDIV1_MSB			(46)
#define	MCB_PLL0_FBDIV1_MSB			(0x1F)
#define	MCI_PLL0_FBDIV1_MSB_DEF		(0x00)

#define	MCI_PLL0_FBDIV1_LSB			(47)
#define	MCB_PLL0_FBDIV1_LSB			(0xFF)
#define	MCI_PLL0_FBDIV1_LSB_DEF		(0x43)

#define	MCI_PLL0_FRAC1_MSB			(48)
#define	MCB_PLL0_FRAC1_MSB			(0xFF)
#define	MCI_PLL0_FRAC1_MSB_DEF		(0x95)

#define	MCI_PLL0_FRAC1_LSB			(49)
#define	MCB_PLL0_FRAC1_LSB			(0xFF)
#define	MCI_PLL0_FRAC1_LSB_DEF		(0x81)

#define	MCI_AD_AGC					(70)
#define	MCI_AD_AGC_DEF				(0x03)

#define	MCI_AD_START				(72)
#define	MCI_AD_START_DEF			(0x00)
#define	MCB_AD_START				(0x01)
#define	MCB_AD_MN					(0x02)
#define	MCB_ADCSTOP_M				(0x10)

#define	MCI_AGC						(73)
#define	MCI_AGC_DEF					(0x61)
#define	MCB_AGC_ENV					(0x03)
#define	MCB_AGC_LVL					(0x0C)
#define	MCB_AGC_UPTIM				(0x30)
#define	MCB_AGC_DWTIM				(0xC0)

#define	MCI_AGC_CUT					(74)
#define	MCI_AGC_CUT_DEF				(0x00)
#define	MCB_AGC_CUTLVL				(0x03)
#define	MCB_AGC_CUTTIM				(0x0C)

#define	MCI_DCCUTOFF				(77)
#define	MCI_DCCUTOFF_DEF			(0x00)

#define	MCI_DAC_CONFIG				(78)
#define	MCI_DAC_CONFIG_DEF			(0x02)
#define	MCB_NSMUTE					(0x02)
#define	MCB_DACON					(0x01)

#define	MCI_DCL						(79)
#define	MCI_DCL_DEF					(0x00)

#define	MCI_SYS_CEQ0_19_12			(80)
#define	MCI_SYS_CEQ0_19_12_DEF		(0x10)

#define	MCI_SYS_CEQ0_11_4			(81)
#define	MCI_SYS_CEQ0_11_4_DEF		(0xC4)

#define	MCI_SYS_CEQ0_3_0			(82)
#define	MCI_SYS_CEQ0_3_0_DEF		(0x50)

#define	MCI_SYS_CEQ1_19_12			(83)
#define	MCI_SYS_CEQ1_19_12_DEF		(0x12)

#define	MCI_SYS_CEQ1_11_4			(84)
#define	MCI_SYS_CEQ1_11_4_DEF		(0xC4)

#define	MCI_SYS_CEQ1_3_0			(85)
#define	MCI_SYS_CEQ1_3_0_DEF		(0x40)

#define	MCI_SYS_CEQ2_19_12			(86)
#define	MCI_SYS_CEQ2_19_12_DEF		(0x02)

#define	MCI_SYS_CEQ2_11_4			(87)
#define	MCI_SYS_CEQ2_11_4_DEF		(0xA9)

#define	MCI_SYS_CEQ2_3_0			(88)
#define	MCI_SYS_CEQ2_3_0_DEF		(0x60)

#define	MCI_SYS_CEQ3_19_12			(89)
#define	MCI_SYS_CEQ3_19_12_DEF		(0xED)

#define	MCI_SYS_CEQ3_11_4			(90)
#define	MCI_SYS_CEQ3_11_4_DEF		(0x3B)

#define	MCI_SYS_CEQ3_3_0			(91)
#define	MCI_SYS_CEQ3_3_0_DEF		(0xC0)

#define	MCI_SYS_CEQ4_19_12			(92)
#define	MCI_SYS_CEQ4_19_12_DEF		(0xFC)

#define	MCI_SYS_CEQ4_11_4			(93)
#define	MCI_SYS_CEQ4_11_4_DEF		(0x92)

#define	MCI_SYS_CEQ4_3_0			(94)
#define	MCI_SYS_CEQ4_3_0_DEF		(0x40)

#define	MCI_SYSTEM_EQON				(95)
#define	MCB_SYSEQ_INTP				(0x20)
#define	MCB_SYSEQ_FLAG				(0x10)
#define	MCB_SYSTEM_EQON				(0x01)
#define	MCI_SYSTEM_EQON_DEF			(MCB_SYSEQ_INTP|MCB_SYSTEM_EQON)

#define	MCI_HSDET_IRQ				(113)
#define	MCB_HSDET_EIRQ				(0x80)
#define	MCB_HSDET_IRQ				(0x40)
#define	MCI_HSDET_IRQ_DEF			(0)

#define	MCI_EPLUGDET				(114)
#define	MCB_EPLUGDET				(0x80)
#define	MCB_EPLUGUNDETDB			(0x02)
#define	MCB_EPLUGDETDB				(0x01)
#define	MCI_EPLUGDET_DEF			(0)

#define	MCI_PLUGDET					(115)
#define	MCB_PLUGDET					(0x80)
#define	MCB_SJACKUNDET				(0x02)
#define	MCB_SJACKDET				(0x01)

#define	MCI_PLUGDETDB				(116)

#define	MCI_RPLUGDET				(117)
#define	MCB_RPLUGDET				(0x80)
#define	MCB_RJACKUNDET				(0x02)
#define	MCB_RJACKDET				(0x01)

#define	MCI_EDLYKEY					(118)
#define	MCB_EDLYKEYOFF				(0x38)
#define	MCB_EDLYKEYON				(0x07)

#define	MCI_SDLYKEY					(119)
#define	MCB_SDLYKEYOFF				(0x38)
#define	MCB_SDLYKEYON				(0x07)

#define	MCI_EMICDET					(120)
#define	MCB_EMICDET					(0x40)
#define	MCB_EKEYOFF					(0x38)
#define	MCB_EKEYON					(0x07)

#define	MCI_SMICDET					(121)
#define	MCB_SMICDET					(0x40)
#define	MCB_SKEYOFF					(0x38)
#define	MCB_SKEYON					(0x07)

#define	MCI_MICDET					(122)
#define	MCB_MICDET					(0x40)
#define	MCB_KEYOFF					(0x38)
#define	MCB_KEYON					(0x07)

#define	MCI_RMICDET					(123)
#define	MCB_RMICDET					(0x40)
#define	MCB_RKEYOFF					(0x38)
#define	MCB_RKEYON					(0x07)

#define	MCI_KEYCNTCLR0				(124)
#define	MCB_KEYCNTCLR0				(0x80)
#define	MCB_KEYOFFLINKCNT0			(0x07)

#define	MCI_KEYCNTCLR1				(125)
#define	MCB_KEYCNTCLR1				(0x80)
#define	MCB_KEYOFFLINKCNT1			(0x07)

#define	MCI_KEYCNTCLR2				(126)
#define	MCB_KEYCNTCLR2				(0x80)
#define	MCB_KEYOFFLINKCNT2			(0x07)

#define	MCI_HSDETEN					(127)
#define	MCB_HSDETEN					(0x80)
#define	MCB_MKDETEN					(0x40)
#define	MCB_HSDETDBNC				(0x07)
#define	MCI_HSDETEN_DEF				(0x05)

#define	MCI_IRQTYPE					(128)

#define	MCI_KEYOFFDLYTIM			(129)
#define	MCB_KEYOFFDLYTIM			(0xF0)
#define	MCB_KEYONDLYTIM				(0x0F)

#define	MCI_DLYIRQSTOP				(130)

#define	MCI_DETIN_INV				(131)
#define	MCI_DETIN_INV_DEF			(0x01)

#define	MCI_HSDETMODE				(134)
#define	MCI_HSDETMODE_DEF			(0x04)

#define	MCI_DBNC_PERIOD				(135)
#define	MCI_DBNC_PERIOD_DEF			(0x22)

#define	MCI_DBNC_NUM				(136)
#define	MCI_DBNC_NUM_DEF			(0x3F)

#define	MCI_KEY_MTIM				(137)

#define	MCI_KEYONDLYTIM_K0			(138)
#define	MCB_KEYONDLYTIM2_K0			(0xF0)
#define	MCB_KEYONDLYTIM_K0			(0x0F)

#define	MCI_KEYOFFDLYTIM_K0			(139)
#define	MCB_KEYOFFDLYTIM_K0			(0x0F)

#define	MCI_KEYONDLYTIM_K1			(140)
#define	MCB_KEYONDLYTIM2_K1			(0xF0)
#define	MCB_KEYONDLYTIM_K1			(0x0F)

#define	MCI_KEYOFFDLYTIM_K1			(141)
#define	MCB_KEYOFFDLYTIM_K1			(0x0F)

#define	MCI_KEYONDLYTIM_K2			(142)
#define	MCB_KEYONDLYTIM2_K2			(0xF0)
#define	MCB_KEYONDLYTIM_K2			(0x0F)

#define	MCI_KEYOFFDLYTIM_K2			(143)
#define	MCB_KEYOFFDLYTIM_K2			(0x0F)


/*	B_ADR(ANA)	*/
#define	MCI_ANA_RST					(0)
#define	MCI_ANA_RST_DEF				(0x01)

#define	MCI_PWM_ANALOG_0			(2)
#define	MCB_PWM_VR					(0x01)
#define	MCB_PWM_CP					(0x02)
#define	MCB_PWM_REFA				(0x04)
#define	MCB_PWM_LDOA				(0x08)
#define	MCB_PWM_LDOD				(0x10)
#define	MCI_PWM_ANALOG_0_DEF		(MCB_PWM_VR|MCB_PWM_CP|MCB_PWM_REFA|MCB_PWM_LDOA)

#define	MCI_PWM_ANALOG_1			(3)
#define	MCB_PWM_SPL1				(0x01)
#define	MCB_PWM_SPL2				(0x02)
#define	MCB_PWM_SPR1				(0x04)
#define	MCB_PWM_SPR2				(0x08)
#define	MCB_PWM_HPL					(0x10)
#define	MCB_PWM_HPR					(0x20)
#define	MCB_PWM_ADL					(0x40)
#define	MCB_PWM_ADR					(0x80)
#define	MCI_PWM_ANALOG_1_DEF		(MCB_PWM_SPL1|MCB_PWM_SPL2|MCB_PWM_SPR1|MCB_PWM_SPR2|MCB_PWM_HPL|MCB_PWM_HPR|MCB_PWM_ADL|MCB_PWM_ADR)

#define	MCI_PWM_ANALOG_2			(4)
#define	MCB_PWM_LO1L				(0x01)
#define	MCB_PWM_LO1R				(0x02)
#define	MCB_PWM_LO2L				(0x04)
#define	MCB_PWM_LO2R				(0x08)
#define	MCB_PWM_RC1					(0x10)
#define	MCB_PWM_RC2					(0x20)
#define	MCB_PWM_ADM					(0x80)
#define	MCI_PWM_ANALOG_2_DEF		(MCB_PWM_LO1L|MCB_PWM_LO1R|MCB_PWM_LO2L|MCB_PWM_LO2R|MCB_PWM_RC1|MCB_PWM_RC2)

#define	MCI_PWM_ANALOG_3			(5)
#define	MCB_PWM_MB1					(0x01)
#define	MCB_PWM_MB2					(0x02)
#define	MCB_PWM_MB3					(0x04)
#define	MCB_PWM_DAL					(0x08)
#define	MCB_PWM_DAR					(0x10)
#define	MCI_PWM_ANALOG_3_DEF		(MCB_PWM_MB1|MCB_PWM_MB2|MCB_PWM_MB3|MCB_PWM_DAL|MCB_PWM_DAR)

#define	MCI_PWM_ANALOG_4			(6)
#define	MCB_PWM_MC1					(0x10)
#define	MCB_PWM_MC2					(0x20)
#define	MCB_PWM_MC3					(0x40)
#define	MCB_PWM_LI					(0x80)
#define	MCI_PWM_ANALOG_4_DEF		(MCB_PWM_LI|MCB_PWM_MC1|MCB_PWM_MC2|MCB_PWM_MC3)

#define	MCI_PWM_ANALOG_5			(7)
#define	MCB_PWM_LI2					(0x20)
#define	MCI_PWM_ANALOG_5_DEF		(MCB_PWM_LI2)

#define	MCI_BUSY1					(12)
#define	MCB_RC_BUSY					(0x20)
#define	MCB_HPL_BUSY				(0x10)
#define	MCB_SPL_BUSY				(0x08)

#define	MCI_BUSY2					(13)
#define	MCB_HPR_BUSY				(0x10)
#define	MCB_SPR_BUSY				(0x08)

#define	MCI_APMOFF					(16)
#define	MCB_APMOFF_SP				(0x01)
#define	MCB_APMOFF_HP				(0x02)
#define	MCB_APMOFF_RC				(0x04)

#define	MCI_DIF_LINE				(24)
#define	MCI_DIF_LINE_DEF			(0x00)

#define	MCI_LI1VOL_L				(25)
#define	MCI_LI1VOL_L_DEF			(0x00)
#define	MCB_ALAT_LI1				(0x40)
#define	MCB_LI1VOL_L				(0x1F)

#define	MCI_LI1VOL_R				(26)
#define	MCI_LI1VOL_R_DEF			(0x00)
#define	MCB_LI1VOL_R				(0x1F)

#define	MCI_LI2VOL_L				(27)
#define	MCI_LI2VOL_L_DEF			(0x00)
#define	MCB_ALAT_LI2				(0x40)
#define	MCB_LI2VOL_L				(0x1F)

#define	MCI_LI2VOL_R				(28)
#define	MCI_LI2VOL_R_DEF			(0x00)
#define	MCB_LI2VOL_R				(0x1F)

#define	MCI_MC1VOL					(29)
#define	MCI_MC1VOL_DEF				(0x00)
#define	MCB_MC1VOL					(0x1F)

#define	MCI_MC2VOL					(30)
#define	MCI_MC2VOL_DEF				(0x00)
#define	MCB_MC2VOL					(0x1F)

#define	MCI_MC3VOL					(31)
#define	MCI_MC3VOL_DEF				(0x00)
#define	MCB_MC3VOL					(0x1F)

#define	MCI_ADVOL_L					(32)
#define	MCI_ADVOL_L_DEF				(0x00)
#define	MCB_ALAT_AD					(0x40)
#define	MCB_ADVOL_L					(0x1F)

#define	MCI_ADVOL_R					(33)
#define	MCB_ADVOL_R					(0x1F)

#define	MCI_ADVOL_M					(34)
#define	MCB_ADVOL_M					(0x1F)

#define	MCI_HPVOL_L					(35)
#define	MCB_ALAT_HP					(0x40)
#define	MCB_SVOL_HP					(0x20)
#define	MCB_HPVOL_L					(0x1F)
#define	MCI_HPVOL_L_DEF				(MCB_SVOL_HP)

#define	MCI_HPVOL_R					(36)
#define	MCI_HPVOL_R_DEF				(0x00)
#define	MCB_HPVOL_R					(0x1F)

#define	MCI_SPVOL_L					(37)
#define	MCB_ALAT_SP					(0x40)
#define	MCB_SVOL_SP					(0x20)
#define	MCB_SPVOL_L					(0x1F)
#define	MCI_SPVOL_L_DEF				(MCB_SVOL_SP)

#define	MCI_SPVOL_R					(38)
#define	MCI_SPVOL_R_DEF				(0x00)
#define	MCB_SPVOL_R					(0x1F)

#define	MCI_RCVOL					(39)
#define	MCB_SVOL_RC					(0x20)
#define	MCB_RCVOL					(0x1F)
#define	MCI_RCVOL_DEF				(MCB_SVOL_RC)

#define	MCI_LO1VOL_L				(40)
#define	MCI_LO1VOL_L_DEF			(0x20)
#define	MCB_ALAT_LO1				(0x40)
#define	MCB_LO1VOL_L				(0x1F)

#define	MCI_LO1VOL_R				(41)
#define	MCI_LO1VOL_R_DEF			(0x00)
#define	MCB_LO1VOL_R				(0x1F)

#define	MCI_LO2VOL_L				(42)
#define	MCI_LO2VOL_L_DEF			(0x20)
#define	MCB_ALAT_LO2				(0x40)
#define	MCB_LO2VOL_L				(0x1F)

#define	MCI_LO2VOL_R				(43)
#define	MCI_LO2VOL_R_DEF			(0x00)
#define	MCB_LO2VOL_R				(0x1F)

#define	MCI_SP_MODE					(44)
#define	MCB_SPR_HIZ					(0x20)
#define	MCB_SPL_HIZ					(0x10)
#define	MCB_SPMN					(0x02)
#define	MCB_SP_SWAP					(0x01)

#define	MCI_MC_GAIN					(45)
#define	MCI_MC_GAIN_DEF				(0x00)
#define	MCB_MC2SNG					(0x40)
#define	MCB_MC2GAIN					(0x30)
#define	MCB_MC1SNG					(0x04)
#define	MCB_MC1GAIN					(0x03)

#define	MCI_MC3_GAIN				(46)
#define	MCB_LMSEL					(0x10)
#define	MCB_MC3SNG					(0x04)
#define	MCB_MC3GAIN					(0x03)

#define	MCI_RDY_FLAG				(47)
#define	MCB_LDO_RDY					(0x80)
#define	MCB_VREF_RDY				(0x40)
#define	MCB_SPRDY_R					(0x20)
#define	MCB_SPRDY_L					(0x10)
#define	MCB_HPRDY_R					(0x08)
#define	MCB_HPRDY_L					(0x04)
#define	MCB_CPPDRDY					(0x02)
#define	MCB_LDOD_RDY				(0x01)

#define	MCI_ZCOFF					(48)
#define	MCB_ZCOFF_SP				(0x80)
#define	MCB_ZCOFF_HP				(0x40)
#define	MCB_ZCOFF_M3				(0x20)
#define	MCB_ZCOFF_M2				(0x10)
#define	MCB_ZCOFF_M1				(0x08)
#define	MCB_ZCOFF_LI2				(0x02)
#define	MCB_ZCOFF_LI1				(0x01)

#define	MCI_ZCOFF_RC				(49)
#define	MCB_ZCOFF_RC				(0x10)

/*	analog mixer common	*/
#define	MCB_LI1MIX					(0x01)
#define	MCB_LI2MIX					(0x02)
#define	MCB_M1MIX					(0x08)
#define	MCB_M2MIX					(0x10)
#define	MCB_M3MIX					(0x20)
#define	MCB_DAMIX					(0x40)
#define	MCB_DARMIX					(0x40)
#define	MCB_DALMIX					(0x80)

#define	MCB_MONO_DA					(0x40)
#define	MCB_MONO_LI1				(0x01)
#define	MCB_MONO_LI2				(0x02)

#define	MCI_ADL_MIX					(50)
#define	MCI_ADL_MONO				(51)
#define	MCI_ADR_MIX					(52)
#define	MCI_ADR_MONO				(53)
#define	MCI_ADM_MIX					(54)

#define	MCI_LO1L_MIX				(55)
#define	MCB_LO1L_DARMIX				(0x80)

#define	MCI_LO1L_MONO				(56)
#define	MCI_LO1R_MIX				(57)

#define	MCI_LO2L_MIX				(58)
#define	MCB_LO2L_DARMIX				(0x80)

#define	MCI_LO2L_MONO				(59)
#define	MCI_LO2R_MIX				(60)

#define	MCI_HPL_MIX					(61)
#define	MCB_HPL_DARMIX				(0x80)

#define	MCI_HPL_MONO				(62)
#define	MCI_HPR_MIX					(63)

#define	MCI_SPL_MIX					(64)
#define	MCB_SPL_DALMIX				(0x40)
#define	MCB_SPL_DARMIX				(0x80)

#define	MCI_SPL_MONO				(65)

#define	MCI_SPR_MIX					(66)
#define	MCB_SPR_DALMIX				(0x80)
#define	MCB_SPR_DARMIX				(0x40)

#define	MCI_SPR_MONO				(67)

#define	MCI_RC_MIX					(69)

#define	MCI_CPMOD					(72)
#define	MCB_CPMOD					(0x01)

#define	MCI_HP_IDLE					(75)
#define	MCB_HP_IDLE					(0x01)

#define	MCI_HP_GAIN					(77)

#define	MCI_LEV						(79)
#define	MCB_AVDDLEV					(0x07)
#define	MCI_VREFLEV_DEF				(0x20)
#define	MCI_AVDDLEV_DEF_4			(0x04)
#define	MCI_AVDDLEV_DEF_6			(0x06)

#define	MCI_KDSET					(80)
#define	MCB_KDSET2					(0x02)
#define	MCB_KDSET1					(0x01)

#define	MCI_DNG_FW					(81)
#define	MCB_DNG_FW					(0x01)
#define	MCI_DNG_FW_DEF				(MCB_DNG_FW)

#define	MCI_DNGATRT_HP				(82)
#define	MCI_DNGATRT_HP_DEF			(0x23)

#define	MCI_DNGTARGET_HP			(83)
#define	MCI_DNGTARGET_HP_DEF		(0x50)

#define	MCI_DNGON_HP				(84)
#define	MCI_DNGON_HP_DEF			(0x54)

#define	MCI_DNGATRT_SP				(85)
#define	MCI_DNGATRT_SP_DEF			(0x23)

#define	MCI_DNGTARGET_SP			(86)
#define	MCI_DNGTARGET_SP_DEF		(0x50)

#define	MCI_DNGON_SP				(87)
#define	MCI_DNGON_SP_DEF			(0x54)

#define	MCI_DNGATRT_RC				(88)
#define	MCI_DNGATRT_RC_DEF			(0x23)

#define	MCI_DNGTARGET_RC			(89)
#define	MCI_DNGTARGET_RC_DEF		(0x50)

#define	MCI_DNGON_RC				(90)
#define	MCI_DNGON_RC_DEF			(0x54)

#define	MCI_AP_A1					(123)
#define	MCB_AP_CP_A					(0x10)
#define	MCB_AP_HPL_A				(0x02)
#define	MCB_AP_HPR_A				(0x01)

#define	MCI_AP_A2					(124)
#define	MCB_AP_RC1_A				(0x20)
#define	MCB_AP_RC2_A				(0x10)
#define	MCB_AP_SPL1_A				(0x08)
#define	MCB_AP_SPR1_A				(0x04)
#define	MCB_AP_SPL2_A				(0x02)
#define	MCB_AP_SPR2_A				(0x01)


/*	Intermediate Registers (CDSP_ADR) */

/*	CDSP_ADR = #0: power management digital (CDSP) register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	| CDSP_ |  "0"  |  "0"  |  "0"  |  "0"  |  "0"  |  "0"  |  "0"  |
		|SAVEOFF|       |       |       |       |       |       |       |
		+-------+-------+-------+-------+-------+-------+-------+-------+

*/

#define MCB_PWM_CDSP_SAVEOFF			(0x80)

#define MCI_PWM_DIGITAL_CDSP			(0)

/*	CDSP_ADR = #14: decoder FIFO reset register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|  "0"  |  "0"  |  "0"  | FFIFO | EFIFO | RFIFO | OFIFO | DFIFO |
		|       |       |       | _RST  | _RST  | _RST  | _RST  | _RST  |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_EFIFO_RST				(0x08)
#define MCB_DEC_OFIFO_RST				(0x02)

#define MCI_DEC_FIFO_RST				(14)

/*	CDSP_ADR = #15: decoder start register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|  "0"  |  "0"  |  "0"  | FSQ_  | ENC_  |  "0"  | OUT_  | DEC_  |
		|       |       |       | START | START |       | START | START |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_ENC_START				(0x08)
#define MCB_DEC_OUT_START				(0x02)
#define MCB_DEC_DEC_START				(0x01)

#define MCI_DEC_START					(15)

/*	CDSP_ADR = #16: decoder FIFO sync & ch setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|  EFIFIO_SYNC  |    EFIFO_CH   |   OFIFO_SYNC  |    OFIFO_CH   |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_EFIFO_SYNC				(0xC0)
#define MCB_DEC_EFIFO_SYNC_MASK			(0x00)
#if 0
#define MCB_DEC_EFIFO_SYNC_LDR			(0x40)
#define MCB_DEC_EFIFO_SYNC_MTIM			(0x80)
#endif
#define MCB_DEC_EFIFO_CH				(0x30)
#define MCB_DEC_EFIFO_CH_2_16			(0x00)
#define MCB_DEC_EFIFO_CH_4_16			(0x10)
#define MCB_DEC_EFIFO_CH_2_32			(0x30)

#define MCB_DEC_OFIFO_SYNC				(0x0C)
#define MCB_DEC_OFIFO_SYNC_MASK			(0x00)
#if 0
#define MCB_DEC_OFIFO_SYNC_LDR			(0x04)
#define MCB_DEC_OFIFO_SYNC_MTIM			(0x08)
#define MCB_DEC_OFIFO_SYNC_MAG			(0x0C)
#endif
#define MCB_DEC_OFIFO_CH				(0x03)
#define MCB_DEC_OFIFO_CH_2_16			(0x00)
#define MCB_DEC_OFIFO_CH_2_32			(0x03)

#define MCI_DEC_FIFO_SYNC_CH			(16)

/*	CDSP_ADR = #19: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL15                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL15					(0xFF)

#define MCI_DEC_CTL15					(19)

/*	CDSP_ADR = #20: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL14                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL14					(0xFF)

#define MCI_DEC_CTL14					(20)

/*	CDSP_ADR = #21: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL13                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL13					(0xFF)

#define MCI_DEC_CTL13					(21)

/*	CDSP_ADR = #22: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL12                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL12					(0xFF)

#define MCI_DEC_CTL12					(22)

/*	CDSP_ADR = #23: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL11                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL11					(0xFF)

#define MCI_DEC_CTL11					(23)

/*	CDSP_ADR = #24: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL10                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL10					(0xFF)

#define MCI_DEC_CTL10					(24)

/*	CDSP_ADR = #25: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL9                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL9					(0xFF)

#define MCI_DEC_CTL9					(25)

/*	CDSP_ADR = #26: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL8                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL8					(0xFF)

#define MCI_DEC_CTL8					(26)

/*	CDSP_ADR = #27: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL7                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL7					(0xFF)

#define MCI_DEC_CTL7					(27)

/*	CDSP_ADR = #28: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL6                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL6					(0xFF)

#define MCI_DEC_CTL6					(28)

/*	CDSP_ADR = #29: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL5                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL5					(0xFF)

#define MCI_DEC_CTL5					(29)

/*	CDSP_ADR = #30: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL4                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL4					(0xFF)

#define MCI_DEC_CTL4					(30)

/*	CDSP_ADR = #31: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL3                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL3					(0xFF)

#define MCI_DEC_CTL3					(31)

/*	CDSP_ADR = #32: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL2                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL2					(0xFF)

#define MCI_DEC_CTL2					(32)

/*	CDSP_ADR = #33: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL1                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL1					(0xFF)

#define MCI_DEC_CTL1					(33)

/*	CDSP_ADR = #34: decoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_CTL0                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_CTL0					(0xFF)

#define MCI_DEC_CTL0					(34)

/*	CDSP_ADR = #35: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR15                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR15					(0xFF)

#define MCI_DEC_GPR15					(35)

/*	CDSP_ADR = #36: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR14                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR14					(0xFF)

#define MCI_DEC_GPR14					(36)

/*	CDSP_ADR = #37: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR13                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR13					(0xFF)

#define MCI_DEC_GPR13					(37)

/*	CDSP_ADR = #38: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR12                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR12					(0xFF)

#define MCI_DEC_GPR12					(38)

/*	CDSP_ADR = #39: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR11                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR11					(0xFF)

#define MCI_DEC_GPR11					(39)

/*	CDSP_ADR = #40: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR10                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR10					(0xFF)

#define MCI_DEC_GPR10					(40)

/*	CDSP_ADR = #41: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR9                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR9					(0xFF)

#define MCI_DEC_GPR9					(41)

/*	CDSP_ADR = #42: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR8                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR8					(0xFF)

#define MCI_DEC_GPR8					(42)

/*	CDSP_ADR = #43: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR7                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR7					(0xFF)

#define MCI_DEC_GPR7					(43)

/*	CDSP_ADR = #44: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR6                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR6					(0xFF)

#define MCI_DEC_GPR6					(44)

/*	CDSP_ADR = #45: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR5                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR5					(0xFF)

#define MCI_DEC_GPR5					(45)

/*	CDSP_ADR = #46: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR4                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR4					(0xFF)

#define MCI_DEC_GPR4					(46)

/*	CDSP_ADR = #47: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR3                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR3					(0xFF)

#define MCI_DEC_GPR3					(47)

/*	CDSP_ADR = #48: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR2                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR2					(0xFF)

#define MCI_DEC_GPR2					(48)

/*	CDSP_ADR = #49: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR1                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR1					(0xFF)

#define MCI_DEC_GPR1					(49)

/*	CDSP_ADR = #50: decoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           DEC_GPR0                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_GPR0					(0xFF)

#define MCI_DEC_GPR0					(50)

/*	CDSP_ADR = #52: decoder special function register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           DEC_SFR0                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_DEC_SFR0					(0xFF)

#define MCI_DEC_SFR0					(52)

/*	CDSP_ADR = #53: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL15                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL15					(0xFF)

#define MCI_ENC_CTL15					(53)

/*	CDSP_ADR = #54: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL14                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL14					(0xFF)

#define MCI_ENC_CTL14					(54)

/*	CDSP_ADR = #55: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL13                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL13					(0xFF)

#define MCI_ENC_CTL13					(55)

/*	CDSP_ADR = #56: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL12                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL12					(0xFF)

#define MCI_ENC_CTL12					(56)

/*	CDSP_ADR = #57: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL11                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL11					(0xFF)

#define MCI_ENC_CTL11					(57)

/*	CDSP_ADR = #58: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL10                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL10					(0xFF)

#define MCI_ENC_CTL10					(58)

/*	CDSP_ADR = #59: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL9                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL9					(0xFF)

#define MCI_ENC_CTL9					(59)

/*	CDSP_ADR = #60: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL8                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL8					(0xFF)

#define MCI_ENC_CTL8					(60)

/*	CDSP_ADR = #61: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL7                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL7					(0xFF)

#define MCI_ENC_CTL7					(61)

/*	CDSP_ADR = #62: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL6                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL6					(0xFF)

#define MCI_ENC_CTL6					(62)

/*	CDSP_ADR = #63: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL5                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL5					(0xFF)

#define MCI_ENC_CTL5					(63)

/*	CDSP_ADR = #64: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL4                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL4					(0xFF)

#define MCI_ENC_CTL4					(64)

/*	CDSP_ADR = #65: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL3                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL3					(0xFF)

#define MCI_ENC_CTL3					(65)

/*	CDSP_ADR = #66: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL2                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL2					(0xFF)

#define MCI_ENC_CTL2					(66)

/*	CDSP_ADR = #67: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL1                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL1					(0xFF)

#define MCI_ENC_CTL1					(67)

/*	CDSP_ADR = #68: encoder control setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_CTL0                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_CTL0					(0xFF)

#define MCI_ENC_CTL0					(68)

/*	CDSP_ADR = #69: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR15                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR15					(0xFF)

#define MCI_ENC_GPR15					(69)

/*	CDSP_ADR = #70: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR14                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR14					(0xFF)

#define MCI_ENC_GPR14					(70)

/*	CDSP_ADR = #71: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR13                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR13					(0xFF)

#define MCI_ENC_GPR13					(71)

/*	CDSP_ADR = #72: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR12                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR12					(0xFF)

#define MCI_ENC_GPR12					(72)

/*	CDSP_ADR = #73: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR11                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR11					(0xFF)

#define MCI_ENC_GPR11					(73)

/*	CDSP_ADR = #74: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR10                           |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR10					(0xFF)

#define MCI_ENC_GPR10					(74)

/*	CDSP_ADR = #75: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR9                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR9					(0xFF)

#define MCI_ENC_GPR9					(75)

/*	CDSP_ADR = #76: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR8                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR8					(0xFF)

#define MCI_ENC_GPR8					(76)

/*	CDSP_ADR = #77: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR7                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR7					(0xFF)

#define MCI_ENC_GPR7					(77)

/*	CDSP_ADR = #78: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR6                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR6					(0xFF)

#define MCI_ENC_GPR6					(78)

/*	CDSP_ADR = #79: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR5                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR5					(0xFF)

#define MCI_ENC_GPR5					(79)

/*	CDSP_ADR = #80: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR4                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR4					(0xFF)

#define MCI_ENC_GPR4					(80)

/*	CDSP_ADR = #81: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR3                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR3					(0xFF)

#define MCI_ENC_GPR3					(81)

/*	CDSP_ADR = #82: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR2                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR2					(0xFF)

#define MCI_ENC_GPR2					(82)

/*	CDSP_ADR = #83: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR1                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR1					(0xFF)

#define MCI_ENC_GPR1					(83)

/*	CDSP_ADR = #84: encoder general purpose register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	|                           ENC_GPR0                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_GPR0					(0xFF)

#define MCI_ENC_GPR0					(84)

/*	CDSP_ADR = #86: encoder special function register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                           ENC_SFR0                            |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_ENC_SFR0					(0xFF)

#define MCI_ENC_SFR0					(86)

/*	CDSP_ADR = #92: CDSP OFIFO flag register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	| JOEMP | JOPNT |  "0"  |  "0"  | OOVF  | OUDF  | OEMP  | OPNT  |
		|       |       |       |       | _FLG  | _FLG  | _FLG  | _FLG  |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_OFIFO_FLG_JOEMP				(0x80)
#define MCB_OFIFO_FLG_JOPNT				(0x40)
#define MCB_OFIFO_FLG_OOVF				(0x08)
#define MCB_OFIFO_FLG_OUDF				(0x04)
#define MCB_OFIFO_FLG_OEMP				(0x02)
#define MCB_OFIFO_FLG_OPNT				(0x01)
#define MCB_OFIFO_FLG_ALL				(0x0F)

#define MCI_OFIFO_FLG					(92)

/*	CDSP_ADR = #110: CDSP reset register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|   CDSP_MSEL   | CDSP_ | CDSP_ | CDSP_ | FSQ_  |  "0"  | CDSP_ |
		|               | DMODE | FMODE | MSAVE | SRST  |       | SRST  |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_CDSP_MSEL					(0xC0)
#define MCB_CDSP_MSEL_PROG				(0x00)
#define MCB_CDSP_MSEL_DATA				(0x40)
#define MCB_CDSP_FMODE					(0x10)
#define MCB_CDSP_MSAVE					(0x08)
#define MCB_CDSP_SRST					(0x01)

#define MCI_CDSP_RESET					(110)

/*	CDSP_ADR = #112: CDSP power mode register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	R	| SLEEP |  "0"  | CDSP_HLT_MODE |  "0"  |  "0"  |  "0"  |  "0"  |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_CDSP_SLEEP					(0x80)
#define MCB_CDSP_HLT_MODE				(0x30)
#define MCB_CDSP_HLT_MODE_IDLE			(0x10)
#define MCB_CDSP_HLT_MODE_SLEEP_HALT	(0x20)
#define MCB_IMEM_NUM					(0x0E)

#define MCI_CDSP_POWER_MODE				(112)

/*	CDSP_ADR = #114: CDSP memory address (H) setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                         CDSP_MAR[15:8]                        |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_CDSP_MAR_H					(0xFF)

#define MCI_CDSP_MAR_H					(114)

/*	CDSP_ADR = #115: CDSP memory address (L) setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                         CDSP_MAR[7:0]                         |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_CDSP_MAR_L					(0xFF)

#define MCI_CDSP_MAR_L					(115)

/*	CDSP_ADR = #116: OFIFO irq point (H) setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|  "0"  |  "0"  |  "0"  |  "0"  |  "0"  |  "0"  |OFIFO_IRQ_PNT[9:8]|
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_OFIFO_IRQ_PNT_H				(0x03)

#define MCI_OFIFO_IRQ_PNT_H				(116)

/*	CDSP_ADR = #117: OFIFO irq point (L) setting register

        	7       6       5       4       3       2       1       0
		+-------+-------+-------+-------+-------+-------+-------+-------+
	W/R	|                       OFIFO_IRQ_PNT[7:0]                      |
		+-------+-------+-------+-------+-------+-------+-------+-------+
*/

#define MCB_OFIFO_IRQ_PNT_L				(0xFF)

#define MCI_OFIFO_IRQ_PNT_L				(117)

#endif /* __MCDEFS_H__ */
