<stg><name>dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:0  %data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:1  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="20" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:4  %sext_ln1118 = sext i16 %data_0_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:5  %sext_ln1118_8 = sext i16 %data_0_V_read_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:6  %sext_ln1118_9 = sext i16 %data_0_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:7  %mul_ln1118 = mul i26 %sext_ln1118_9, 1633

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:9  %mul_ln1118_4 = mul i26 %sext_ln1118_9, 369

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:11  %mul_ln1118_5 = mul i24 %sext_ln1118_8, 81

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:14  %mul_ln1118_6 = mul i26 %sext_ln1118_9, 377

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:16  %tmp = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_0_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="19">
<![CDATA[
arrayctor.loop1.preheader:17  %sext_ln1118_10 = sext i19 %tmp to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
arrayctor.loop1.preheader:18  %sub_ln1118_1 = sub i20 %sext_ln1118, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:19  %trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %sub_ln1118_1, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:21  %mul_ln1118_7 = mul i26 %sext_ln1118_9, 1046

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:23  %mul_ln1118_8 = mul i26 %sext_ln1118_9, -418

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:25  %mul_ln1118_9 = mul i26 %sext_ln1118_9, 1041

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:27  %mul_ln1118_10 = mul i26 %sext_ln1118_9, 994

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:29  %mul_ln1118_11 = mul i26 %sext_ln1118_9, -631

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:31  %mul_ln1118_12 = mul i26 %sext_ln1118_9, -1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:33  %mul_ln1118_13 = mul i26 %sext_ln1118_9, -376

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:35  %sext_ln1118_11 = sext i16 %data_1_V_read_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:36  %sext_ln1118_12 = sext i16 %data_1_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:37  %sext_ln1118_13 = sext i16 %data_1_V_read_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:38  %sext_ln1118_14 = sext i16 %data_1_V_read_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:39  %mul_ln1118_14 = mul i24 %sext_ln1118_13, 73

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
arrayctor.loop1.preheader:42  %shl_ln = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_1_V_read_4, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="23">
<![CDATA[
arrayctor.loop1.preheader:43  %sext_ln1118_15 = sext i23 %shl_ln to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:44  %shl_ln1118_s = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_1_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="19">
<![CDATA[
arrayctor.loop1.preheader:45  %sext_ln1118_16 = sext i19 %shl_ln1118_s to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:46  %sub_ln1118 = sub i24 %sext_ln1118_16, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %trunc_ln708_12 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %sub_ln1118, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:49  %mul_ln1118_15 = mul i26 %sext_ln1118_12, -797

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:51  %mul_ln1118_16 = mul i26 %sext_ln1118_12, -378

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:53  %mul_ln1118_17 = mul i26 %sext_ln1118_12, -592

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:55  %mul_ln1118_18 = mul i26 %sext_ln1118_12, -543

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:57  %mul_ln1118_19 = mul i25 %sext_ln1118_11, 251

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:60  %mul_ln1118_20 = mul i26 %sext_ln1118_12, 599

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:62  %mul_ln1118_21 = mul i26 %sext_ln1118_12, 617

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:64  %mul_ln1118_22 = mul i23 %sext_ln1118_14, -39

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:67  %mul_ln1118_23 = mul i25 %sext_ln1118_11, 168

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:70  %mul_ln1118_24 = mul i26 %sext_ln1118_12, 1054

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:7  %mul_ln1118 = mul i26 %sext_ln1118_9, 1633

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:9  %mul_ln1118_4 = mul i26 %sext_ln1118_9, 369

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:11  %mul_ln1118_5 = mul i24 %sext_ln1118_8, 81

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_5, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:14  %mul_ln1118_6 = mul i26 %sext_ln1118_9, 377

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_6, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:21  %mul_ln1118_7 = mul i26 %sext_ln1118_9, 1046

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:22  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_7, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:23  %mul_ln1118_8 = mul i26 %sext_ln1118_9, -418

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_8, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:25  %mul_ln1118_9 = mul i26 %sext_ln1118_9, 1041

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_9, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:27  %mul_ln1118_10 = mul i26 %sext_ln1118_9, 994

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_10, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:29  %mul_ln1118_11 = mul i26 %sext_ln1118_9, -631

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_11, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:31  %mul_ln1118_12 = mul i26 %sext_ln1118_9, -1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_12, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:33  %mul_ln1118_13 = mul i26 %sext_ln1118_9, -376

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:34  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_13, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:39  %mul_ln1118_14 = mul i24 %sext_ln1118_13, 73

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:40  %trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_14, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:49  %mul_ln1118_15 = mul i26 %sext_ln1118_12, -797

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:50  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_15, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:51  %mul_ln1118_16 = mul i26 %sext_ln1118_12, -378

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:52  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_16, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:53  %mul_ln1118_17 = mul i26 %sext_ln1118_12, -592

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:54  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_17, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:55  %mul_ln1118_18 = mul i26 %sext_ln1118_12, -543

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:56  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_18, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:57  %mul_ln1118_19 = mul i25 %sext_ln1118_11, 251

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:58  %trunc_ln708_17 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_19, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:60  %mul_ln1118_20 = mul i26 %sext_ln1118_12, 599

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:61  %trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_20, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:62  %mul_ln1118_21 = mul i26 %sext_ln1118_12, 617

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:63  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_21, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:64  %mul_ln1118_22 = mul i23 %sext_ln1118_14, -39

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:65  %trunc_ln708_20 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_22, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:67  %mul_ln1118_23 = mul i25 %sext_ln1118_11, 168

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:68  %trunc_ln708_21 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_23, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:70  %mul_ln1118_24 = mul i26 %sext_ln1118_12, 1054

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:71  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_24, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 24, [4 x i8]* @p_str21, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln82"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop1.preheader:13  %sext_ln708 = sext i14 %trunc_ln708_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader:20  %sext_ln708_1 = sext i10 %trunc_ln708_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop1.preheader:41  %sext_ln708_2 = sext i14 %trunc_ln708_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop1.preheader:48  %sext_ln708_3 = sext i14 %trunc_ln708_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:59  %sext_ln708_4 = sext i15 %trunc_ln708_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:66  %sext_ln708_5 = sext i13 %trunc_ln708_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:69  %sext_ln708_6 = sext i15 %trunc_ln708_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:72  %add_ln703 = add i16 %sext_ln708_2, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:73  %acc_1_V = add i16 %sext_ln708_3, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:74  %acc_2_V = add i16 %trunc_ln708_13, %sext_ln708

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:75  %acc_3_V = add i16 %trunc_ln708_14, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:76  %acc_4_V = add i16 %trunc_ln708_15, %sext_ln708_1

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:77  %acc_5_V = add i16 %trunc_ln708_16, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:78  %acc_6_V = add i16 %sext_ln708_4, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:79  %acc_7_V = add i16 %trunc_ln708_18, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:80  %acc_8_V = add i16 %trunc_ln708_19, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:81  %acc_9_V = add i16 %sext_ln708_5, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:82  %acc_10_V = add i16 %sext_ln708_6, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:83  %acc_11_V = add i16 %trunc_ln708_22, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:84  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %add_ln703, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:85  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:86  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:87  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:88  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:89  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_5_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:90  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_6_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:91  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_7_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:92  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %acc_8_V, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:93  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %acc_9_V, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:94  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %acc_10_V, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:95  %mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %acc_11_V, 11

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="192">
<![CDATA[
arrayctor.loop1.preheader:96  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
