Analysis & Synthesis report for AES_UART
Tue Jan 13 02:28:52 2026
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |AES_UART|InvAESCipher:inv_aes_cipher_inst|StateReg
 10. State Machine - |AES_UART|uart:uart_inst|uart_rx:uart_rx_inst|state_reg
 11. State Machine - |AES_UART|AESCipher:aes_cipher_inst|StateReg
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated
 18. Source assignments for fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |AES_UART
 20. Parameter Settings for User Entity Instance: taxi_axis_if:fifo_tx_axis_if
 21. Parameter Settings for User Entity Instance: taxi_axis_if:fifo_rx_axis_if
 22. Parameter Settings for User Entity Instance: taxi_axis_if:fifo_tx_data_sel_axis_if
 23. Parameter Settings for User Entity Instance: taxi_axis_if:fifo_rx_data_sel_axis_if
 24. Parameter Settings for User Entity Instance: taxi_axis_if:cipher_out_axis_if
 25. Parameter Settings for User Entity Instance: taxi_axis_if:invcipher_in_axis_if
 26. Parameter Settings for User Entity Instance: taxi_axis_if:tdr_axis_if
 27. Parameter Settings for User Entity Instance: taxi_axis_if:rdr_axis_if
 28. Parameter Settings for User Entity Instance: taxi_axis_if:epr_axis_if
 29. Parameter Settings for User Entity Instance: taxi_axis_if:dpr_axis_if
 30. Parameter Settings for User Entity Instance: axil_regs:axil_regs_inst
 31. Parameter Settings for User Entity Instance: fifo:fifo_tx_inst
 32. Parameter Settings for User Entity Instance: fifo:fifo_rx_inst
 33. Parameter Settings for User Entity Instance: uart:uart_inst
 34. Parameter Settings for User Entity Instance: uart:uart_inst|uart_brg:uart_brg_inst
 35. Parameter Settings for Inferred Entity Instance: fifo:fifo_rx_inst|altdpram:mem_rtl_0
 36. Parameter Settings for Inferred Entity Instance: fifo:fifo_tx_inst|altdpram:mem_rtl_0
 37. Parameter Settings for Inferred Entity Instance: AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0
 39. Port Connectivity Checks: "fifo:fifo_rx_inst"
 40. Port Connectivity Checks: "fifo:fifo_tx_inst"
 41. Port Connectivity Checks: "axil_regs:axil_regs_inst"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jan 13 02:28:52 2026           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; AES_UART                                        ;
; Top-level Entity Name           ; AES_UART                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 6601                                            ;
; Total pins                      ; 161                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; AES_UART           ; AES_UART           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.51        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.2%      ;
;     Processor 3            ;  22.4%      ;
;     Processor 4            ;  19.8%      ;
;     Processor 5            ;  19.8%      ;
;     Processor 6            ;  19.3%      ;
;     Processor 7            ;  18.5%      ;
;     Processor 8            ;  17.9%      ;
;     Processor 9            ;   7.8%      ;
;     Processors 10-16       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; ../AES_UART/uart/rtl/uart_tx.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv                    ;         ;
; ../AES_UART/uart/rtl/uart_rx.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv                    ;         ;
; ../AES_UART/uart/rtl/uart_brg.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv                   ;         ;
; ../AES_UART/uart/rtl/uart.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv                       ;         ;
; ../AES_UART/port/taxi_axis_if.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv                   ;         ;
; ../AES_UART/port/taxi_axil_if.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv                   ;         ;
; ../AES_UART/port/axis_mux.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv                       ;         ;
; ../AES_UART/fifo/rtl/fifo.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv                       ;         ;
; ../AES_UART/axilregs/rtl/axilregs_pkg.sv           ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv           ;         ;
; ../AES_UART/axilregs/rtl/axil_regs.sv              ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv              ;         ;
; ../AES_UART/aescore/rtl/invcipher/InvSubBytes.sv   ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv   ;         ;
; ../AES_UART/aescore/rtl/invcipher/InvShiftRows.sv  ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv  ;         ;
; ../AES_UART/aescore/rtl/invcipher/InvSBox.sv       ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv       ;         ;
; ../AES_UART/aescore/rtl/invcipher/InvMixColumns.sv ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv ;         ;
; ../AES_UART/aescore/rtl/invcipher/InvAESRound.sv   ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv   ;         ;
; ../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv  ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv  ;         ;
; ../AES_UART/aescore/rtl/common/SBox.sv             ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv             ;         ;
; ../AES_UART/aescore/rtl/common/KeyExpander.sv      ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv      ;         ;
; ../AES_UART/aescore/rtl/common/AddRoundKey.sv      ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv      ;         ;
; ../AES_UART/aescore/rtl/cipher/SubBytes.sv         ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv         ;         ;
; ../AES_UART/aescore/rtl/cipher/ShiftRows.sv        ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv        ;         ;
; ../AES_UART/aescore/rtl/cipher/MixColumns.sv       ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv       ;         ;
; ../AES_UART/aescore/rtl/cipher/AESRound.sv         ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv         ;         ;
; ../AES_UART/aescore/rtl/cipher/AESCipher.sv        ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv        ;         ;
; ../AES_UART/AES_UART.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv                            ;         ;
; altdpram.tdf                                       ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                       ;         ;
; memmodes.inc                                       ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                     ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; a_hdffe.inc                                        ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                        ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; alt_le_rden_reg.inc                                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;         ;
; altsyncram.inc                                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                     ;         ;
; aglobal180.inc                                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                     ;         ;
; db/dpram_rlo1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/dpram_rlo1.tdf                   ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                     ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/abs_divider.inc                    ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                ;         ;
; db/lpm_divide_82m.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/lpm_divide_82m.tdf               ;         ;
; db/sign_div_unsign_bkh.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/sign_div_unsign_bkh.tdf          ;         ;
; db/alt_u_div_sse.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/alt_u_div_sse.tdf                ;         ;
+----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 6588      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 7619      ;
;     -- 7 input functions                    ; 27        ;
;     -- 6 input functions                    ; 4758      ;
;     -- 5 input functions                    ; 344       ;
;     -- 4 input functions                    ; 1279      ;
;     -- <=3 input functions                  ; 1211      ;
; Memory ALUT usage                           ; 16        ;
;     -- 64-address deep                      ; 0         ;
;     -- 32-address deep                      ; 16        ;
;                                             ;           ;
; Dedicated logic registers                   ; 6601      ;
;                                             ;           ;
; I/O pins                                    ; 161       ;
; Total MLAB memory bits                      ; 256       ;
; Total block memory bits                     ; 0         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 6617      ;
; Total fan-out                               ; 65172     ;
; Average fan-out                             ; 4.48      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |AES_UART                                    ; 7619 (8)            ; 6601 (0)                  ; 0                 ; 0          ; 161  ; 0            ; |AES_UART                                                                                                                                                       ; AES_UART            ; work         ;
;    |AESCipher:aes_cipher_inst|               ; 2907 (1269)         ; 2761 (2449)               ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst                                                                                                                             ; AESCipher           ; work         ;
;       |KeyExpander:U_KeyExp|                 ; 734 (530)           ; 312 (312)                 ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp                                                                                                        ; KeyExpander         ; work         ;
;          |SubWord:SUB2|                      ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2                                                                                           ; SubWord             ; work         ;
;             |SBox:UU0|                       ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU0                                                                                  ; SBox                ; work         ;
;             |SBox:UU3|                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU3                                                                                  ; SBox                ; work         ;
;          |SubWord:SUB|                       ; 120 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB                                                                                            ; SubWord             ; work         ;
;             |SBox:UU0|                       ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU0                                                                                   ; SBox                ; work         ;
;             |SBox:UU1|                       ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU1                                                                                   ; SBox                ; work         ;
;             |SBox:UU2|                       ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU2                                                                                   ; SBox                ; work         ;
;             |SBox:UU3|                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU3                                                                                   ; SBox                ; work         ;
;          |lpm_divide:Mod0|                   ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                          ; lpm_divide_82m      ; work         ;
;                |sign_div_unsign_bkh:divider| ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                              ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_sse:divider|    ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider        ; alt_u_div_sse       ; work         ;
;       |RoundEnd:UR2|                         ; 568 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2                                                                                                                ; RoundEnd            ; work         ;
;          |AddRoundKey:U3|                    ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|AddRoundKey:U3                                                                                                 ; AddRoundKey         ; work         ;
;          |SubBytes:U0|                       ; 440 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0                                                                                                    ; SubBytes            ; work         ;
;             |SBox:U00|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U00                                                                                           ; SBox                ; work         ;
;             |SBox:U01|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U01                                                                                           ; SBox                ; work         ;
;             |SBox:U02|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U02                                                                                           ; SBox                ; work         ;
;             |SBox:U03|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U03                                                                                           ; SBox                ; work         ;
;             |SBox:U10|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U10                                                                                           ; SBox                ; work         ;
;             |SBox:U11|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U11                                                                                           ; SBox                ; work         ;
;             |SBox:U12|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U12                                                                                           ; SBox                ; work         ;
;             |SBox:U13|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U13                                                                                           ; SBox                ; work         ;
;             |SBox:U20|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U20                                                                                           ; SBox                ; work         ;
;             |SBox:U21|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U21                                                                                           ; SBox                ; work         ;
;             |SBox:U22|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U22                                                                                           ; SBox                ; work         ;
;             |SBox:U23|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U23                                                                                           ; SBox                ; work         ;
;             |SBox:U30|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U30                                                                                           ; SBox                ; work         ;
;             |SBox:U31|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U31                                                                                           ; SBox                ; work         ;
;             |SBox:U32|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U32                                                                                           ; SBox                ; work         ;
;             |SBox:U33|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundEnd:UR2|SubBytes:U0|SBox:U33                                                                                           ; SBox                ; work         ;
;       |RoundGeneral:UR1|                     ; 336 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1                                                                                                            ; RoundGeneral        ; work         ;
;          |AddRoundKey:U3|                    ; 136 (136)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|AddRoundKey:U3                                                                                             ; AddRoundKey         ; work         ;
;          |SubBytes:U0|                       ; 200 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0                                                                                                ; SubBytes            ; work         ;
;             |SBox:U00|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U00                                                                                       ; SBox                ; work         ;
;             |SBox:U01|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U01                                                                                       ; SBox                ; work         ;
;             |SBox:U02|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U02                                                                                       ; SBox                ; work         ;
;             |SBox:U03|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U03                                                                                       ; SBox                ; work         ;
;             |SBox:U10|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U10                                                                                       ; SBox                ; work         ;
;             |SBox:U11|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U11                                                                                       ; SBox                ; work         ;
;             |SBox:U12|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U12                                                                                       ; SBox                ; work         ;
;             |SBox:U13|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U13                                                                                       ; SBox                ; work         ;
;             |SBox:U20|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U20                                                                                       ; SBox                ; work         ;
;             |SBox:U21|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U21                                                                                       ; SBox                ; work         ;
;             |SBox:U22|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U22                                                                                       ; SBox                ; work         ;
;             |SBox:U23|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U23                                                                                       ; SBox                ; work         ;
;             |SBox:U30|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U30                                                                                       ; SBox                ; work         ;
;             |SBox:U31|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U31                                                                                       ; SBox                ; work         ;
;             |SBox:U32|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U32                                                                                       ; SBox                ; work         ;
;             |SBox:U33|                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0|SBox:U33                                                                                       ; SBox                ; work         ;
;    |InvAESCipher:inv_aes_cipher_inst|        ; 4014 (1294)         ; 2762 (2450)               ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst                                                                                                                      ; InvAESCipher        ; work         ;
;       |InvRoundEnd:UR2|                      ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundEnd:UR2                                                                                                      ; InvRoundEnd         ; work         ;
;          |AddRoundKey:U0|                    ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundEnd:UR2|AddRoundKey:U0                                                                                       ; AddRoundKey         ; work         ;
;       |InvRoundFirst:UR0|                    ; 768 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0                                                                                                    ; InvRoundFirst       ; work         ;
;          |AddRoundKey:U0|                    ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|AddRoundKey:U0                                                                                     ; AddRoundKey         ; work         ;
;          |InvSubBytes:U2|                    ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2                                                                                     ; InvSubBytes         ; work         ;
;             |InvSBox:U00|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U00                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U01|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U01                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U02|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U02                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U03|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U03                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U10|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U10                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U11|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U11                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U12|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U12                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U13|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U13                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U20|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U20                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U21|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U21                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U22|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U22                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U23|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U23                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U30|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U30                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U31|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U31                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U32|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U32                                                                         ; InvSBox             ; work         ;
;             |InvSBox:U33|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U33                                                                         ; InvSBox             ; work         ;
;       |InvRoundGeneral:UR1|                  ; 1058 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1                                                                                                  ; InvRoundGeneral     ; work         ;
;          |AddRoundKey:U0|                    ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|AddRoundKey:U0                                                                                   ; AddRoundKey         ; work         ;
;          |InvMixColumns:U1|                  ; 397 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvMixColumns:U1                                                                                 ; InvMixColumns       ; work         ;
;             |InvMixColumn:U0|                ; 95 (95)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvMixColumns:U1|InvMixColumn:U0                                                                 ; InvMixColumn        ; work         ;
;             |InvMixColumn:U1|                ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvMixColumns:U1|InvMixColumn:U1                                                                 ; InvMixColumn        ; work         ;
;             |InvMixColumn:U2|                ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvMixColumns:U1|InvMixColumn:U2                                                                 ; InvMixColumn        ; work         ;
;             |InvMixColumn:U3|                ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvMixColumns:U1|InvMixColumn:U3                                                                 ; InvMixColumn        ; work         ;
;          |InvSubBytes:U3|                    ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3                                                                                   ; InvSubBytes         ; work         ;
;             |InvSBox:U00|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U00                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U01|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U01                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U02|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U02                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U03|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U03                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U10|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U10                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U11|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U11                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U12|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U12                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U13|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U13                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U20|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U20                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U21|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U21                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U22|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U22                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U23|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U23                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U30|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U30                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U31|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U31                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U32|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U32                                                                       ; InvSBox             ; work         ;
;             |InvSBox:U33|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U33                                                                       ; InvSBox             ; work         ;
;       |KeyExpander:U_KeyExp|                 ; 766 (562)           ; 312 (312)                 ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp                                                                                                 ; KeyExpander         ; work         ;
;          |SubWord:SUB2|                      ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2                                                                                    ; SubWord             ; work         ;
;             |SBox:UU0|                       ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU0                                                                           ; SBox                ; work         ;
;             |SBox:UU3|                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU3                                                                           ; SBox                ; work         ;
;          |SubWord:SUB|                       ; 120 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB                                                                                     ; SubWord             ; work         ;
;             |SBox:UU0|                       ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU0                                                                            ; SBox                ; work         ;
;             |SBox:UU1|                       ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU1                                                                            ; SBox                ; work         ;
;             |SBox:UU2|                       ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU2                                                                            ; SBox                ; work         ;
;             |SBox:UU3|                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU3                                                                            ; SBox                ; work         ;
;          |lpm_divide:Mod0|                   ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;                |sign_div_unsign_bkh:divider| ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_sse:divider|    ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;    |axil_regs:axil_regs_inst|                ; 425 (425)           ; 966 (966)                 ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|axil_regs:axil_regs_inst                                                                                                                              ; axil_regs           ; work         ;
;    |axis_demux_1to2:axis_demux_rx_inst|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|axis_demux_1to2:axis_demux_rx_inst                                                                                                                    ; axis_demux_1to2     ; work         ;
;    |axis_mux_2to1:axis_mux_tx_inst|          ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|axis_mux_2to1:axis_mux_tx_inst                                                                                                                        ; axis_mux_2to1       ; work         ;
;    |fifo:fifo_rx_inst|                       ; 27 (27)             ; 14 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|fifo:fifo_rx_inst                                                                                                                                     ; fifo                ; work         ;
;       |altdpram:mem_rtl_0|                   ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|fifo:fifo_rx_inst|altdpram:mem_rtl_0                                                                                                                  ; altdpram            ; work         ;
;          |dpram_rlo1:auto_generated|         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated                                                                                        ; dpram_rlo1          ; work         ;
;    |fifo:fifo_tx_inst|                       ; 25 (25)             ; 14 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|fifo:fifo_tx_inst                                                                                                                                     ; fifo                ; work         ;
;       |altdpram:mem_rtl_0|                   ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|fifo:fifo_tx_inst|altdpram:mem_rtl_0                                                                                                                  ; altdpram            ; work         ;
;          |dpram_rlo1:auto_generated|         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated                                                                                        ; dpram_rlo1          ; work         ;
;    |uart:uart_inst|                          ; 152 (1)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|uart:uart_inst                                                                                                                                        ; uart                ; work         ;
;       |uart_brg:uart_brg_inst|               ; 24 (24)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|uart:uart_inst|uart_brg:uart_brg_inst                                                                                                                 ; uart_brg            ; work         ;
;       |uart_rx:uart_rx_inst|                 ; 74 (74)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|uart:uart_inst|uart_rx:uart_rx_inst                                                                                                                   ; uart_rx             ; work         ;
;       |uart_tx:uart_tx_inst|                 ; 53 (53)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |AES_UART|uart:uart_inst|uart_tx:uart_tx_inst                                                                                                                   ; uart_tx             ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                     ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AES_UART|InvAESCipher:inv_aes_cipher_inst|StateReg                                                              ;
+------------------+-----------------+-------------+-------------+-------------+------------------+----------------+---------------+
; Name             ; StateReg.OUTPUT ; StateReg.S2 ; StateReg.S1 ; StateReg.S0 ; StateReg.KEY_GEN ; StateReg.INPUT ; StateReg.IDLE ;
+------------------+-----------------+-------------+-------------+-------------+------------------+----------------+---------------+
; StateReg.IDLE    ; 0               ; 0           ; 0           ; 0           ; 0                ; 0              ; 0             ;
; StateReg.INPUT   ; 0               ; 0           ; 0           ; 0           ; 0                ; 1              ; 1             ;
; StateReg.KEY_GEN ; 0               ; 0           ; 0           ; 0           ; 1                ; 0              ; 1             ;
; StateReg.S0      ; 0               ; 0           ; 0           ; 1           ; 0                ; 0              ; 1             ;
; StateReg.S1      ; 0               ; 0           ; 1           ; 0           ; 0                ; 0              ; 1             ;
; StateReg.S2      ; 0               ; 1           ; 0           ; 0           ; 0                ; 0              ; 1             ;
; StateReg.OUTPUT  ; 1               ; 0           ; 0           ; 0           ; 0                ; 0              ; 1             ;
+------------------+-----------------+-------------+-------------+-------------+------------------+----------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AES_UART|uart:uart_inst|uart_rx:uart_rx_inst|state_reg                                                                                                     ;
+---------------------------+---------------------------+----------------------+------------------------+----------------------+-----------------------+----------------------+
; Name                      ; state_reg.STATE_WAIT_STOP ; state_reg.STATE_STOP ; state_reg.STATE_PARITY ; state_reg.STATE_DATA ; state_reg.STATE_START ; state_reg.STATE_IDLE ;
+---------------------------+---------------------------+----------------------+------------------------+----------------------+-----------------------+----------------------+
; state_reg.STATE_IDLE      ; 0                         ; 0                    ; 0                      ; 0                    ; 0                     ; 0                    ;
; state_reg.STATE_START     ; 0                         ; 0                    ; 0                      ; 0                    ; 1                     ; 1                    ;
; state_reg.STATE_DATA      ; 0                         ; 0                    ; 0                      ; 1                    ; 0                     ; 1                    ;
; state_reg.STATE_PARITY    ; 0                         ; 0                    ; 1                      ; 0                    ; 0                     ; 1                    ;
; state_reg.STATE_STOP      ; 0                         ; 1                    ; 0                      ; 0                    ; 0                     ; 1                    ;
; state_reg.STATE_WAIT_STOP ; 1                         ; 0                    ; 0                      ; 0                    ; 0                     ; 1                    ;
+---------------------------+---------------------------+----------------------+------------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |AES_UART|AESCipher:aes_cipher_inst|StateReg                                                    ;
+------------------+-----------------+-------------+-------------+-------------+------------------+---------------+
; Name             ; StateReg.OUTPUT ; StateReg.S2 ; StateReg.S1 ; StateReg.S0 ; StateReg.KEY_GEN ; StateReg.IDLE ;
+------------------+-----------------+-------------+-------------+-------------+------------------+---------------+
; StateReg.IDLE    ; 0               ; 0           ; 0           ; 0           ; 0                ; 0             ;
; StateReg.KEY_GEN ; 0               ; 0           ; 0           ; 0           ; 1                ; 1             ;
; StateReg.S0      ; 0               ; 0           ; 0           ; 1           ; 0                ; 1             ;
; StateReg.S1      ; 0               ; 0           ; 1           ; 0           ; 0                ; 1             ;
; StateReg.S2      ; 0               ; 1           ; 0           ; 0           ; 0                ; 1             ;
; StateReg.OUTPUT  ; 1               ; 0           ; 0           ; 0           ; 0                ; 1             ;
+------------------+-----------------+-------------+-------------+-------------+------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[1] ; yes                                                              ; yes                                        ;
; fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[2] ; yes                                                              ; yes                                        ;
; fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[3] ; yes                                                              ; yes                                        ;
; fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[1] ; yes                                                              ; yes                                        ;
; fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[2] ; yes                                                              ; yes                                        ;
; fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated|rdaddr_reg[3] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 8                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+-----------------------------------------------------------------------+---------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                      ;
+-----------------------------------------------------------------------+---------------------------------------------------------+
; axil_regs:axil_regs_inst|reg_isr.reserved[0..17]                      ; Stuck at GND due to stuck port data_in                  ;
; InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|Nk[0,4,5]       ; Stuck at GND due to stuck port data_in                  ;
; InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|TotalWords[2,5] ; Stuck at VCC due to stuck port data_in                  ;
; InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|TotalWords[0,1] ; Stuck at GND due to stuck port data_in                  ;
; AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|Nk[0,4,5]              ; Stuck at GND due to stuck port data_in                  ;
; AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|TotalWords[2,5]        ; Stuck at VCC due to stuck port data_in                  ;
; AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|TotalWords[0,1]        ; Stuck at GND due to stuck port data_in                  ;
; axil_regs:axil_regs_inst|s_axil_wready_reg                            ; Merged with axil_regs:axil_regs_inst|s_axil_awready_reg ;
; axil_regs:axil_regs_inst|reg_rdr[8,9,11..31]                          ; Merged with axil_regs:axil_regs_inst|reg_rdr[10]        ;
; axil_regs:axil_regs_inst|o_ekey_len_update                            ; Merged with axil_regs:axil_regs_inst|o_dkey_len_update  ;
; axil_regs:axil_regs_inst|reg_rdr[10]                                  ; Stuck at GND due to stuck port data_in                  ;
; InvAESCipher:inv_aes_cipher_inst|StateReg~2                           ; Lost fanout                                             ;
; InvAESCipher:inv_aes_cipher_inst|StateReg~3                           ; Lost fanout                                             ;
; InvAESCipher:inv_aes_cipher_inst|StateReg~4                           ; Lost fanout                                             ;
; uart:uart_inst|uart_rx:uart_rx_inst|state_reg~7                       ; Lost fanout                                             ;
; uart:uart_inst|uart_rx:uart_rx_inst|state_reg~8                       ; Lost fanout                                             ;
; uart:uart_inst|uart_rx:uart_rx_inst|state_reg~9                       ; Lost fanout                                             ;
; AESCipher:aes_cipher_inst|StateReg~2                                  ; Lost fanout                                             ;
; AESCipher:aes_cipher_inst|StateReg~3                                  ; Lost fanout                                             ;
; AESCipher:aes_cipher_inst|StateReg~4                                  ; Lost fanout                                             ;
; uart:uart_inst|uart_rx:uart_rx_inst|baud_cnt_reg[3]                   ; Stuck at GND due to stuck port data_in                  ;
; Total Number of Removed Registers = 68                                ;                                                         ;
+-----------------------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6601  ;
; Number of registers using Synchronous Clear  ; 6442  ;
; Number of registers using Synchronous Load   ; 260   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5955  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; uart:uart_inst|uart_tx:uart_tx_inst|txd_reg ; 3       ;
; uart:uart_inst|uart_rx:uart_rx_inst|rxd_reg ; 22      ;
; Total number of inverted registers = 2      ;         ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|DataOutBufReg[34]                      ;
; 3:1                ; 38 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|WordIndex[5]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[7][6]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[0][111]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[1][118]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[2][107]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[3][109]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[4][125]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[5][118]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[6][123]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[7][110]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[8][96]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[9][109]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[10][111]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[11][104]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[12][101]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[13][108]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[14][125]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[0][70]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[1][69]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[2][76]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[3][77]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[4][74]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[5][71]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[6][84]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[7][65]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[8][69]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[9][94]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[10][79]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[11][89]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[12][88]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[13][81]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[14][94]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[0][53]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[1][57]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[2][41]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[3][41]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[4][41]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[5][57]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[6][35]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[7][36]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[8][63]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[9][36]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[10][34]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[11][56]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[12][34]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[13][45]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[14][43]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[0][24]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[1][1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[2][18]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[3][14]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[4][1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[5][23]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[6][27]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[7][16]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[8][5]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[9][17]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[10][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[11][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[12][20]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[13][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|RoundKeys[14][15]                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|i[5]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|RconIdx[0]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[6][23]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[0][11]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[4][6]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[2][0]           ;
; 6:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|DReg[48]                               ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[5][10]          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[3][7]           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|W[1][7]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|temp              ;
; 16:1               ; 128 bits  ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|Mux90                                  ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|Selector19        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[13][69]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[13][62]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[13][30]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[14][125]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[14][94]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[14][33]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[14][30]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[13][97]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[12][0]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[12][54]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[12][64]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[12][111]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[11][3]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[11][63]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[11][95]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[11][99]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[10][15]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[10][63]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[10][82]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[10][105]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[9][30]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[9][48]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[9][66]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[9][96]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[8][1]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[8][56]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[8][80]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[8][121]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[7][26]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[7][34]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[7][78]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[7][102]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[6][30]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[6][38]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[6][88]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[6][121]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[5][27]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[5][60]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[5][91]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[5][122]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[4][10]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[4][58]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[4][66]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[4][124]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[3][25]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[3][58]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[3][79]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[3][120]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[2][28]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[2][44]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[2][72]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[2][120]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[1][25]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[1][32]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[1][89]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[1][119]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[0][7]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[0][51]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[0][85]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|RoundKeys[0][102]               ;
; 3:1                ; 38 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|WordOut[2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[7][21]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|i[5]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|RconIdx[3] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[6][9]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[0][29]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[4][22]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[2][15]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_rdr[0]                              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[5][0]    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[3][24]   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|W[1][16]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AES_UART|fifo:fifo_rx_inst|rd_ptr_reg                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|temp       ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|Selector21 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_epr[0][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_epr[1][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_epr[2][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_epr[3][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[0][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[1][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[2][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[3][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[4][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[5][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[6][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dkr[7][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[0][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[1][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[2][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[3][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[4][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[5][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[6][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_ekr[7][0]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_tdr[0]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_brr.reserved[11]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_cr2.tcie                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_cr1.el[0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_icr.idlecf                          ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|reg_dpr[1][27]                          ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 160 LEs              ; 1216 LEs               ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|s_axil_rdata_reg[6]                     ;
; 90:1               ; 18 bits   ; 1080 LEs      ; 342 LEs              ; 738 LEs                ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|s_axil_rdata_reg[30]                    ;
; 90:1               ; 6 bits    ; 360 LEs       ; 144 LEs              ; 216 LEs                ; Yes        ; |AES_UART|axil_regs:axil_regs_inst|s_axil_rdata_reg[8]                     ;
; 4:1                ; 53 bits   ; 106 LEs       ; 106 LEs              ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|Mux139                          ;
; 16:1               ; 53 bits   ; 530 LEs       ; 530 LEs              ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|Mux72                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|NReg[3]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|Mux4              ;
; 4:1                ; 59 bits   ; 118 LEs       ; 118 LEs              ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|Mux249                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|Mux0       ;
; 16:1               ; 59 bits   ; 590 LEs       ; 590 LEs              ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|Mux95                           ;
; 6:1                ; 128 bits  ; 512 LEs       ; 0 LEs                ; 512 LEs                ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|DataInBufReg[60]                ;
; 7:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|DReg[67]                        ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|StateReg                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|StateReg                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|StateReg                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AES_UART|fifo:fifo_rx_inst|wr_ptr_reg[3]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AES_UART|fifo:fifo_tx_inst|wr_ptr_reg[4]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AES_UART|uart:uart_inst|uart_brg:uart_brg_inst|prescale_frac_reg[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AES_UART|uart:uart_inst|uart_tx:uart_tx_inst|data_reg[0]                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |AES_UART|uart:uart_inst|uart_brg:uart_brg_inst|prescale_int_reg[11]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AES_UART|uart:uart_inst|uart_tx:uart_tx_inst|s_axis_tready_reg            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |AES_UART|uart:uart_inst|uart_rx:uart_rx_inst|idle_cnt[5]                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |AES_UART|uart:uart_inst|uart_tx:uart_tx_inst|bit_cnt_reg[3]               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |AES_UART|uart:uart_inst|uart_rx:uart_rx_inst|bit_cnt_reg[1]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AES_UART|uart:uart_inst|uart_tx:uart_tx_inst|baud_cnt_reg[0]              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AES_UART|AESCipher:aes_cipher_inst|NReg[0]                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |AES_UART|uart:uart_inst|uart_rx:uart_rx_inst|baud_cnt_reg[1]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AES_UART|uart:uart_inst|uart_rx:uart_rx_inst|state_reg                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|OutByteCntNext                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AES_UART|fifo:fifo_tx_inst|rd_ptr_reg                                     ;
; 18:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |AES_UART|axis_mux_2to1:axis_mux_tx_inst|m_axis.tdata[7]                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|StateReg                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|StateReg                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |AES_UART|AESCipher:aes_cipher_inst|StateReg                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|Mux255                          ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |AES_UART|InvAESCipher:inv_aes_cipher_inst|Mux127                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_rx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated ;
+-------------------+-------+------+----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                 ;
+-------------------+-------+------+----------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; rdaddr_reg                                         ;
+-------------------+-------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_tx_inst|altdpram:mem_rtl_0|dpram_rlo1:auto_generated ;
+-------------------+-------+------+----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                 ;
+-------------------+-------+------+----------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; rdaddr_reg                                         ;
+-------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |AES_UART ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_W         ; 32    ; Signed Integer                                  ;
; ADDR_W         ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:fifo_tx_axis_if ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                                   ;
; KEEP_W         ; 1     ; Signed Integer                                   ;
; KEEP_EN        ; 0     ; Unsigned Binary                                  ;
; STRB_EN        ; 0     ; Unsigned Binary                                  ;
; LAST_EN        ; 1     ; Unsigned Binary                                  ;
; ID_EN          ; 0     ; Unsigned Binary                                  ;
; ID_W           ; 8     ; Signed Integer                                   ;
; DEST_EN        ; 0     ; Unsigned Binary                                  ;
; DEST_W         ; 8     ; Signed Integer                                   ;
; USER_EN        ; 0     ; Unsigned Binary                                  ;
; USER_W         ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:fifo_rx_axis_if ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                                   ;
; KEEP_W         ; 1     ; Signed Integer                                   ;
; KEEP_EN        ; 0     ; Unsigned Binary                                  ;
; STRB_EN        ; 0     ; Unsigned Binary                                  ;
; LAST_EN        ; 1     ; Unsigned Binary                                  ;
; ID_EN          ; 0     ; Unsigned Binary                                  ;
; ID_W           ; 8     ; Signed Integer                                   ;
; DEST_EN        ; 0     ; Unsigned Binary                                  ;
; DEST_W         ; 8     ; Signed Integer                                   ;
; USER_EN        ; 0     ; Unsigned Binary                                  ;
; USER_W         ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:fifo_tx_data_sel_axis_if ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                                            ;
; KEEP_W         ; 1     ; Signed Integer                                            ;
; KEEP_EN        ; 0     ; Unsigned Binary                                           ;
; STRB_EN        ; 0     ; Unsigned Binary                                           ;
; LAST_EN        ; 1     ; Unsigned Binary                                           ;
; ID_EN          ; 0     ; Unsigned Binary                                           ;
; ID_W           ; 8     ; Signed Integer                                            ;
; DEST_EN        ; 0     ; Unsigned Binary                                           ;
; DEST_W         ; 8     ; Signed Integer                                            ;
; USER_EN        ; 0     ; Unsigned Binary                                           ;
; USER_W         ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:fifo_rx_data_sel_axis_if ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                                            ;
; KEEP_W         ; 1     ; Signed Integer                                            ;
; KEEP_EN        ; 0     ; Unsigned Binary                                           ;
; STRB_EN        ; 0     ; Unsigned Binary                                           ;
; LAST_EN        ; 1     ; Unsigned Binary                                           ;
; ID_EN          ; 0     ; Unsigned Binary                                           ;
; ID_W           ; 8     ; Signed Integer                                            ;
; DEST_EN        ; 0     ; Unsigned Binary                                           ;
; DEST_W         ; 8     ; Signed Integer                                            ;
; USER_EN        ; 0     ; Unsigned Binary                                           ;
; USER_W         ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:cipher_out_axis_if ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                                      ;
; KEEP_W         ; 1     ; Signed Integer                                      ;
; KEEP_EN        ; 0     ; Unsigned Binary                                     ;
; STRB_EN        ; 0     ; Unsigned Binary                                     ;
; LAST_EN        ; 1     ; Unsigned Binary                                     ;
; ID_EN          ; 0     ; Unsigned Binary                                     ;
; ID_W           ; 8     ; Signed Integer                                      ;
; DEST_EN        ; 0     ; Unsigned Binary                                     ;
; DEST_W         ; 8     ; Signed Integer                                      ;
; USER_EN        ; 0     ; Unsigned Binary                                     ;
; USER_W         ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:invcipher_in_axis_if ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                                        ;
; KEEP_W         ; 1     ; Signed Integer                                        ;
; KEEP_EN        ; 0     ; Unsigned Binary                                       ;
; STRB_EN        ; 0     ; Unsigned Binary                                       ;
; LAST_EN        ; 1     ; Unsigned Binary                                       ;
; ID_EN          ; 0     ; Unsigned Binary                                       ;
; ID_W           ; 8     ; Signed Integer                                        ;
; DEST_EN        ; 0     ; Unsigned Binary                                       ;
; DEST_W         ; 8     ; Signed Integer                                        ;
; USER_EN        ; 0     ; Unsigned Binary                                       ;
; USER_W         ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:tdr_axis_if ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                               ;
; KEEP_W         ; 1     ; Signed Integer                               ;
; KEEP_EN        ; 0     ; Unsigned Binary                              ;
; STRB_EN        ; 0     ; Unsigned Binary                              ;
; LAST_EN        ; 1     ; Unsigned Binary                              ;
; ID_EN          ; 0     ; Unsigned Binary                              ;
; ID_W           ; 8     ; Signed Integer                               ;
; DEST_EN        ; 0     ; Unsigned Binary                              ;
; DEST_W         ; 8     ; Signed Integer                               ;
; USER_EN        ; 0     ; Unsigned Binary                              ;
; USER_W         ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:rdr_axis_if ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_W         ; 8     ; Signed Integer                               ;
; KEEP_W         ; 1     ; Signed Integer                               ;
; KEEP_EN        ; 0     ; Unsigned Binary                              ;
; STRB_EN        ; 0     ; Unsigned Binary                              ;
; LAST_EN        ; 1     ; Unsigned Binary                              ;
; ID_EN          ; 0     ; Unsigned Binary                              ;
; ID_W           ; 8     ; Signed Integer                               ;
; DEST_EN        ; 0     ; Unsigned Binary                              ;
; DEST_W         ; 8     ; Signed Integer                               ;
; USER_EN        ; 0     ; Unsigned Binary                              ;
; USER_W         ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:epr_axis_if ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_W         ; 128   ; Signed Integer                               ;
; KEEP_W         ; 16    ; Signed Integer                               ;
; KEEP_EN        ; 1     ; Unsigned Binary                              ;
; STRB_EN        ; 0     ; Unsigned Binary                              ;
; LAST_EN        ; 1     ; Unsigned Binary                              ;
; ID_EN          ; 0     ; Unsigned Binary                              ;
; ID_W           ; 8     ; Signed Integer                               ;
; DEST_EN        ; 0     ; Unsigned Binary                              ;
; DEST_W         ; 8     ; Signed Integer                               ;
; USER_EN        ; 0     ; Unsigned Binary                              ;
; USER_W         ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: taxi_axis_if:dpr_axis_if ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_W         ; 128   ; Signed Integer                               ;
; KEEP_W         ; 16    ; Signed Integer                               ;
; KEEP_EN        ; 1     ; Unsigned Binary                              ;
; STRB_EN        ; 0     ; Unsigned Binary                              ;
; LAST_EN        ; 1     ; Unsigned Binary                              ;
; ID_EN          ; 0     ; Unsigned Binary                              ;
; ID_W           ; 8     ; Signed Integer                               ;
; DEST_EN        ; 0     ; Unsigned Binary                              ;
; DEST_W         ; 8     ; Signed Integer                               ;
; USER_EN        ; 0     ; Unsigned Binary                              ;
; USER_W         ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: axil_regs:axil_regs_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                               ;
; DATA_W         ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_tx_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DEPTH          ; 16    ; Signed Integer                        ;
; DATA_W         ; 8     ; Signed Integer                        ;
; KEEP_W         ; 1     ; Signed Integer                        ;
; KEEP_EN        ; 1     ; Unsigned Binary                       ;
; STRB_EN        ; 0     ; Unsigned Binary                       ;
; LAST_EN        ; 1     ; Unsigned Binary                       ;
; ID_EN          ; 0     ; Unsigned Binary                       ;
; ID_W           ; 8     ; Signed Integer                        ;
; DEST_EN        ; 0     ; Unsigned Binary                       ;
; DEST_W         ; 8     ; Signed Integer                        ;
; USER_EN        ; 0     ; Unsigned Binary                       ;
; USER_W         ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_rx_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DEPTH          ; 16    ; Signed Integer                        ;
; DATA_W         ; 8     ; Signed Integer                        ;
; KEEP_W         ; 1     ; Signed Integer                        ;
; KEEP_EN        ; 1     ; Unsigned Binary                       ;
; STRB_EN        ; 0     ; Unsigned Binary                       ;
; LAST_EN        ; 1     ; Unsigned Binary                       ;
; ID_EN          ; 0     ; Unsigned Binary                       ;
; ID_W           ; 8     ; Signed Integer                        ;
; DEST_EN        ; 0     ; Unsigned Binary                       ;
; DEST_W         ; 8     ; Signed Integer                        ;
; USER_EN        ; 0     ; Unsigned Binary                       ;
; USER_W         ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; PRE_W          ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|uart_brg:uart_brg_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; PRE_W          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:fifo_rx_inst|altdpram:mem_rtl_0 ;
+-------------------------------------+--------------+----------------------------------+
; Parameter Name                      ; Value        ; Type                             ;
+-------------------------------------+--------------+----------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                          ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                          ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                          ;
; WIDTH                               ; 8            ; Untyped                          ;
; WIDTHAD                             ; 4            ; Untyped                          ;
; NUMWORDS                            ; 16           ; Untyped                          ;
; FILE                                ; UNUSED       ; Untyped                          ;
; LPM_FILE                            ; UNUSED       ; Untyped                          ;
; INDATA_REG                          ; INCLOCK      ; Untyped                          ;
; INDATA_ACLR                         ; OFF          ; Untyped                          ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                          ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                          ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                          ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                          ;
; RDADDRESS_REG                       ; OUTCLOCK     ; Untyped                          ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                          ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                          ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                          ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                          ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                          ;
; OUTDATA_SCLR                        ; ON           ; Untyped                          ;
; USE_EAB                             ; ON           ; Untyped                          ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                          ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                          ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                          ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                          ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                          ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                          ;
; BYTE_SIZE                           ; 8            ; Untyped                          ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                          ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                          ;
; CBXI_PARAMETER                      ; dpram_rlo1   ; Untyped                          ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                   ;
+-------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:fifo_tx_inst|altdpram:mem_rtl_0 ;
+-------------------------------------+--------------+----------------------------------+
; Parameter Name                      ; Value        ; Type                             ;
+-------------------------------------+--------------+----------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                          ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                          ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                          ;
; WIDTH                               ; 8            ; Untyped                          ;
; WIDTHAD                             ; 4            ; Untyped                          ;
; NUMWORDS                            ; 16           ; Untyped                          ;
; FILE                                ; UNUSED       ; Untyped                          ;
; LPM_FILE                            ; UNUSED       ; Untyped                          ;
; INDATA_REG                          ; INCLOCK      ; Untyped                          ;
; INDATA_ACLR                         ; OFF          ; Untyped                          ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                          ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                          ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                          ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                          ;
; RDADDRESS_REG                       ; OUTCLOCK     ; Untyped                          ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                          ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                          ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                          ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                          ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                          ;
; OUTDATA_SCLR                        ; ON           ; Untyped                          ;
; USE_EAB                             ; ON           ; Untyped                          ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                          ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                          ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                          ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                          ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                          ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                          ;
; BYTE_SIZE                           ; 8            ; Untyped                          ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                          ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                          ;
; CBXI_PARAMETER                      ; dpram_rlo1   ; Untyped                          ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                   ;
+-------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                               ;
; LPM_WIDTHD             ; 6              ; Untyped                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                               ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                      ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_rx_inst"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; StatusOverflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_tx_inst"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; StatusOverflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "axil_regs:axil_regs_inst"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_cr1.reserved  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.reserved  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.txftie    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.reserved2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.rxftie    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.rxffie    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.txfeie    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.ereie     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.drneie    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.txeie     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.tcie      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.rxneie    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.idleie    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cr2.eie       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_brr.reserved  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_isr.reserved  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_isr.ere       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_isr.drne      ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_isr.txe       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_isr.rxne      ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6601                        ;
;     ENA               ; 61                          ;
;     ENA SCLR          ; 5638                        ;
;     ENA SCLR SLD      ; 256                         ;
;     SCLR              ; 546                         ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 2                           ;
;     plain             ; 96                          ;
; arriav_lcell_comb     ; 7619                        ;
;     arith             ; 67                          ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 4                           ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 6                           ;
;     extend            ; 27                          ;
;         7 data inputs ; 27                          ;
;     normal            ; 7501                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 479                         ;
;         3 data inputs ; 672                         ;
;         4 data inputs ; 1245                        ;
;         5 data inputs ; 338                         ;
;         6 data inputs ; 4758                        ;
;     shared            ; 24                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         4 data inputs ; 4                           ;
; arriav_mlab_cell      ; 16                          ;
; boundary_port         ; 161                         ;
;                       ;                             ;
; Max LUT depth         ; 11.40                       ;
; Average LUT depth     ; 5.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Jan 13 02:28:34 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AES_UART -c AES_UART
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_brg.sv
    Info (12023): Found entity 1: uart_brg File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart.sv
    Info (12023): Found entity 1: uart File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/port/taxi_axis_if.sv
    Info (12023): Found entity 1: taxi_axis_if File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/port/taxi_axil_if.sv
    Info (12023): Found entity 1: taxi_axil_if File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/port/axis_mux.sv
    Info (12023): Found entity 1: axis_mux_2to1 File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 6
    Info (12023): Found entity 2: axis_demux_1to2 File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/fifo/rtl/fifo.sv
    Info (12023): Found entity 1: fifo File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/axilregs/rtl/axilregs_pkg.sv
    Info (12022): Found design unit 1: axilregs_pkg (SystemVerilog) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/axilregs/rtl/axil_regs.sv
    Info (12023): Found entity 1: axil_regs File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invsubbytes.sv
    Info (12023): Found entity 1: InvSubBytes File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invshiftrows.sv
    Info (12023): Found entity 1: InvShiftRows File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invsbox.sv
    Info (12023): Found entity 1: InvSBox File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invmixcolumns.sv
    Info (12023): Found entity 1: InvMixColumns File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv Line: 2
    Info (12023): Found entity 2: InvMixColumn File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv Line: 15
Info (12021): Found 3 design units, including 3 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invaesround.sv
    Info (12023): Found entity 1: InvRoundFirst File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv Line: 4
    Info (12023): Found entity 2: InvRoundGeneral File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv Line: 22
    Info (12023): Found entity 3: InvRoundEnd File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invaescipher.sv
    Info (12023): Found entity 1: InvAESCipher File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv Line: 10
Info (12021): Found 9 design units, including 9 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/xtimes.sv
    Info (12023): Found entity 1: xTimes File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 2
    Info (12023): Found entity 2: tb_xTimes File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 10
    Info (12023): Found entity 3: PMul_4 File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 28
    Info (12023): Found entity 4: PMul_8 File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 38
    Info (12023): Found entity 5: PMul_e File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 48
    Info (12023): Found entity 6: PMul_d File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 61
    Info (12023): Found entity 7: PMul_9 File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 75
    Info (12023): Found entity 8: PMul_b File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 87
    Info (12023): Found entity 9: TbPMul4 File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv Line: 102
Info (15248): File "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/taxi_axis_if.sv" is a duplicate of already analyzed file "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/taxi_axis_if.sv
Info (12021): Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/sbox.sv
    Info (12023): Found entity 1: TbSBox File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 2
    Info (12023): Found entity 2: SBox File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 22
Info (12021): Found 4 design units, including 4 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/keyexpander.sv
    Info (12023): Found entity 1: KeyExpander File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 4
    Info (12023): Found entity 2: SubWord File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 133
    Info (12023): Found entity 3: RotWord File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 147
    Info (12023): Found entity 4: Rcon File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/addroundkey.sv
    Info (12023): Found entity 1: AddRoundKey File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/subbytes.sv
    Info (12023): Found entity 1: SubBytes File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/shiftrows.sv
    Info (12023): Found entity 1: ShiftRows File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv Line: 2
    Info (12023): Found entity 2: TbShiftRows File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv Line: 30
Info (12021): Found 3 design units, including 3 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/mixcolumns.sv
    Info (12023): Found entity 1: MixColumns File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv Line: 2
    Info (12023): Found entity 2: MixColumn File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv Line: 16
    Info (12023): Found entity 3: TbMixColumn File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv Line: 37
Info (12021): Found 4 design units, including 4 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/aesround.sv
    Info (12023): Found entity 1: RoundFirst File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 2
    Info (12023): Found entity 2: RoundGeneral File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 13
    Info (12023): Found entity 3: RoundEnd File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 34
    Info (12023): Found entity 4: TbRound File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/aescipher.sv
    Info (12023): Found entity 1: AESCipher File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/tb_aes_uart.sv
    Info (12023): Found entity 1: tb_AES_UART File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/tb_AES_UART.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aes_uart.sv
    Info (12023): Found entity 1: AES_UART File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 1
Info (12127): Elaborating entity "AES_UART" for the top level hierarchy
Info (12128): Elaborating entity "taxi_axis_if" for hierarchy "taxi_axis_if:fifo_tx_axis_if" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 38
Warning (12158): Entity "taxi_axis_if" contains only dangling pins File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 38
Info (12128): Elaborating entity "taxi_axis_if" for hierarchy "taxi_axis_if:epr_axis_if" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 50
Warning (12158): Entity "taxi_axis_if" contains only dangling pins File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 50
Info (12128): Elaborating entity "axil_regs" for hierarchy "axil_regs:axil_regs_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 93
Warning (10034): Output port "m_axis_tdr.tkeep[0]" at axil_regs.sv(31) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 31
Warning (10034): Output port "m_axis_tdr.tstrb[0]" at axil_regs.sv(31) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 31
Warning (10034): Output port "m_axis_tdr.tid" at axil_regs.sv(31) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 31
Warning (10034): Output port "m_axis_tdr.tdest" at axil_regs.sv(31) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 31
Warning (10034): Output port "m_axis_tdr.tuser[0]" at axil_regs.sv(31) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 31
Warning (10034): Output port "m_axis_tdr.tlast" at axil_regs.sv(31) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 31
Warning (10034): Output port "m_axis_epr.tkeep" at axil_regs.sv(32) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 32
Warning (10034): Output port "m_axis_epr.tstrb" at axil_regs.sv(32) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 32
Warning (10034): Output port "m_axis_epr.tid" at axil_regs.sv(32) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 32
Warning (10034): Output port "m_axis_epr.tdest" at axil_regs.sv(32) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 32
Warning (10034): Output port "m_axis_epr.tuser[0]" at axil_regs.sv(32) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 32
Warning (10034): Output port "m_axis_epr.tlast" at axil_regs.sv(32) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv Line: 32
Info (12128): Elaborating entity "AESCipher" for hierarchy "AESCipher:aes_cipher_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 106
Warning (10230): Verilog HDL assignment warning at AESCipher.sv(177): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv Line: 177
Warning (10230): Verilog HDL assignment warning at AESCipher.sv(203): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv Line: 203
Info (12128): Elaborating entity "KeyExpander" for hierarchy "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv Line: 65
Warning (10230): Verilog HDL assignment warning at KeyExpander.sv(103): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 103
Warning (10230): Verilog HDL assignment warning at KeyExpander.sv(118): truncated value with size 32 to match size of target (6) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 118
Info (12128): Elaborating entity "RotWord" for hierarchy "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|RotWord:ROT" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 36
Info (12128): Elaborating entity "SubWord" for hierarchy "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 37
Info (12128): Elaborating entity "SBox" for hierarchy "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 138
Info (12128): Elaborating entity "Rcon" for hierarchy "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|Rcon:RC" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 43
Info (12128): Elaborating entity "RoundFirst" for hierarchy "AESCipher:aes_cipher_inst|RoundFirst:UR0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv Line: 214
Info (12128): Elaborating entity "AddRoundKey" for hierarchy "AESCipher:aes_cipher_inst|RoundFirst:UR0|AddRoundKey:U0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 8
Info (12128): Elaborating entity "RoundGeneral" for hierarchy "AESCipher:aes_cipher_inst|RoundGeneral:UR1" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv Line: 215
Info (12128): Elaborating entity "SubBytes" for hierarchy "AESCipher:aes_cipher_inst|RoundGeneral:UR1|SubBytes:U0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 22
Info (12128): Elaborating entity "ShiftRows" for hierarchy "AESCipher:aes_cipher_inst|RoundGeneral:UR1|ShiftRows:U1" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 24
Info (12128): Elaborating entity "MixColumns" for hierarchy "AESCipher:aes_cipher_inst|RoundGeneral:UR1|MixColumns:U2" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv Line: 26
Info (12128): Elaborating entity "MixColumn" for hierarchy "AESCipher:aes_cipher_inst|RoundGeneral:UR1|MixColumns:U2|MixColumn:U0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv Line: 7
Info (12128): Elaborating entity "RoundEnd" for hierarchy "AESCipher:aes_cipher_inst|RoundEnd:UR2" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv Line: 216
Info (12128): Elaborating entity "InvAESCipher" for hierarchy "InvAESCipher:inv_aes_cipher_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 119
Warning (10230): Verilog HDL assignment warning at InvAESCipher.sv(173): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv Line: 173
Warning (10230): Verilog HDL assignment warning at InvAESCipher.sv(186): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv Line: 186
Warning (10230): Verilog HDL assignment warning at InvAESCipher.sv(195): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv Line: 195
Info (12128): Elaborating entity "InvRoundFirst" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv Line: 219
Info (12128): Elaborating entity "InvShiftRows" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvShiftRows:U1" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv Line: 14
Info (12128): Elaborating entity "InvSubBytes" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv Line: 16
Info (12128): Elaborating entity "InvSBox" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U00" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv Line: 6
Info (12128): Elaborating entity "InvRoundGeneral" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv Line: 220
Info (12128): Elaborating entity "InvMixColumns" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvMixColumns:U1" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv Line: 33
Info (12128): Elaborating entity "InvMixColumn" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvMixColumns:U1|InvMixColumn:U0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv Line: 6
Info (12128): Elaborating entity "InvRoundEnd" for hierarchy "InvAESCipher:inv_aes_cipher_inst|InvRoundEnd:UR2" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv Line: 221
Info (12128): Elaborating entity "axis_mux_2to1" for hierarchy "axis_mux_2to1:axis_mux_tx_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 126
Warning (10034): Output port "m_axis.tkeep[0]" at axis_mux.sv(11) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 11
Warning (10034): Output port "m_axis.tstrb[0]" at axis_mux.sv(11) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 11
Warning (10034): Output port "m_axis.tid" at axis_mux.sv(11) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 11
Warning (10034): Output port "m_axis.tdest" at axis_mux.sv(11) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 11
Warning (10034): Output port "m_axis.tuser[0]" at axis_mux.sv(11) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 11
Info (12128): Elaborating entity "axis_demux_1to2" for hierarchy "axis_demux_1to2:axis_demux_rx_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 133
Warning (10034): Output port "m0_axis.tkeep[0]" at axis_mux.sv(43) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 43
Warning (10034): Output port "m0_axis.tstrb[0]" at axis_mux.sv(43) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 43
Warning (10034): Output port "m0_axis.tid" at axis_mux.sv(43) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 43
Warning (10034): Output port "m0_axis.tdest" at axis_mux.sv(43) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 43
Warning (10034): Output port "m0_axis.tuser[0]" at axis_mux.sv(43) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 43
Warning (10034): Output port "m1_axis.tkeep[0]" at axis_mux.sv(45) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 45
Warning (10034): Output port "m1_axis.tstrb[0]" at axis_mux.sv(45) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 45
Warning (10034): Output port "m1_axis.tid" at axis_mux.sv(45) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 45
Warning (10034): Output port "m1_axis.tdest" at axis_mux.sv(45) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 45
Warning (10034): Output port "m1_axis.tuser[0]" at axis_mux.sv(45) has no driver File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv Line: 45
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo_tx_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 142
Warning (10230): Verilog HDL assignment warning at fifo.sv(85): truncated value with size 32 to match size of target (5) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv Line: 85
Warning (10230): Verilog HDL assignment warning at fifo.sv(106): truncated value with size 32 to match size of target (5) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv Line: 106
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 176
Info (12128): Elaborating entity "uart_brg" for hierarchy "uart:uart_inst|uart_brg:uart_brg_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv Line: 66
Warning (10230): Verilog HDL assignment warning at uart_brg.sv(41): truncated value with size 32 to match size of target (12) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv Line: 41
Warning (10230): Verilog HDL assignment warning at uart_brg.sv(43): truncated value with size 32 to match size of target (12) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv Line: 43
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart:uart_inst|uart_tx:uart_tx_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv Line: 101
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(81): truncated value with size 32 to match size of target (3) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv Line: 81
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(117): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv Line: 117
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart:uart_inst|uart_rx:uart_rx_inst" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv Line: 139
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(103): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv Line: 103
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(122): truncated value with size 32 to match size of target (8) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv Line: 122
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(136): truncated value with size 32 to match size of target (4) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv Line: 136
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(170): truncated value with size 32 to match size of target (3) File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv Line: 170
Info (276014): Found 48 instances of uninferred RAM logic
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U33|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U23|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U13|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U03|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U32|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U22|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U12|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U02|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U31|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U21|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U11|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U01|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U30|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U20|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U10|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundGeneral:UR1|InvSubBytes:U3|InvSBox:U00|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U33|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U23|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U13|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U03|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U32|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U22|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U12|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U02|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U31|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U21|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U11|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U01|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U30|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U20|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U10|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|InvRoundFirst:UR0|InvSubBytes:U2|InvSBox:U00|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv Line: 7
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU3|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU2|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU1|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU0|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU3|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU2|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU1|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU0|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU3|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU2|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU1|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB2|SBox:UU0|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU3|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU2|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU1|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
    Info (276007): RAM logic "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|SubWord:SUB|SBox:UU0|Ram0" is uninferred due to asynchronous read logic File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv Line: 28
Info (19000): Inferred 2 megafunctions from design logic
    Info (276038): Inferred altdpram megafunction from the following logic: "fifo:fifo_rx_inst|mem_rtl_0" 
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter WIDTHAD set to 4
        Info (286033): Parameter NUMWORDS set to 16
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fifo:fifo_tx_inst|mem_rtl_0" 
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter WIDTHAD set to 4
        Info (286033): Parameter NUMWORDS set to 16
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|Mod0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "InvAESCipher:inv_aes_cipher_inst|KeyExpander:U_KeyExp|Mod0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 104
Info (12130): Elaborated megafunction instantiation "fifo:fifo_rx_inst|altdpram:mem_rtl_0"
Info (12133): Instantiated megafunction "fifo:fifo_rx_inst|altdpram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "WIDTHAD" = "4"
    Info (12134): Parameter "NUMWORDS" = "16"
    Info (12134): Parameter "WRADDRESS_REG" = "INCLOCK"
    Info (12134): Parameter "WRADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "WRCONTROL_REG" = "INCLOCK"
    Info (12134): Parameter "WRCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "RDADDRESS_REG" = "OUTCLOCK"
    Info (12134): Parameter "RDADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "RDCONTROL_REG" = "UNREGISTERED"
    Info (12134): Parameter "RDCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "INDATA_REG" = "INCLOCK"
    Info (12134): Parameter "INDATA_ACLR" = "OFF"
    Info (12134): Parameter "OUTDATA_REG" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_ACLR" = "OFF"
    Info (12134): Parameter "LPM_FILE" = "UNUSED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "LUTRAM"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_rlo1.tdf
    Info (12023): Found entity 1: dpram_rlo1 File: D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/dpram_rlo1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 104
Info (12133): Instantiated megafunction "AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp|lpm_divide:Mod0" with the following parameter: File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/alt_u_div_sse.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wr_axil.buser[0]" is stuck at GND File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (13410): Pin "wr_axil.bresp[0]" is stuck at GND File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (13410): Pin "wr_axil.bresp[1]" is stuck at GND File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (13410): Pin "rd_axil.ruser[0]" is stuck at GND File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (13410): Pin "rd_axil.rresp[0]" is stuck at GND File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (13410): Pin "rd_axil.rresp[1]" is stuck at GND File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/output_files/AES_UART.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 61 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rd_axil.aruser[0]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.arprot[0]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.arprot[1]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.arprot[2]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[8]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[9]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[10]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[11]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[12]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[13]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[14]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[15]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[16]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[17]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[18]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[19]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[20]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[21]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[22]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[23]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[24]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[25]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[26]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[27]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[28]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[29]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[30]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "rd_axil.araddr[31]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 9
    Warning (15610): No output dependent on input pin "wr_axil.wuser[0]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.wstrb[0]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.wstrb[1]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.wstrb[2]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.wstrb[3]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awuser[0]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awprot[0]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awprot[1]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awprot[2]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[8]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[9]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[10]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[11]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[12]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[13]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[14]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[15]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[16]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[17]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[18]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[19]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[20]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[21]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[22]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[23]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[24]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[25]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[26]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[27]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[28]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[29]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[30]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
    Warning (15610): No output dependent on input pin "wr_axil.awaddr[31]" File: D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv Line: 8
Info (21057): Implemented 13606 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 117 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 13429 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 5035 megabytes
    Info: Processing ended: Tue Jan 13 02:28:52 2026
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/output_files/AES_UART.map.smsg.


