{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733007881564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733007881578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 00:04:41 2024 " "Processing started: Sun Dec 01 00:04:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733007881578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733007881578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733007881578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733007884664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733007884664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vladi/desktop/elec/architecture se/radar_2d_vlad/src/de10_lite_telemetre_us_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vladi/desktop/elec/architecture se/radar_2d_vlad/src/de10_lite_telemetre_us_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_Telemetre_us_Avalon-RTL " "Found design unit 1: DE10_Lite_Telemetre_us_Avalon-RTL" {  } { { "../src/DE10_Lite_Telemetre_us_Avalon.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/src/DE10_Lite_Telemetre_us_Avalon.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733007915859 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_Telemetre_us_Avalon " "Found entity 1: DE10_Lite_Telemetre_us_Avalon" {  } { { "../src/DE10_Lite_Telemetre_us_Avalon.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/src/DE10_Lite_Telemetre_us_Avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733007915859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733007915859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_computer.vhd 2 1 " "Using design file de10_lite_computer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_Computer-Behavioral " "Found design unit 1: DE10_Lite_Computer-Behavioral" {  } { { "de10_lite_computer.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/de10_lite_computer.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733007916199 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_Computer " "Found entity 1: DE10_Lite_Computer" {  } { { "de10_lite_computer.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/de10_lite_computer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733007916199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733007916199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite_Computer " "Elaborating entity \"DE10_Lite_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733007916209 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G_SENSOR_CS_N de10_lite_computer.vhd(31) " "VHDL Signal Declaration warning at de10_lite_computer.vhd(31): used implicit default value for signal \"G_SENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite_computer.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/de10_lite_computer.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733007916215 "|DE10_Lite_Computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G_SENSOR_SCLK de10_lite_computer.vhd(33) " "VHDL Signal Declaration warning at de10_lite_computer.vhd(33): used implicit default value for signal \"G_SENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite_computer.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/de10_lite_computer.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733007916215 "|DE10_Lite_Computer"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "The_System Computer_System " "Node instance \"The_System\" instantiates undefined entity \"Computer_System\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "de10_lite_computer.vhd" "The_System" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/de10_lite_computer.vhd" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1733007916277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733007916490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 01 00:05:16 2024 " "Processing ended: Sun Dec 01 00:05:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733007916490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733007916490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733007916490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733007916490 ""}
