@W: BN132 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_push_pipe[1:0] because it is equivalent to instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_push_pipe[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_wr_mem_adr[8:0] because it is equivalent to instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_push_pipe[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-a_rtl.vhd":46:6:46:7|Sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U2_TXQ.U1_CTL.s_txq_wdat[1] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Removing instance U1_CORE.U5_MEM.U1_MCTL.s_wb_stb because it is equivalent to instance U1_CORE.U4_MEM.U1_MCTL.s_wb_stb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":129:6:129:10|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":103:6:103:10|Blackbox pmi_distributed_dpram_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":152:3:152:8|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie.v":253:12:253:17|Blackbox x_pcie_core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":748:13:748:22|Blackbox PCSCLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v":92:9:92:17|Blackbox DCUA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":272:33:272:42|Blackbox pmi_fifo_dc_Z1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_cref\x_cref.v":14:12:14:23|Blackbox EXTREFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock x_pcie_phy|PCLK_by_2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.s_u1_clk_125.
@W: MT420 |Found inferred clock x_pcie_phy|PCLK_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.PCLK.
@W: MT420 |Found inferred clock x_cref|refclko_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_cref_inst.s_u1_refclk.
@W: MT420 |Found inferred clock x_pcie_pcs|tx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.tx_pclk.
@W: MT420 |Found inferred clock x_pcie_pcs|rx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_pclk.
