

================================================================
== Vitis HLS Report for 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s'
================================================================
* Date:           Sun Oct 19 15:32:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_cnn_2d_100s_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.103 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      53|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|      15|     103|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table_U  |sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |index_fu_91_p2         |         +|   0|  0|  20|          13|          10|
    |icmp_ln94_fu_119_p2    |      icmp|   0|  0|  10|           3|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state4        |        or|   0|  0|   2|           1|           1|
    |or_ln92_fu_139_p2      |        or|   0|  0|   2|           1|           1|
    |index_1_fu_145_p3      |    select|   0|  0|  10|           1|          10|
    |select_ln92_fu_131_p3  |    select|   0|  0|   2|           1|           2|
    |xor_ln92_fu_125_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  50|          22|          28|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  26|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |layer7_out_blk_n        |   9|          2|    1|          2|
    |layer8_out_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  53|         11|    4|         11|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |layer7_out_read_reg_171  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>|  return value|
|layer7_out_dout            |   in|   10|     ap_fifo|                                                     layer7_out|       pointer|
|layer7_out_num_data_valid  |   in|    2|     ap_fifo|                                                     layer7_out|       pointer|
|layer7_out_fifo_cap        |   in|    2|     ap_fifo|                                                     layer7_out|       pointer|
|layer7_out_empty_n         |   in|    1|     ap_fifo|                                                     layer7_out|       pointer|
|layer7_out_read            |  out|    1|     ap_fifo|                                                     layer7_out|       pointer|
|layer8_out_TDATA           |  out|   16|        axis|                                                     layer8_out|       pointer|
|layer8_out_TVALID          |  out|    1|        axis|                                                     layer8_out|       pointer|
|layer8_out_TREADY          |   in|    1|        axis|                                                     layer8_out|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%layer7_out_read = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %layer7_out" [firmware/nnet_utils/nnet_activation_stream.h:83]   --->   Operation 5 'read' 'layer7_out_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%data_round = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %layer7_out_read, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 6 'bitconcatenate' 'data_round' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i12 %data_round" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 7 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.80ns)   --->   "%index = add i13 %sext_ln90, i13 512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 8 'add' 'index' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%trunc_ln91 = trunc i13 %index" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 9 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %index, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index, i32 10, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 11 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln94 = icmp_ne  i3 %tmp_1, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 12 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%xor_ln92 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 13 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%select_ln92 = select i1 %xor_ln92, i10 1023, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 14 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%or_ln92 = or i1 %tmp, i1 %icmp_ln94" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 15 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.38ns) (out node of the LUT)   --->   "%index_1 = select i1 %or_ln92, i10 %select_ln92, i10 %trunc_ln91" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 16 'select' 'index_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %index_1" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 17 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln96" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 18 'getelementptr' 'sigmoid_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.23ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 19 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 20 [1/2] (1.23ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 20 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %sigmoid_table_load, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i14 %shl_ln" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 22 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %layer8_out, i16 %zext_ln99" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 23 'write' 'write_ln99' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer7_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %layer8_out, i16 %zext_ln99" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 26 'write' 'write_ln99' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [firmware/nnet_utils/nnet_activation_stream.h:101]   --->   Operation 27 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sigmoid_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer7_out_read    (read          ) [ 00100]
data_round         (bitconcatenate) [ 00000]
sext_ln90          (sext          ) [ 00000]
index              (add           ) [ 00000]
trunc_ln91         (trunc         ) [ 00000]
tmp                (bitselect     ) [ 00000]
tmp_1              (partselect    ) [ 00000]
icmp_ln94          (icmp          ) [ 00000]
xor_ln92           (xor           ) [ 00000]
select_ln92        (select        ) [ 00000]
or_ln92            (or            ) [ 00000]
index_1            (select        ) [ 00000]
zext_ln96          (zext          ) [ 00000]
sigmoid_table_addr (getelementptr ) [ 00010]
sigmoid_table_load (load          ) [ 00000]
shl_ln             (bitconcatenate) [ 00000]
zext_ln99          (zext          ) [ 00001]
specinterface_ln0  (specinterface ) [ 00000]
specinterface_ln0  (specinterface ) [ 00000]
write_ln99         (write         ) [ 00000]
ret_ln101          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer7_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer8_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="layer7_out_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="10" slack="0"/>
<pin id="57" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer7_out_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="sigmoid_table_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="10" slack="0"/>
<pin id="71" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_round_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="1"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="data_round/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sext_ln90_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="index_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="11" slack="0"/>
<pin id="94" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln91_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="13" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="13" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="0" index="3" bw="5" slack="0"/>
<pin id="114" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln94_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="xor_ln92_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="select_ln92_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="or_ln92_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="index_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="10" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln96_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln99_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="layer7_out_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="sigmoid_table_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="1"/>
<pin id="178" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="zext_ln99_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="91" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="91" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="91" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="123"><net_src comp="109" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="101" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="101" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="119" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="131" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="97" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="74" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="174"><net_src comp="54" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="179"><net_src comp="67" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer8_out | {4 }
	Port: sigmoid_table | {}
 - Input state : 
	Port: sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8> : layer7_out | {1 }
	Port: sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8> : layer8_out | {}
	Port: sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8> : sigmoid_table | {2 3 }
  - Chain level:
	State 1
	State 2
		sext_ln90 : 1
		index : 2
		trunc_ln91 : 3
		tmp : 3
		tmp_1 : 3
		icmp_ln94 : 4
		xor_ln92 : 4
		select_ln92 : 4
		or_ln92 : 5
		index_1 : 5
		zext_ln96 : 6
		sigmoid_table_addr : 7
		sigmoid_table_load : 8
	State 3
		shl_ln : 1
		zext_ln99 : 2
		write_ln99 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln92_fu_131     |    0    |    10   |
|          |       index_1_fu_145       |    0    |    10   |
|----------|----------------------------|---------|---------|
|    add   |         index_fu_91        |    0    |    19   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln94_fu_119      |    0    |    10   |
|----------|----------------------------|---------|---------|
|    xor   |       xor_ln92_fu_125      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln92_fu_139       |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | layer7_out_read_read_fu_54 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_60      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|      data_round_fu_80      |    0    |    0    |
|          |        shl_ln_fu_158       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |       sext_ln90_fu_87      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln91_fu_97      |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_101         |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_1_fu_109        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln96_fu_153      |    0    |    0    |
|          |      zext_ln99_fu_166      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    53   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  layer7_out_read_reg_171 |   10   |
|sigmoid_table_addr_reg_176|   10   |
|     zext_ln99_reg_181    |   16   |
+--------------------------+--------+
|           Total          |   36   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_60 |  p2  |   2  |  14  |   28   ||    9    |
| grp_access_fu_74 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   53   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   36   |   71   |
+-----------+--------+--------+--------+
