// Seed: 2108869131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8 = id_4;
  assign id_1 = (id_3) - 1 - id_5;
  wire id_9;
  assign id_6 = id_5 ? id_9 : id_6;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input wand id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output wire id_6,
    input supply0 id_7,
    input wire id_8,
    output logic id_9,
    output supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri id_17,
    output supply1 id_18
);
  assign id_18 = 1;
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21
  );
  initial id_9 <= 1;
endmodule
