
NRF24L01Receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ca8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  08003db4  08003db4  00013db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004374  08004374  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08004374  08004374  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004374  08004374  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004374  08004374  00014374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004378  08004378  00014378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800437c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000078  080043f4  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  080043f4  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009fec  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a0f  00000000  00000000  0002a08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0002baa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000928  00000000  00000000  0002c460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017250  00000000  00000000  0002cd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000096ef  00000000  00000000  00043fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083f98  00000000  00000000  0004d6c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d165f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b10  00000000  00000000  000d16b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d9c 	.word	0x08003d9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08003d9c 	.word	0x08003d9c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8000168:	4b0a      	ldr	r3, [pc, #40]	; (8000194 <NRF24_DelayMicroSeconds+0x38>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a0a      	ldr	r2, [pc, #40]	; (8000198 <NRF24_DelayMicroSeconds+0x3c>)
 800016e:	fba2 2303 	umull	r2, r3, r2, r3
 8000172:	0c9a      	lsrs	r2, r3, #18
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	fb02 f303 	mul.w	r3, r2, r3
 800017a:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 800017c:	bf00      	nop
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	1e5a      	subs	r2, r3, #1
 8000182:	60fa      	str	r2, [r7, #12]
 8000184:	2b00      	cmp	r3, #0
 8000186:	d1fa      	bne.n	800017e <NRF24_DelayMicroSeconds+0x22>
}
 8000188:	bf00      	nop
 800018a:	bf00      	nop
 800018c:	3714      	adds	r7, #20
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	20000008 	.word	0x20000008
 8000198:	165e9f81 	.word	0x165e9f81

0800019c <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d008      	beq.n	80001bc <NRF24_csn+0x20>
 80001aa:	4b0a      	ldr	r3, [pc, #40]	; (80001d4 <NRF24_csn+0x38>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a0a      	ldr	r2, [pc, #40]	; (80001d8 <NRF24_csn+0x3c>)
 80001b0:	8811      	ldrh	r1, [r2, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4618      	mov	r0, r3
 80001b6:	f001 fe2f 	bl	8001e18 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 80001ba:	e007      	b.n	80001cc <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <NRF24_csn+0x38>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a05      	ldr	r2, [pc, #20]	; (80001d8 <NRF24_csn+0x3c>)
 80001c2:	8811      	ldrh	r1, [r2, #0]
 80001c4:	2200      	movs	r2, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f001 fe26 	bl	8001e18 <HAL_GPIO_WritePin>
}
 80001cc:	bf00      	nop
 80001ce:	3708      	adds	r7, #8
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	200000a4 	.word	0x200000a4
 80001d8:	200000a8 	.word	0x200000a8

080001dc <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d008      	beq.n	80001fc <NRF24_ce+0x20>
 80001ea:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <NRF24_ce+0x38>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a0a      	ldr	r2, [pc, #40]	; (8000218 <NRF24_ce+0x3c>)
 80001f0:	8811      	ldrh	r1, [r2, #0]
 80001f2:	2201      	movs	r2, #1
 80001f4:	4618      	mov	r0, r3
 80001f6:	f001 fe0f 	bl	8001e18 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 80001fa:	e007      	b.n	800020c <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <NRF24_ce+0x38>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a05      	ldr	r2, [pc, #20]	; (8000218 <NRF24_ce+0x3c>)
 8000202:	8811      	ldrh	r1, [r2, #0]
 8000204:	2200      	movs	r2, #0
 8000206:	4618      	mov	r0, r3
 8000208:	f001 fe06 	bl	8001e18 <HAL_GPIO_WritePin>
}
 800020c:	bf00      	nop
 800020e:	3708      	adds	r7, #8
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}
 8000214:	200000a4 	.word	0x200000a4
 8000218:	200000aa 	.word	0x200000aa

0800021c <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b084      	sub	sp, #16
 8000220:	af00      	add	r7, sp, #0
 8000222:	4603      	mov	r3, r0
 8000224:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8000226:	2000      	movs	r0, #0
 8000228:	f7ff ffb8 	bl	800019c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800022c:	79fb      	ldrb	r3, [r7, #7]
 800022e:	f003 031f 	and.w	r3, r3, #31
 8000232:	b2db      	uxtb	r3, r3
 8000234:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000236:	f107 010c 	add.w	r1, r7, #12
 800023a:	2364      	movs	r3, #100	; 0x64
 800023c:	2201      	movs	r2, #1
 800023e:	480a      	ldr	r0, [pc, #40]	; (8000268 <NRF24_read_register+0x4c>)
 8000240:	f002 faa0 	bl	8002784 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8000244:	f107 030c 	add.w	r3, r7, #12
 8000248:	1c59      	adds	r1, r3, #1
 800024a:	2364      	movs	r3, #100	; 0x64
 800024c:	2201      	movs	r2, #1
 800024e:	4806      	ldr	r0, [pc, #24]	; (8000268 <NRF24_read_register+0x4c>)
 8000250:	f002 fbd4 	bl	80029fc <HAL_SPI_Receive>
	retData = spiBuf[1];
 8000254:	7b7b      	ldrb	r3, [r7, #13]
 8000256:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8000258:	2001      	movs	r0, #1
 800025a:	f7ff ff9f 	bl	800019c <NRF24_csn>
	return retData;
 800025e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000260:	4618      	mov	r0, r3
 8000262:	3710      	adds	r7, #16
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	200000ac 	.word	0x200000ac

0800026c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0
 8000272:	4603      	mov	r3, r0
 8000274:	6039      	str	r1, [r7, #0]
 8000276:	71fb      	strb	r3, [r7, #7]
 8000278:	4613      	mov	r3, r2
 800027a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800027c:	2000      	movs	r0, #0
 800027e:	f7ff ff8d 	bl	800019c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	f003 031f 	and.w	r3, r3, #31
 8000288:	b2db      	uxtb	r3, r3
 800028a:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800028c:	f107 010c 	add.w	r1, r7, #12
 8000290:	2364      	movs	r3, #100	; 0x64
 8000292:	2201      	movs	r2, #1
 8000294:	4808      	ldr	r0, [pc, #32]	; (80002b8 <NRF24_read_registerN+0x4c>)
 8000296:	f002 fa75 	bl	8002784 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800029a:	79bb      	ldrb	r3, [r7, #6]
 800029c:	b29a      	uxth	r2, r3
 800029e:	2364      	movs	r3, #100	; 0x64
 80002a0:	6839      	ldr	r1, [r7, #0]
 80002a2:	4805      	ldr	r0, [pc, #20]	; (80002b8 <NRF24_read_registerN+0x4c>)
 80002a4:	f002 fbaa 	bl	80029fc <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f7ff ff77 	bl	800019c <NRF24_csn>
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	200000ac 	.word	0x200000ac

080002bc <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	460a      	mov	r2, r1
 80002c6:	71fb      	strb	r3, [r7, #7]
 80002c8:	4613      	mov	r3, r2
 80002ca:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80002cc:	2000      	movs	r0, #0
 80002ce:	f7ff ff65 	bl	800019c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f043 0320 	orr.w	r3, r3, #32
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 80002dc:	79bb      	ldrb	r3, [r7, #6]
 80002de:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 80002e0:	f107 010c 	add.w	r1, r7, #12
 80002e4:	2364      	movs	r3, #100	; 0x64
 80002e6:	2202      	movs	r2, #2
 80002e8:	4804      	ldr	r0, [pc, #16]	; (80002fc <NRF24_write_register+0x40>)
 80002ea:	f002 fa4b 	bl	8002784 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80002ee:	2001      	movs	r0, #1
 80002f0:	f7ff ff54 	bl	800019c <NRF24_csn>
}
 80002f4:	bf00      	nop
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	200000ac 	.word	0x200000ac

08000300 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b084      	sub	sp, #16
 8000304:	af00      	add	r7, sp, #0
 8000306:	4603      	mov	r3, r0
 8000308:	6039      	str	r1, [r7, #0]
 800030a:	71fb      	strb	r3, [r7, #7]
 800030c:	4613      	mov	r3, r2
 800030e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000310:	2000      	movs	r0, #0
 8000312:	f7ff ff43 	bl	800019c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	f043 0320 	orr.w	r3, r3, #32
 800031c:	b2db      	uxtb	r3, r3
 800031e:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000320:	f107 010c 	add.w	r1, r7, #12
 8000324:	2364      	movs	r3, #100	; 0x64
 8000326:	2201      	movs	r2, #1
 8000328:	4808      	ldr	r0, [pc, #32]	; (800034c <NRF24_write_registerN+0x4c>)
 800032a:	f002 fa2b 	bl	8002784 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 800032e:	79bb      	ldrb	r3, [r7, #6]
 8000330:	b29a      	uxth	r2, r3
 8000332:	2364      	movs	r3, #100	; 0x64
 8000334:	6839      	ldr	r1, [r7, #0]
 8000336:	4805      	ldr	r0, [pc, #20]	; (800034c <NRF24_write_registerN+0x4c>)
 8000338:	f002 fa24 	bl	8002784 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800033c:	2001      	movs	r0, #1
 800033e:	f7ff ff2d 	bl	800019c <NRF24_csn>
}
 8000342:	bf00      	nop
 8000344:	3710      	adds	r7, #16
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	200000ac 	.word	0x200000ac

08000350 <NRF24_read_payload>:
	//Bring CSN high
	NRF24_csn(1);
}
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b084      	sub	sp, #16
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
 8000358:	460b      	mov	r3, r1
 800035a:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 800035c:	f000 fa08 	bl	8000770 <NRF24_getPayloadSize>
 8000360:	4603      	mov	r3, r0
 8000362:	461a      	mov	r2, r3
 8000364:	78fb      	ldrb	r3, [r7, #3]
 8000366:	4293      	cmp	r3, r2
 8000368:	d303      	bcc.n	8000372 <NRF24_read_payload+0x22>
 800036a:	f000 fa01 	bl	8000770 <NRF24_getPayloadSize>
 800036e:	4603      	mov	r3, r0
 8000370:	e000      	b.n	8000374 <NRF24_read_payload+0x24>
 8000372:	78fb      	ldrb	r3, [r7, #3]
 8000374:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8000376:	2000      	movs	r0, #0
 8000378:	f7ff ff10 	bl	800019c <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 800037c:	2361      	movs	r3, #97	; 0x61
 800037e:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 8000380:	f107 010e 	add.w	r1, r7, #14
 8000384:	2364      	movs	r3, #100	; 0x64
 8000386:	2201      	movs	r2, #1
 8000388:	4808      	ldr	r0, [pc, #32]	; (80003ac <NRF24_read_payload+0x5c>)
 800038a:	f002 f9fb 	bl	8002784 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 800038e:	7bfb      	ldrb	r3, [r7, #15]
 8000390:	b29a      	uxth	r2, r3
 8000392:	2364      	movs	r3, #100	; 0x64
 8000394:	6879      	ldr	r1, [r7, #4]
 8000396:	4805      	ldr	r0, [pc, #20]	; (80003ac <NRF24_read_payload+0x5c>)
 8000398:	f002 fb30 	bl	80029fc <HAL_SPI_Receive>
	NRF24_csn(1);
 800039c:	2001      	movs	r0, #1
 800039e:	f7ff fefd 	bl	800019c <NRF24_csn>
}
 80003a2:	bf00      	nop
 80003a4:	3710      	adds	r7, #16
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	200000ac 	.word	0x200000ac

080003b0 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 80003b4:	21ff      	movs	r1, #255	; 0xff
 80003b6:	20e1      	movs	r0, #225	; 0xe1
 80003b8:	f7ff ff80 	bl	80002bc <NRF24_write_register>
}
 80003bc:	bf00      	nop
 80003be:	bd80      	pop	{r7, pc}

080003c0 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80003c4:	21ff      	movs	r1, #255	; 0xff
 80003c6:	20e2      	movs	r0, #226	; 0xe2
 80003c8:	f7ff ff78 	bl	80002bc <NRF24_write_register>
}
 80003cc:	bf00      	nop
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80003d6:	2007      	movs	r0, #7
 80003d8:	f7ff ff20 	bl	800021c <NRF24_read_register>
 80003dc:	4603      	mov	r3, r0
 80003de:	71fb      	strb	r3, [r7, #7]
	return statReg;
 80003e0:	79fb      	ldrb	r3, [r7, #7]
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	3708      	adds	r7, #8
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
	...

080003ec <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 80003ec:	b082      	sub	sp, #8
 80003ee:	b580      	push	{r7, lr}
 80003f0:	b084      	sub	sp, #16
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	6078      	str	r0, [r7, #4]
 80003f6:	61fb      	str	r3, [r7, #28]
 80003f8:	460b      	mov	r3, r1
 80003fa:	807b      	strh	r3, [r7, #2]
 80003fc:	4613      	mov	r3, r2
 80003fe:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8000400:	4b66      	ldr	r3, [pc, #408]	; (800059c <NRF24_begin+0x1b0>)
 8000402:	4618      	mov	r0, r3
 8000404:	f107 031c 	add.w	r3, r7, #28
 8000408:	2258      	movs	r2, #88	; 0x58
 800040a:	4619      	mov	r1, r3
 800040c:	f003 f884 	bl	8003518 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8000410:	4a63      	ldr	r2, [pc, #396]	; (80005a0 <NRF24_begin+0x1b4>)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8000416:	4a63      	ldr	r2, [pc, #396]	; (80005a4 <NRF24_begin+0x1b8>)
 8000418:	887b      	ldrh	r3, [r7, #2]
 800041a:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 800041c:	4a62      	ldr	r2, [pc, #392]	; (80005a8 <NRF24_begin+0x1bc>)
 800041e:	883b      	ldrh	r3, [r7, #0]
 8000420:	8013      	strh	r3, [r2, #0]

	//Put pins to idle state
	NRF24_csn(1);
 8000422:	2001      	movs	r0, #1
 8000424:	f7ff feba 	bl	800019c <NRF24_csn>
	NRF24_ce(0);
 8000428:	2000      	movs	r0, #0
 800042a:	f7ff fed7 	bl	80001dc <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 800042e:	2005      	movs	r0, #5
 8000430:	f001 fa66 	bl	8001900 <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8000434:	2108      	movs	r1, #8
 8000436:	2000      	movs	r0, #0
 8000438:	f7ff ff40 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 800043c:	213f      	movs	r1, #63	; 0x3f
 800043e:	2001      	movs	r0, #1
 8000440:	f7ff ff3c 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8000444:	2103      	movs	r1, #3
 8000446:	2002      	movs	r0, #2
 8000448:	f7ff ff38 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 800044c:	2103      	movs	r1, #3
 800044e:	2003      	movs	r0, #3
 8000450:	f7ff ff34 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8000454:	2103      	movs	r1, #3
 8000456:	2004      	movs	r0, #4
 8000458:	f7ff ff30 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 800045c:	2102      	movs	r1, #2
 800045e:	2005      	movs	r0, #5
 8000460:	f7ff ff2c 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8000464:	210f      	movs	r1, #15
 8000466:	2006      	movs	r0, #6
 8000468:	f7ff ff28 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 800046c:	210e      	movs	r1, #14
 800046e:	2007      	movs	r0, #7
 8000470:	f7ff ff24 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8000474:	2100      	movs	r1, #0
 8000476:	2008      	movs	r0, #8
 8000478:	f7ff ff20 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 800047c:	2100      	movs	r1, #0
 800047e:	2009      	movs	r0, #9
 8000480:	f7ff ff1c 	bl	80002bc <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8000484:	23e7      	movs	r3, #231	; 0xe7
 8000486:	733b      	strb	r3, [r7, #12]
 8000488:	23e7      	movs	r3, #231	; 0xe7
 800048a:	72fb      	strb	r3, [r7, #11]
 800048c:	23e7      	movs	r3, #231	; 0xe7
 800048e:	72bb      	strb	r3, [r7, #10]
 8000490:	23e7      	movs	r3, #231	; 0xe7
 8000492:	727b      	strb	r3, [r7, #9]
 8000494:	23e7      	movs	r3, #231	; 0xe7
 8000496:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8000498:	f107 0308 	add.w	r3, r7, #8
 800049c:	2205      	movs	r2, #5
 800049e:	4619      	mov	r1, r3
 80004a0:	200a      	movs	r0, #10
 80004a2:	f7ff ff2d 	bl	8000300 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 80004a6:	23c2      	movs	r3, #194	; 0xc2
 80004a8:	733b      	strb	r3, [r7, #12]
 80004aa:	23c2      	movs	r3, #194	; 0xc2
 80004ac:	72fb      	strb	r3, [r7, #11]
 80004ae:	23c2      	movs	r3, #194	; 0xc2
 80004b0:	72bb      	strb	r3, [r7, #10]
 80004b2:	23c2      	movs	r3, #194	; 0xc2
 80004b4:	727b      	strb	r3, [r7, #9]
 80004b6:	23c2      	movs	r3, #194	; 0xc2
 80004b8:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 80004ba:	f107 0308 	add.w	r3, r7, #8
 80004be:	2205      	movs	r2, #5
 80004c0:	4619      	mov	r1, r3
 80004c2:	200b      	movs	r0, #11
 80004c4:	f7ff ff1c 	bl	8000300 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80004c8:	21c3      	movs	r1, #195	; 0xc3
 80004ca:	200c      	movs	r0, #12
 80004cc:	f7ff fef6 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80004d0:	21c4      	movs	r1, #196	; 0xc4
 80004d2:	200d      	movs	r0, #13
 80004d4:	f7ff fef2 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80004d8:	21c5      	movs	r1, #197	; 0xc5
 80004da:	200e      	movs	r0, #14
 80004dc:	f7ff feee 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80004e0:	21c6      	movs	r1, #198	; 0xc6
 80004e2:	200f      	movs	r0, #15
 80004e4:	f7ff feea 	bl	80002bc <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80004e8:	23e7      	movs	r3, #231	; 0xe7
 80004ea:	733b      	strb	r3, [r7, #12]
 80004ec:	23e7      	movs	r3, #231	; 0xe7
 80004ee:	72fb      	strb	r3, [r7, #11]
 80004f0:	23e7      	movs	r3, #231	; 0xe7
 80004f2:	72bb      	strb	r3, [r7, #10]
 80004f4:	23e7      	movs	r3, #231	; 0xe7
 80004f6:	727b      	strb	r3, [r7, #9]
 80004f8:	23e7      	movs	r3, #231	; 0xe7
 80004fa:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 80004fc:	f107 0308 	add.w	r3, r7, #8
 8000500:	2205      	movs	r2, #5
 8000502:	4619      	mov	r1, r3
 8000504:	2010      	movs	r0, #16
 8000506:	f7ff fefb 	bl	8000300 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800050a:	2100      	movs	r1, #0
 800050c:	2011      	movs	r0, #17
 800050e:	f7ff fed5 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8000512:	2100      	movs	r1, #0
 8000514:	2012      	movs	r0, #18
 8000516:	f7ff fed1 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800051a:	2100      	movs	r1, #0
 800051c:	2013      	movs	r0, #19
 800051e:	f7ff fecd 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8000522:	2100      	movs	r1, #0
 8000524:	2014      	movs	r0, #20
 8000526:	f7ff fec9 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800052a:	2100      	movs	r1, #0
 800052c:	2015      	movs	r0, #21
 800052e:	f7ff fec5 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8000532:	2100      	movs	r1, #0
 8000534:	2016      	movs	r0, #22
 8000536:	f7ff fec1 	bl	80002bc <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 800053a:	f000 fa47 	bl	80009cc <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 800053e:	2100      	movs	r1, #0
 8000540:	201c      	movs	r0, #28
 8000542:	f7ff febb 	bl	80002bc <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8000546:	2100      	movs	r1, #0
 8000548:	201d      	movs	r0, #29
 800054a:	f7ff feb7 	bl	80002bc <NRF24_write_register>
	printRadioSettings();
 800054e:	f000 fa57 	bl	8000a00 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8000552:	210f      	movs	r1, #15
 8000554:	200f      	movs	r0, #15
 8000556:	f000 f8c5 	bl	80006e4 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800055a:	2003      	movs	r0, #3
 800055c:	f000 f947 	bl	80007ee <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8000560:	2001      	movs	r0, #1
 8000562:	f000 f97d 	bl	8000860 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8000566:	2002      	movs	r0, #2
 8000568:	f000 f9c0 	bl	80008ec <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 800056c:	f000 f912 	bl	8000794 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8000570:	2020      	movs	r0, #32
 8000572:	f000 f8e7 	bl	8000744 <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 8000576:	f000 fa20 	bl	80009ba <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 800057a:	204c      	movs	r0, #76	; 0x4c
 800057c:	f000 f8cd 	bl	800071a <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8000580:	f7ff ff16 	bl	80003b0 <NRF24_flush_tx>
	NRF24_flush_rx();
 8000584:	f7ff ff1c 	bl	80003c0 <NRF24_flush_rx>

	NRF24_powerDown();
 8000588:	f000 f9d8 	bl	800093c <NRF24_powerDown>

}
 800058c:	bf00      	nop
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000596:	b002      	add	sp, #8
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	200000ac 	.word	0x200000ac
 80005a0:	200000a4 	.word	0x200000a4
 80005a4:	200000a8 	.word	0x200000a8
 80005a8:	200000aa 	.word	0x200000aa

080005ac <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 80005b0:	2000      	movs	r0, #0
 80005b2:	f7ff fe33 	bl	800021c <NRF24_read_register>
 80005b6:	4603      	mov	r3, r0
 80005b8:	f043 0303 	orr.w	r3, r3, #3
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	4619      	mov	r1, r3
 80005c0:	2000      	movs	r0, #0
 80005c2:	f7ff fe7b 	bl	80002bc <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 80005c6:	4b0b      	ldr	r3, [pc, #44]	; (80005f4 <NRF24_startListening+0x48>)
 80005c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005cc:	4313      	orrs	r3, r2
 80005ce:	d004      	beq.n	80005da <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 80005d0:	2205      	movs	r2, #5
 80005d2:	4908      	ldr	r1, [pc, #32]	; (80005f4 <NRF24_startListening+0x48>)
 80005d4:	200a      	movs	r0, #10
 80005d6:	f7ff fe93 	bl	8000300 <NRF24_write_registerN>

	//Flush buffers
	NRF24_flush_tx();
 80005da:	f7ff fee9 	bl	80003b0 <NRF24_flush_tx>
	NRF24_flush_rx();
 80005de:	f7ff feef 	bl	80003c0 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 80005e2:	2001      	movs	r0, #1
 80005e4:	f7ff fdfa 	bl	80001dc <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 80005e8:	2096      	movs	r0, #150	; 0x96
 80005ea:	f7ff fdb7 	bl	800015c <NRF24_DelayMicroSeconds>
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	20000098 	.word	0x20000098

080005f8 <NRF24_available>:
	NRF24_flush_tx();
	return retStatus;
}
//16. Check for available data to read
bool NRF24_available(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 80005fc:	2000      	movs	r0, #0
 80005fe:	f000 f9ac 	bl	800095a <NRF24_availablePipe>
 8000602:	4603      	mov	r3, r0
}
 8000604:	4618      	mov	r0, r3
 8000606:	bd80      	pop	{r7, pc}

08000608 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 8000614:	78fb      	ldrb	r3, [r7, #3]
 8000616:	4619      	mov	r1, r3
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff fe99 	bl	8000350 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 800061e:	2017      	movs	r0, #23
 8000620:	f7ff fdfc 	bl	800021c <NRF24_read_register>
 8000624:	4603      	mov	r3, r0
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 800062c:	f7ff fec8 	bl	80003c0 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8000630:	f000 f8a8 	bl	8000784 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 8000634:	7bfb      	ldrb	r3, [r7, #15]
 8000636:	2b00      	cmp	r3, #0
 8000638:	bf14      	ite	ne
 800063a:	2301      	movne	r3, #1
 800063c:	2300      	moveq	r3, #0
 800063e:	b2db      	uxtb	r3, r3
}
 8000640:	4618      	mov	r0, r3
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <NRF24_openReadingPipe>:
	const uint8_t max_payload_size = 32;
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
}
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	4601      	mov	r1, r0
 8000650:	e9c7 2300 	strd	r2, r3, [r7]
 8000654:	460b      	mov	r3, r1
 8000656:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d104      	bne.n	8000668 <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 800065e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000662:	491c      	ldr	r1, [pc, #112]	; (80006d4 <NRF24_openReadingPipe+0x8c>)
 8000664:	e9c1 2300 	strd	r2, r3, [r1]

	if(number <= 6)
 8000668:	7bfb      	ldrb	r3, [r7, #15]
 800066a:	2b06      	cmp	r3, #6
 800066c:	d82d      	bhi.n	80006ca <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	2b01      	cmp	r3, #1
 8000672:	d808      	bhi.n	8000686 <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8000674:	7bfb      	ldrb	r3, [r7, #15]
 8000676:	4a18      	ldr	r2, [pc, #96]	; (80006d8 <NRF24_openReadingPipe+0x90>)
 8000678:	5cd3      	ldrb	r3, [r2, r3]
 800067a:	4639      	mov	r1, r7
 800067c:	2205      	movs	r2, #5
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff fe3e 	bl	8000300 <NRF24_write_registerN>
 8000684:	e007      	b.n	8000696 <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	4a13      	ldr	r2, [pc, #76]	; (80006d8 <NRF24_openReadingPipe+0x90>)
 800068a:	5cd3      	ldrb	r3, [r2, r3]
 800068c:	4639      	mov	r1, r7
 800068e:	2201      	movs	r2, #1
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff fe35 	bl	8000300 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 8000696:	7bfb      	ldrb	r3, [r7, #15]
 8000698:	4a10      	ldr	r2, [pc, #64]	; (80006dc <NRF24_openReadingPipe+0x94>)
 800069a:	5cd3      	ldrb	r3, [r2, r3]
 800069c:	4a10      	ldr	r2, [pc, #64]	; (80006e0 <NRF24_openReadingPipe+0x98>)
 800069e:	7812      	ldrb	r2, [r2, #0]
 80006a0:	4611      	mov	r1, r2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f7ff fe0a 	bl	80002bc <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 80006a8:	2002      	movs	r0, #2
 80006aa:	f7ff fdb7 	bl	800021c <NRF24_read_register>
 80006ae:	4603      	mov	r3, r0
 80006b0:	b25a      	sxtb	r2, r3
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
 80006b4:	2101      	movs	r1, #1
 80006b6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ba:	b25b      	sxtb	r3, r3
 80006bc:	4313      	orrs	r3, r2
 80006be:	b25b      	sxtb	r3, r3
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	4619      	mov	r1, r3
 80006c4:	2002      	movs	r0, #2
 80006c6:	f7ff fdf9 	bl	80002bc <NRF24_write_register>
	}

}
 80006ca:	bf00      	nop
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000098 	.word	0x20000098
 80006d8:	08004318 	.word	0x08004318
 80006dc:	08004320 	.word	0x08004320
 80006e0:	200000a0 	.word	0x200000a0

080006e4 <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	460a      	mov	r2, r1
 80006ee:	71fb      	strb	r3, [r7, #7]
 80006f0:	4613      	mov	r3, r2
 80006f2:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	011b      	lsls	r3, r3, #4
 80006f8:	b25a      	sxtb	r2, r3
 80006fa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80006fe:	f003 030f 	and.w	r3, r3, #15
 8000702:	b25b      	sxtb	r3, r3
 8000704:	4313      	orrs	r3, r2
 8000706:	b25b      	sxtb	r3, r3
 8000708:	b2db      	uxtb	r3, r3
 800070a:	4619      	mov	r1, r3
 800070c:	2004      	movs	r0, #4
 800070e:	f7ff fdd5 	bl	80002bc <NRF24_write_register>
}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}

0800071a <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 800071a:	b580      	push	{r7, lr}
 800071c:	b084      	sub	sp, #16
 800071e:	af00      	add	r7, sp, #0
 8000720:	4603      	mov	r3, r0
 8000722:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8000724:	237f      	movs	r3, #127	; 0x7f
 8000726:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8000728:	7bfa      	ldrb	r2, [r7, #15]
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	4293      	cmp	r3, r2
 800072e:	bf28      	it	cs
 8000730:	4613      	movcs	r3, r2
 8000732:	b2db      	uxtb	r3, r3
 8000734:	4619      	mov	r1, r3
 8000736:	2005      	movs	r0, #5
 8000738:	f7ff fdc0 	bl	80002bc <NRF24_write_register>
}
 800073c:	bf00      	nop
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8000744:	b480      	push	{r7}
 8000746:	b085      	sub	sp, #20
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 800074e:	2320      	movs	r3, #32
 8000750:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8000752:	7bfa      	ldrb	r2, [r7, #15]
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	4293      	cmp	r3, r2
 8000758:	bf28      	it	cs
 800075a:	4613      	movcs	r3, r2
 800075c:	b2da      	uxtb	r2, r3
 800075e:	4b03      	ldr	r3, [pc, #12]	; (800076c <NRF24_setPayloadSize+0x28>)
 8000760:	701a      	strb	r2, [r3, #0]
}
 8000762:	bf00      	nop
 8000764:	3714      	adds	r7, #20
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr
 800076c:	200000a0 	.word	0x200000a0

08000770 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	return payload_size;
 8000774:	4b02      	ldr	r3, [pc, #8]	; (8000780 <NRF24_getPayloadSize+0x10>)
 8000776:	781b      	ldrb	r3, [r3, #0]
}
 8000778:	4618      	mov	r0, r3
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr
 8000780:	200000a0 	.word	0x200000a0

08000784 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8000788:	2060      	movs	r0, #96	; 0x60
 800078a:	f7ff fd47 	bl	800021c <NRF24_read_register>
 800078e:	4603      	mov	r3, r0
}
 8000790:	4618      	mov	r0, r3
 8000792:	bd80      	pop	{r7, pc}

08000794 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8000798:	201d      	movs	r0, #29
 800079a:	f7ff fd3f 	bl	800021c <NRF24_read_register>
 800079e:	4603      	mov	r3, r0
 80007a0:	f023 0304 	bic.w	r3, r3, #4
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	4619      	mov	r1, r3
 80007a8:	201d      	movs	r0, #29
 80007aa:	f7ff fd87 	bl	80002bc <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 80007ae:	2100      	movs	r1, #0
 80007b0:	201c      	movs	r0, #28
 80007b2:	f7ff fd83 	bl	80002bc <NRF24_write_register>
	dynamic_payloads_enabled = false;
 80007b6:	4b02      	ldr	r3, [pc, #8]	; (80007c0 <NRF24_disableDynamicPayloads+0x2c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200000a1 	.word	0x200000a1

080007c4 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	4603      	mov	r3, r0
 80007cc:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d004      	beq.n	80007de <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 80007d4:	213f      	movs	r1, #63	; 0x3f
 80007d6:	2001      	movs	r0, #1
 80007d8:	f7ff fd70 	bl	80002bc <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 80007dc:	e003      	b.n	80007e6 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 80007de:	2100      	movs	r1, #0
 80007e0:	2001      	movs	r0, #1
 80007e2:	f7ff fd6b 	bl	80002bc <NRF24_write_register>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b084      	sub	sp, #16
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80007f8:	2006      	movs	r0, #6
 80007fa:	f7ff fd0f 	bl	800021c <NRF24_read_register>
 80007fe:	4603      	mov	r3, r0
 8000800:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000802:	7bfb      	ldrb	r3, [r7, #15]
 8000804:	f023 0306 	bic.w	r3, r3, #6
 8000808:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	2b03      	cmp	r3, #3
 800080e:	d104      	bne.n	800081a <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000810:	7bfb      	ldrb	r3, [r7, #15]
 8000812:	f043 0306 	orr.w	r3, r3, #6
 8000816:	73fb      	strb	r3, [r7, #15]
 8000818:	e019      	b.n	800084e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	2b02      	cmp	r3, #2
 800081e:	d104      	bne.n	800082a <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	f043 0304 	orr.w	r3, r3, #4
 8000826:	73fb      	strb	r3, [r7, #15]
 8000828:	e011      	b.n	800084e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	2b01      	cmp	r3, #1
 800082e:	d104      	bne.n	800083a <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8000830:	7bfb      	ldrb	r3, [r7, #15]
 8000832:	f043 0302 	orr.w	r3, r3, #2
 8000836:	73fb      	strb	r3, [r7, #15]
 8000838:	e009      	b.n	800084e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d006      	beq.n	800084e <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	2b04      	cmp	r3, #4
 8000844:	d103      	bne.n	800084e <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000846:	7bfb      	ldrb	r3, [r7, #15]
 8000848:	f043 0306 	orr.w	r3, r3, #6
 800084c:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 800084e:	7bfb      	ldrb	r3, [r7, #15]
 8000850:	4619      	mov	r1, r3
 8000852:	2006      	movs	r0, #6
 8000854:	f7ff fd32 	bl	80002bc <NRF24_write_register>
}
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 800086a:	2300      	movs	r3, #0
 800086c:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800086e:	2006      	movs	r0, #6
 8000870:	f7ff fcd4 	bl	800021c <NRF24_read_register>
 8000874:	4603      	mov	r3, r0
 8000876:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8000878:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <NRF24_setDataRate+0x88>)
 800087a:	2200      	movs	r2, #0
 800087c:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 800087e:	7bbb      	ldrb	r3, [r7, #14]
 8000880:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8000884:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2b02      	cmp	r3, #2
 800088a:	d107      	bne.n	800089c <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 800088c:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <NRF24_setDataRate+0x88>)
 800088e:	2200      	movs	r2, #0
 8000890:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8000892:	7bbb      	ldrb	r3, [r7, #14]
 8000894:	f043 0320 	orr.w	r3, r3, #32
 8000898:	73bb      	strb	r3, [r7, #14]
 800089a:	e00d      	b.n	80008b8 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d107      	bne.n	80008b2 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 80008a2:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <NRF24_setDataRate+0x88>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 80008a8:	7bbb      	ldrb	r3, [r7, #14]
 80008aa:	f043 0308 	orr.w	r3, r3, #8
 80008ae:	73bb      	strb	r3, [r7, #14]
 80008b0:	e002      	b.n	80008b8 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 80008b2:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <NRF24_setDataRate+0x88>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	4619      	mov	r1, r3
 80008bc:	2006      	movs	r0, #6
 80008be:	f7ff fcfd 	bl	80002bc <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 80008c2:	2006      	movs	r0, #6
 80008c4:	f7ff fcaa 	bl	800021c <NRF24_read_register>
 80008c8:	4603      	mov	r3, r0
 80008ca:	461a      	mov	r2, r3
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d102      	bne.n	80008d8 <NRF24_setDataRate+0x78>
  {
    result = true;
 80008d2:	2301      	movs	r3, #1
 80008d4:	73fb      	strb	r3, [r7, #15]
 80008d6:	e002      	b.n	80008de <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 80008d8:	4b03      	ldr	r3, [pc, #12]	; (80008e8 <NRF24_setDataRate+0x88>)
 80008da:	2200      	movs	r2, #0
 80008dc:	701a      	strb	r2, [r3, #0]
  }

  return result;
 80008de:	7bfb      	ldrb	r3, [r7, #15]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3710      	adds	r7, #16
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	200000a2 	.word	0x200000a2

080008ec <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 80008f6:	2000      	movs	r0, #0
 80008f8:	f7ff fc90 	bl	800021c <NRF24_read_register>
 80008fc:	4603      	mov	r3, r0
 80008fe:	f023 030c 	bic.w	r3, r3, #12
 8000902:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d00f      	beq.n	800092a <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b01      	cmp	r3, #1
 800090e:	d104      	bne.n	800091a <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	f043 0308 	orr.w	r3, r3, #8
 8000916:	73fb      	strb	r3, [r7, #15]
 8000918:	e007      	b.n	800092a <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	f043 0308 	orr.w	r3, r3, #8
 8000920:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8000922:	7bfb      	ldrb	r3, [r7, #15]
 8000924:	f043 0304 	orr.w	r3, r3, #4
 8000928:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	4619      	mov	r1, r3
 800092e:	2000      	movs	r0, #0
 8000930:	f7ff fcc4 	bl	80002bc <NRF24_write_register>
}
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8000940:	2000      	movs	r0, #0
 8000942:	f7ff fc6b 	bl	800021c <NRF24_read_register>
 8000946:	4603      	mov	r3, r0
 8000948:	f023 0302 	bic.w	r3, r3, #2
 800094c:	b2db      	uxtb	r3, r3
 800094e:	4619      	mov	r1, r3
 8000950:	2000      	movs	r0, #0
 8000952:	f7ff fcb3 	bl	80002bc <NRF24_write_register>
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}

0800095a <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b084      	sub	sp, #16
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000962:	f7ff fd35 	bl	80003d0 <NRF24_get_status>
 8000966:	4603      	mov	r3, r0
 8000968:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 800096a:	7bfb      	ldrb	r3, [r7, #15]
 800096c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000970:	2b00      	cmp	r3, #0
 8000972:	bf14      	ite	ne
 8000974:	2301      	movne	r3, #1
 8000976:	2300      	moveq	r3, #0
 8000978:	73bb      	strb	r3, [r7, #14]

  if (result)
 800097a:	7bbb      	ldrb	r3, [r7, #14]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d017      	beq.n	80009b0 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d007      	beq.n	8000996 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8000986:	7bfb      	ldrb	r3, [r7, #15]
 8000988:	085b      	lsrs	r3, r3, #1
 800098a:	b2db      	uxtb	r3, r3
 800098c:	f003 0307 	and.w	r3, r3, #7
 8000990:	b2da      	uxtb	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8000996:	2140      	movs	r1, #64	; 0x40
 8000998:	2007      	movs	r0, #7
 800099a:	f7ff fc8f 	bl	80002bc <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 800099e:	7bfb      	ldrb	r3, [r7, #15]
 80009a0:	f003 0320 	and.w	r3, r3, #32
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d003      	beq.n	80009b0 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 80009a8:	2120      	movs	r1, #32
 80009aa:	2007      	movs	r0, #7
 80009ac:	f7ff fc86 	bl	80002bc <NRF24_write_register>
    }
  }
  return result;
 80009b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80009be:	2170      	movs	r1, #112	; 0x70
 80009c0:	2007      	movs	r0, #7
 80009c2:	f7ff fc7b 	bl	80002bc <NRF24_write_register>
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
	...

080009cc <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80009d2:	2000      	movs	r0, #0
 80009d4:	f7ff fbe2 	bl	800019c <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 80009d8:	2350      	movs	r3, #80	; 0x50
 80009da:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 80009dc:	2373      	movs	r3, #115	; 0x73
 80009de:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 80009e0:	1d39      	adds	r1, r7, #4
 80009e2:	2364      	movs	r3, #100	; 0x64
 80009e4:	2202      	movs	r2, #2
 80009e6:	4805      	ldr	r0, [pc, #20]	; (80009fc <NRF24_ACTIVATE_cmd+0x30>)
 80009e8:	f001 fecc 	bl	8002784 <HAL_SPI_Transmit>
	NRF24_csn(1);
 80009ec:	2001      	movs	r0, #1
 80009ee:	f7ff fbd5 	bl	800019c <NRF24_csn>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	200000ac 	.word	0x200000ac

08000a00 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8000a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a02:	b0a1      	sub	sp, #132	; 0x84
 8000a04:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8000a06:	f107 0308 	add.w	r3, r7, #8
 8000a0a:	49c3      	ldr	r1, [pc, #780]	; (8000d18 <printRadioSettings+0x318>)
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f002 fd99 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000a12:	f107 0308 	add.w	r3, r7, #8
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fb98 	bl	800014c <strlen>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	f107 0108 	add.w	r1, r7, #8
 8000a24:	230a      	movs	r3, #10
 8000a26:	48bd      	ldr	r0, [pc, #756]	; (8000d1c <printRadioSettings+0x31c>)
 8000a28:	f002 fbe1 	bl	80031ee <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	f7ff fbf5 	bl	800021c <NRF24_read_register>
 8000a32:	4603      	mov	r3, r0
 8000a34:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8000a38:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000a3c:	f003 0308 	and.w	r3, r3, #8
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d013      	beq.n	8000a6c <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8000a44:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000a48:	f003 0304 	and.w	r3, r3, #4
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d006      	beq.n	8000a5e <printRadioSettings+0x5e>
 8000a50:	f107 0308 	add.w	r3, r7, #8
 8000a54:	49b2      	ldr	r1, [pc, #712]	; (8000d20 <printRadioSettings+0x320>)
 8000a56:	4618      	mov	r0, r3
 8000a58:	f002 fd74 	bl	8003544 <siprintf>
 8000a5c:	e00c      	b.n	8000a78 <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8000a5e:	f107 0308 	add.w	r3, r7, #8
 8000a62:	49b0      	ldr	r1, [pc, #704]	; (8000d24 <printRadioSettings+0x324>)
 8000a64:	4618      	mov	r0, r3
 8000a66:	f002 fd6d 	bl	8003544 <siprintf>
 8000a6a:	e005      	b.n	8000a78 <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8000a6c:	f107 0308 	add.w	r3, r7, #8
 8000a70:	49ad      	ldr	r1, [pc, #692]	; (8000d28 <printRadioSettings+0x328>)
 8000a72:	4618      	mov	r0, r3
 8000a74:	f002 fd66 	bl	8003544 <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000a78:	f107 0308 	add.w	r3, r7, #8
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff fb65 	bl	800014c <strlen>
 8000a82:	4603      	mov	r3, r0
 8000a84:	b29a      	uxth	r2, r3
 8000a86:	f107 0108 	add.w	r1, r7, #8
 8000a8a:	230a      	movs	r3, #10
 8000a8c:	48a3      	ldr	r0, [pc, #652]	; (8000d1c <printRadioSettings+0x31c>)
 8000a8e:	f002 fbae 	bl	80031ee <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8000a92:	2001      	movs	r0, #1
 8000a94:	f7ff fbc2 	bl	800021c <NRF24_read_register>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000a9e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000aa2:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	bfcc      	ite	gt
 8000aaa:	2301      	movgt	r3, #1
 8000aac:	2300      	movle	r3, #0
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000ab2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ab6:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	bfcc      	ite	gt
 8000abe:	2301      	movgt	r3, #1
 8000ac0:	2300      	movle	r3, #0
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000ac6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000aca:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	bfcc      	ite	gt
 8000ad2:	2301      	movgt	r3, #1
 8000ad4:	2300      	movle	r3, #0
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000ada:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ade:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	bfcc      	ite	gt
 8000ae6:	2301      	movgt	r3, #1
 8000ae8:	2300      	movle	r3, #0
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000aee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000af2:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	bfcc      	ite	gt
 8000afa:	2301      	movgt	r3, #1
 8000afc:	2300      	movle	r3, #0
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b02:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b06:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	bfcc      	ite	gt
 8000b0e:	2301      	movgt	r3, #1
 8000b10:	2300      	movle	r3, #0
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	f107 0008 	add.w	r0, r7, #8
 8000b18:	9303      	str	r3, [sp, #12]
 8000b1a:	9402      	str	r4, [sp, #8]
 8000b1c:	9101      	str	r1, [sp, #4]
 8000b1e:	9200      	str	r2, [sp, #0]
 8000b20:	4633      	mov	r3, r6
 8000b22:	462a      	mov	r2, r5
 8000b24:	4981      	ldr	r1, [pc, #516]	; (8000d2c <printRadioSettings+0x32c>)
 8000b26:	f002 fd0d 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000b2a:	f107 0308 	add.w	r3, r7, #8
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff fb0c 	bl	800014c <strlen>
 8000b34:	4603      	mov	r3, r0
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	f107 0108 	add.w	r1, r7, #8
 8000b3c:	230a      	movs	r3, #10
 8000b3e:	4877      	ldr	r0, [pc, #476]	; (8000d1c <printRadioSettings+0x31c>)
 8000b40:	f002 fb55 	bl	80031ee <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8000b44:	2002      	movs	r0, #2
 8000b46:	f7ff fb69 	bl	800021c <NRF24_read_register>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b50:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b54:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	bfcc      	ite	gt
 8000b5c:	2301      	movgt	r3, #1
 8000b5e:	2300      	movle	r3, #0
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b64:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b68:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	bfcc      	ite	gt
 8000b70:	2301      	movgt	r3, #1
 8000b72:	2300      	movle	r3, #0
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b78:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b7c:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	bfcc      	ite	gt
 8000b84:	2301      	movgt	r3, #1
 8000b86:	2300      	movle	r3, #0
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000b8c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b90:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	bfcc      	ite	gt
 8000b98:	2301      	movgt	r3, #1
 8000b9a:	2300      	movle	r3, #0
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000ba0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ba4:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	bfcc      	ite	gt
 8000bac:	2301      	movgt	r3, #1
 8000bae:	2300      	movle	r3, #0
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000bb4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000bb8:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	bfcc      	ite	gt
 8000bc0:	2301      	movgt	r3, #1
 8000bc2:	2300      	movle	r3, #0
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	f107 0008 	add.w	r0, r7, #8
 8000bca:	9303      	str	r3, [sp, #12]
 8000bcc:	9402      	str	r4, [sp, #8]
 8000bce:	9101      	str	r1, [sp, #4]
 8000bd0:	9200      	str	r2, [sp, #0]
 8000bd2:	4633      	mov	r3, r6
 8000bd4:	462a      	mov	r2, r5
 8000bd6:	4956      	ldr	r1, [pc, #344]	; (8000d30 <printRadioSettings+0x330>)
 8000bd8:	f002 fcb4 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fab3 	bl	800014c <strlen>
 8000be6:	4603      	mov	r3, r0
 8000be8:	b29a      	uxth	r2, r3
 8000bea:	f107 0108 	add.w	r1, r7, #8
 8000bee:	230a      	movs	r3, #10
 8000bf0:	484a      	ldr	r0, [pc, #296]	; (8000d1c <printRadioSettings+0x31c>)
 8000bf2:	f002 fafc 	bl	80031ee <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8000bf6:	2003      	movs	r0, #3
 8000bf8:	f7ff fb10 	bl	800021c <NRF24_read_register>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	f003 0303 	and.w	r3, r3, #3
 8000c02:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 8000c06:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c0a:	3302      	adds	r3, #2
 8000c0c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8000c10:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000c14:	f107 0308 	add.w	r3, r7, #8
 8000c18:	4946      	ldr	r1, [pc, #280]	; (8000d34 <printRadioSettings+0x334>)
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f002 fc92 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000c20:	f107 0308 	add.w	r3, r7, #8
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fa91 	bl	800014c <strlen>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	b29a      	uxth	r2, r3
 8000c2e:	f107 0108 	add.w	r1, r7, #8
 8000c32:	230a      	movs	r3, #10
 8000c34:	4839      	ldr	r0, [pc, #228]	; (8000d1c <printRadioSettings+0x31c>)
 8000c36:	f002 fada 	bl	80031ee <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8000c3a:	2005      	movs	r0, #5
 8000c3c:	f7ff faee 	bl	800021c <NRF24_read_register>
 8000c40:	4603      	mov	r3, r0
 8000c42:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8000c46:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000c4e:	f107 0308 	add.w	r3, r7, #8
 8000c52:	4939      	ldr	r1, [pc, #228]	; (8000d38 <printRadioSettings+0x338>)
 8000c54:	4618      	mov	r0, r3
 8000c56:	f002 fc75 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000c5a:	f107 0308 	add.w	r3, r7, #8
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fa74 	bl	800014c <strlen>
 8000c64:	4603      	mov	r3, r0
 8000c66:	b29a      	uxth	r2, r3
 8000c68:	f107 0108 	add.w	r1, r7, #8
 8000c6c:	230a      	movs	r3, #10
 8000c6e:	482b      	ldr	r0, [pc, #172]	; (8000d1c <printRadioSettings+0x31c>)
 8000c70:	f002 fabd 	bl	80031ee <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8000c74:	2006      	movs	r0, #6
 8000c76:	f7ff fad1 	bl	800021c <NRF24_read_register>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8000c80:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c84:	f003 0308 	and.w	r3, r3, #8
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d006      	beq.n	8000c9a <printRadioSettings+0x29a>
 8000c8c:	f107 0308 	add.w	r3, r7, #8
 8000c90:	492a      	ldr	r1, [pc, #168]	; (8000d3c <printRadioSettings+0x33c>)
 8000c92:	4618      	mov	r0, r3
 8000c94:	f002 fc56 	bl	8003544 <siprintf>
 8000c98:	e005      	b.n	8000ca6 <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8000c9a:	f107 0308 	add.w	r3, r7, #8
 8000c9e:	4928      	ldr	r1, [pc, #160]	; (8000d40 <printRadioSettings+0x340>)
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f002 fc4f 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000ca6:	f107 0308 	add.w	r3, r7, #8
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff fa4e 	bl	800014c <strlen>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	f107 0108 	add.w	r1, r7, #8
 8000cb8:	230a      	movs	r3, #10
 8000cba:	4818      	ldr	r0, [pc, #96]	; (8000d1c <printRadioSettings+0x31c>)
 8000cbc:	f002 fa97 	bl	80031ee <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8000cc0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cc4:	f003 0306 	and.w	r3, r3, #6
 8000cc8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8000ccc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cd0:	085b      	lsrs	r3, r3, #1
 8000cd2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8000cd6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d106      	bne.n	8000cec <printRadioSettings+0x2ec>
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	4918      	ldr	r1, [pc, #96]	; (8000d44 <printRadioSettings+0x344>)
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f002 fc2d 	bl	8003544 <siprintf>
 8000cea:	e03b      	b.n	8000d64 <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8000cec:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d106      	bne.n	8000d02 <printRadioSettings+0x302>
 8000cf4:	f107 0308 	add.w	r3, r7, #8
 8000cf8:	4913      	ldr	r1, [pc, #76]	; (8000d48 <printRadioSettings+0x348>)
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f002 fc22 	bl	8003544 <siprintf>
 8000d00:	e030      	b.n	8000d64 <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8000d02:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d122      	bne.n	8000d50 <printRadioSettings+0x350>
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	490f      	ldr	r1, [pc, #60]	; (8000d4c <printRadioSettings+0x34c>)
 8000d10:	4618      	mov	r0, r3
 8000d12:	f002 fc17 	bl	8003544 <siprintf>
 8000d16:	e025      	b.n	8000d64 <printRadioSettings+0x364>
 8000d18:	08003db4 	.word	0x08003db4
 8000d1c:	20000104 	.word	0x20000104
 8000d20:	08003de8 	.word	0x08003de8
 8000d24:	08003e04 	.word	0x08003e04
 8000d28:	08003e20 	.word	0x08003e20
 8000d2c:	08003e34 	.word	0x08003e34
 8000d30:	08003e78 	.word	0x08003e78
 8000d34:	08003ec4 	.word	0x08003ec4
 8000d38:	08003ee0 	.word	0x08003ee0
 8000d3c:	08003ef4 	.word	0x08003ef4
 8000d40:	08003f0c 	.word	0x08003f0c
 8000d44:	08003f24 	.word	0x08003f24
 8000d48:	08003f38 	.word	0x08003f38
 8000d4c:	08003f4c 	.word	0x08003f4c
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8000d50:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d54:	2b03      	cmp	r3, #3
 8000d56:	d105      	bne.n	8000d64 <printRadioSettings+0x364>
 8000d58:	f107 0308 	add.w	r3, r7, #8
 8000d5c:	49d7      	ldr	r1, [pc, #860]	; (80010bc <printRadioSettings+0x6bc>)
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f002 fbf0 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000d64:	f107 0308 	add.w	r3, r7, #8
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff f9ef 	bl	800014c <strlen>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	f107 0108 	add.w	r1, r7, #8
 8000d76:	230a      	movs	r3, #10
 8000d78:	48d1      	ldr	r0, [pc, #836]	; (80010c0 <printRadioSettings+0x6c0>)
 8000d7a:	f002 fa38 	bl	80031ee <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8000d7e:	463b      	mov	r3, r7
 8000d80:	2205      	movs	r2, #5
 8000d82:	4619      	mov	r1, r3
 8000d84:	200a      	movs	r0, #10
 8000d86:	f7ff fa71 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000d8a:	793b      	ldrb	r3, [r7, #4]
 8000d8c:	461c      	mov	r4, r3
 8000d8e:	78fb      	ldrb	r3, [r7, #3]
 8000d90:	461d      	mov	r5, r3
 8000d92:	78bb      	ldrb	r3, [r7, #2]
 8000d94:	787a      	ldrb	r2, [r7, #1]
 8000d96:	7839      	ldrb	r1, [r7, #0]
 8000d98:	f107 0008 	add.w	r0, r7, #8
 8000d9c:	9102      	str	r1, [sp, #8]
 8000d9e:	9201      	str	r2, [sp, #4]
 8000da0:	9300      	str	r3, [sp, #0]
 8000da2:	462b      	mov	r3, r5
 8000da4:	4622      	mov	r2, r4
 8000da6:	49c7      	ldr	r1, [pc, #796]	; (80010c4 <printRadioSettings+0x6c4>)
 8000da8:	f002 fbcc 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000dac:	f107 0308 	add.w	r3, r7, #8
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff f9cb 	bl	800014c <strlen>
 8000db6:	4603      	mov	r3, r0
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	f107 0108 	add.w	r1, r7, #8
 8000dbe:	230a      	movs	r3, #10
 8000dc0:	48bf      	ldr	r0, [pc, #764]	; (80010c0 <printRadioSettings+0x6c0>)
 8000dc2:	f002 fa14 	bl	80031ee <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8000dc6:	463b      	mov	r3, r7
 8000dc8:	2205      	movs	r2, #5
 8000dca:	4619      	mov	r1, r3
 8000dcc:	200b      	movs	r0, #11
 8000dce:	f7ff fa4d 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000dd2:	793b      	ldrb	r3, [r7, #4]
 8000dd4:	461c      	mov	r4, r3
 8000dd6:	78fb      	ldrb	r3, [r7, #3]
 8000dd8:	461d      	mov	r5, r3
 8000dda:	78bb      	ldrb	r3, [r7, #2]
 8000ddc:	787a      	ldrb	r2, [r7, #1]
 8000dde:	7839      	ldrb	r1, [r7, #0]
 8000de0:	f107 0008 	add.w	r0, r7, #8
 8000de4:	9102      	str	r1, [sp, #8]
 8000de6:	9201      	str	r2, [sp, #4]
 8000de8:	9300      	str	r3, [sp, #0]
 8000dea:	462b      	mov	r3, r5
 8000dec:	4622      	mov	r2, r4
 8000dee:	49b6      	ldr	r1, [pc, #728]	; (80010c8 <printRadioSettings+0x6c8>)
 8000df0:	f002 fba8 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000df4:	f107 0308 	add.w	r3, r7, #8
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff f9a7 	bl	800014c <strlen>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	f107 0108 	add.w	r1, r7, #8
 8000e06:	230a      	movs	r3, #10
 8000e08:	48ad      	ldr	r0, [pc, #692]	; (80010c0 <printRadioSettings+0x6c0>)
 8000e0a:	f002 f9f0 	bl	80031ee <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8000e0e:	463b      	mov	r3, r7
 8000e10:	2201      	movs	r2, #1
 8000e12:	4619      	mov	r1, r3
 8000e14:	200c      	movs	r0, #12
 8000e16:	f7ff fa29 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000e1a:	783b      	ldrb	r3, [r7, #0]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	49aa      	ldr	r1, [pc, #680]	; (80010cc <printRadioSettings+0x6cc>)
 8000e24:	4618      	mov	r0, r3
 8000e26:	f002 fb8d 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e2a:	f107 0308 	add.w	r3, r7, #8
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff f98c 	bl	800014c <strlen>
 8000e34:	4603      	mov	r3, r0
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	f107 0108 	add.w	r1, r7, #8
 8000e3c:	230a      	movs	r3, #10
 8000e3e:	48a0      	ldr	r0, [pc, #640]	; (80010c0 <printRadioSettings+0x6c0>)
 8000e40:	f002 f9d5 	bl	80031ee <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8000e44:	463b      	mov	r3, r7
 8000e46:	2201      	movs	r2, #1
 8000e48:	4619      	mov	r1, r3
 8000e4a:	200d      	movs	r0, #13
 8000e4c:	f7ff fa0e 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000e50:	783b      	ldrb	r3, [r7, #0]
 8000e52:	461a      	mov	r2, r3
 8000e54:	f107 0308 	add.w	r3, r7, #8
 8000e58:	499d      	ldr	r1, [pc, #628]	; (80010d0 <printRadioSettings+0x6d0>)
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f002 fb72 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e60:	f107 0308 	add.w	r3, r7, #8
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff f971 	bl	800014c <strlen>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	f107 0108 	add.w	r1, r7, #8
 8000e72:	230a      	movs	r3, #10
 8000e74:	4892      	ldr	r0, [pc, #584]	; (80010c0 <printRadioSettings+0x6c0>)
 8000e76:	f002 f9ba 	bl	80031ee <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	4619      	mov	r1, r3
 8000e80:	200e      	movs	r0, #14
 8000e82:	f7ff f9f3 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000e86:	783b      	ldrb	r3, [r7, #0]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	f107 0308 	add.w	r3, r7, #8
 8000e8e:	4991      	ldr	r1, [pc, #580]	; (80010d4 <printRadioSettings+0x6d4>)
 8000e90:	4618      	mov	r0, r3
 8000e92:	f002 fb57 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff f956 	bl	800014c <strlen>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	f107 0108 	add.w	r1, r7, #8
 8000ea8:	230a      	movs	r3, #10
 8000eaa:	4885      	ldr	r0, [pc, #532]	; (80010c0 <printRadioSettings+0x6c0>)
 8000eac:	f002 f99f 	bl	80031ee <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8000eb0:	463b      	mov	r3, r7
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	200f      	movs	r0, #15
 8000eb8:	f7ff f9d8 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8000ebc:	783b      	ldrb	r3, [r7, #0]
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	f107 0308 	add.w	r3, r7, #8
 8000ec4:	4984      	ldr	r1, [pc, #528]	; (80010d8 <printRadioSettings+0x6d8>)
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f002 fb3c 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000ecc:	f107 0308 	add.w	r3, r7, #8
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff f93b 	bl	800014c <strlen>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	f107 0108 	add.w	r1, r7, #8
 8000ede:	230a      	movs	r3, #10
 8000ee0:	4877      	ldr	r0, [pc, #476]	; (80010c0 <printRadioSettings+0x6c0>)
 8000ee2:	f002 f984 	bl	80031ee <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2205      	movs	r2, #5
 8000eea:	4619      	mov	r1, r3
 8000eec:	2010      	movs	r0, #16
 8000eee:	f7ff f9bd 	bl	800026c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000ef2:	793b      	ldrb	r3, [r7, #4]
 8000ef4:	461c      	mov	r4, r3
 8000ef6:	78fb      	ldrb	r3, [r7, #3]
 8000ef8:	461d      	mov	r5, r3
 8000efa:	78bb      	ldrb	r3, [r7, #2]
 8000efc:	787a      	ldrb	r2, [r7, #1]
 8000efe:	7839      	ldrb	r1, [r7, #0]
 8000f00:	f107 0008 	add.w	r0, r7, #8
 8000f04:	9102      	str	r1, [sp, #8]
 8000f06:	9201      	str	r2, [sp, #4]
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	462b      	mov	r3, r5
 8000f0c:	4622      	mov	r2, r4
 8000f0e:	4973      	ldr	r1, [pc, #460]	; (80010dc <printRadioSettings+0x6dc>)
 8000f10:	f002 fb18 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000f14:	f107 0308 	add.w	r3, r7, #8
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff f917 	bl	800014c <strlen>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	f107 0108 	add.w	r1, r7, #8
 8000f26:	230a      	movs	r3, #10
 8000f28:	4865      	ldr	r0, [pc, #404]	; (80010c0 <printRadioSettings+0x6c0>)
 8000f2a:	f002 f960 	bl	80031ee <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8000f2e:	2011      	movs	r0, #17
 8000f30:	f7ff f974 	bl	800021c <NRF24_read_register>
 8000f34:	4603      	mov	r3, r0
 8000f36:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8000f3a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	4966      	ldr	r1, [pc, #408]	; (80010e0 <printRadioSettings+0x6e0>)
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f002 fafb 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000f4e:	f107 0308 	add.w	r3, r7, #8
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff f8fa 	bl	800014c <strlen>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	f107 0108 	add.w	r1, r7, #8
 8000f60:	230a      	movs	r3, #10
 8000f62:	4857      	ldr	r0, [pc, #348]	; (80010c0 <printRadioSettings+0x6c0>)
 8000f64:	f002 f943 	bl	80031ee <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 8000f68:	2012      	movs	r0, #18
 8000f6a:	f7ff f957 	bl	800021c <NRF24_read_register>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8000f74:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f78:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000f7c:	f107 0308 	add.w	r3, r7, #8
 8000f80:	4958      	ldr	r1, [pc, #352]	; (80010e4 <printRadioSettings+0x6e4>)
 8000f82:	4618      	mov	r0, r3
 8000f84:	f002 fade 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000f88:	f107 0308 	add.w	r3, r7, #8
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff f8dd 	bl	800014c <strlen>
 8000f92:	4603      	mov	r3, r0
 8000f94:	b29a      	uxth	r2, r3
 8000f96:	f107 0108 	add.w	r1, r7, #8
 8000f9a:	230a      	movs	r3, #10
 8000f9c:	4848      	ldr	r0, [pc, #288]	; (80010c0 <printRadioSettings+0x6c0>)
 8000f9e:	f002 f926 	bl	80031ee <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 8000fa2:	2013      	movs	r0, #19
 8000fa4:	f7ff f93a 	bl	800021c <NRF24_read_register>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8000fae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000fb6:	f107 0308 	add.w	r3, r7, #8
 8000fba:	494b      	ldr	r1, [pc, #300]	; (80010e8 <printRadioSettings+0x6e8>)
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f002 fac1 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000fc2:	f107 0308 	add.w	r3, r7, #8
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff f8c0 	bl	800014c <strlen>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	f107 0108 	add.w	r1, r7, #8
 8000fd4:	230a      	movs	r3, #10
 8000fd6:	483a      	ldr	r0, [pc, #232]	; (80010c0 <printRadioSettings+0x6c0>)
 8000fd8:	f002 f909 	bl	80031ee <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 8000fdc:	2014      	movs	r0, #20
 8000fde:	f7ff f91d 	bl	800021c <NRF24_read_register>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8000fe8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000fec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000ff0:	f107 0308 	add.w	r3, r7, #8
 8000ff4:	493d      	ldr	r1, [pc, #244]	; (80010ec <printRadioSettings+0x6ec>)
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f002 faa4 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000ffc:	f107 0308 	add.w	r3, r7, #8
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff f8a3 	bl	800014c <strlen>
 8001006:	4603      	mov	r3, r0
 8001008:	b29a      	uxth	r2, r3
 800100a:	f107 0108 	add.w	r1, r7, #8
 800100e:	230a      	movs	r3, #10
 8001010:	482b      	ldr	r0, [pc, #172]	; (80010c0 <printRadioSettings+0x6c0>)
 8001012:	f002 f8ec 	bl	80031ee <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 8001016:	2015      	movs	r0, #21
 8001018:	f7ff f900 	bl	800021c <NRF24_read_register>
 800101c:	4603      	mov	r3, r0
 800101e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001022:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001026:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800102a:	f107 0308 	add.w	r3, r7, #8
 800102e:	4930      	ldr	r1, [pc, #192]	; (80010f0 <printRadioSettings+0x6f0>)
 8001030:	4618      	mov	r0, r3
 8001032:	f002 fa87 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff f886 	bl	800014c <strlen>
 8001040:	4603      	mov	r3, r0
 8001042:	b29a      	uxth	r2, r3
 8001044:	f107 0108 	add.w	r1, r7, #8
 8001048:	230a      	movs	r3, #10
 800104a:	481d      	ldr	r0, [pc, #116]	; (80010c0 <printRadioSettings+0x6c0>)
 800104c:	f002 f8cf 	bl	80031ee <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 8001050:	2016      	movs	r0, #22
 8001052:	f7ff f8e3 	bl	800021c <NRF24_read_register>
 8001056:	4603      	mov	r3, r0
 8001058:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800105c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001060:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001064:	f107 0308 	add.w	r3, r7, #8
 8001068:	4922      	ldr	r1, [pc, #136]	; (80010f4 <printRadioSettings+0x6f4>)
 800106a:	4618      	mov	r0, r3
 800106c:	f002 fa6a 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001070:	f107 0308 	add.w	r3, r7, #8
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff f869 	bl	800014c <strlen>
 800107a:	4603      	mov	r3, r0
 800107c:	b29a      	uxth	r2, r3
 800107e:	f107 0108 	add.w	r1, r7, #8
 8001082:	230a      	movs	r3, #10
 8001084:	480e      	ldr	r0, [pc, #56]	; (80010c0 <printRadioSettings+0x6c0>)
 8001086:	f002 f8b2 	bl	80031ee <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 800108a:	201c      	movs	r0, #28
 800108c:	f7ff f8c6 	bl	800021c <NRF24_read_register>
 8001090:	4603      	mov	r3, r0
 8001092:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001096:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800109a:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800109e:	2b00      	cmp	r3, #0
 80010a0:	bfcc      	ite	gt
 80010a2:	2301      	movgt	r3, #1
 80010a4:	2300      	movle	r3, #0
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80010aa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80010ae:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	bfcc      	ite	gt
 80010b6:	2301      	movgt	r3, #1
 80010b8:	2300      	movle	r3, #0
 80010ba:	e01d      	b.n	80010f8 <printRadioSettings+0x6f8>
 80010bc:	08003f60 	.word	0x08003f60
 80010c0:	20000104 	.word	0x20000104
 80010c4:	08003f74 	.word	0x08003f74
 80010c8:	08003fa4 	.word	0x08003fa4
 80010cc:	08003fd4 	.word	0x08003fd4
 80010d0:	08003ffc 	.word	0x08003ffc
 80010d4:	08004024 	.word	0x08004024
 80010d8:	0800404c 	.word	0x0800404c
 80010dc:	08004074 	.word	0x08004074
 80010e0:	080040a0 	.word	0x080040a0
 80010e4:	080040bc 	.word	0x080040bc
 80010e8:	080040d8 	.word	0x080040d8
 80010ec:	080040f4 	.word	0x080040f4
 80010f0:	08004110 	.word	0x08004110
 80010f4:	0800412c 	.word	0x0800412c
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80010fc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001100:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001104:	2b00      	cmp	r3, #0
 8001106:	bfcc      	ite	gt
 8001108:	2301      	movgt	r3, #1
 800110a:	2300      	movle	r3, #0
 800110c:	b2db      	uxtb	r3, r3
 800110e:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001110:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001114:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001118:	2b00      	cmp	r3, #0
 800111a:	bfcc      	ite	gt
 800111c:	2301      	movgt	r3, #1
 800111e:	2300      	movle	r3, #0
 8001120:	b2db      	uxtb	r3, r3
 8001122:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001124:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001128:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800112c:	2b00      	cmp	r3, #0
 800112e:	bfcc      	ite	gt
 8001130:	2301      	movgt	r3, #1
 8001132:	2300      	movle	r3, #0
 8001134:	b2db      	uxtb	r3, r3
 8001136:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001138:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800113c:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001140:	2b00      	cmp	r3, #0
 8001142:	bfcc      	ite	gt
 8001144:	2301      	movgt	r3, #1
 8001146:	2300      	movle	r3, #0
 8001148:	b2db      	uxtb	r3, r3
 800114a:	f107 0008 	add.w	r0, r7, #8
 800114e:	9303      	str	r3, [sp, #12]
 8001150:	9402      	str	r4, [sp, #8]
 8001152:	9101      	str	r1, [sp, #4]
 8001154:	9200      	str	r2, [sp, #0]
 8001156:	4633      	mov	r3, r6
 8001158:	462a      	mov	r2, r5
 800115a:	4936      	ldr	r1, [pc, #216]	; (8001234 <printRadioSettings+0x834>)
 800115c:	f002 f9f2 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001160:	f107 0308 	add.w	r3, r7, #8
 8001164:	4618      	mov	r0, r3
 8001166:	f7fe fff1 	bl	800014c <strlen>
 800116a:	4603      	mov	r3, r0
 800116c:	b29a      	uxth	r2, r3
 800116e:	f107 0108 	add.w	r1, r7, #8
 8001172:	230a      	movs	r3, #10
 8001174:	4830      	ldr	r0, [pc, #192]	; (8001238 <printRadioSettings+0x838>)
 8001176:	f002 f83a 	bl	80031ee <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 800117a:	201d      	movs	r0, #29
 800117c:	f7ff f84e 	bl	800021c <NRF24_read_register>
 8001180:	4603      	mov	r3, r0
 8001182:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8001186:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	2b00      	cmp	r3, #0
 8001190:	d006      	beq.n	80011a0 <printRadioSettings+0x7a0>
 8001192:	f107 0308 	add.w	r3, r7, #8
 8001196:	4929      	ldr	r1, [pc, #164]	; (800123c <printRadioSettings+0x83c>)
 8001198:	4618      	mov	r0, r3
 800119a:	f002 f9d3 	bl	8003544 <siprintf>
 800119e:	e005      	b.n	80011ac <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	4926      	ldr	r1, [pc, #152]	; (8001240 <printRadioSettings+0x840>)
 80011a6:	4618      	mov	r0, r3
 80011a8:	f002 f9cc 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80011ac:	f107 0308 	add.w	r3, r7, #8
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7fe ffcb 	bl	800014c <strlen>
 80011b6:	4603      	mov	r3, r0
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	f107 0108 	add.w	r1, r7, #8
 80011be:	230a      	movs	r3, #10
 80011c0:	481d      	ldr	r0, [pc, #116]	; (8001238 <printRadioSettings+0x838>)
 80011c2:	f002 f814 	bl	80031ee <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80011c6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d006      	beq.n	80011e0 <printRadioSettings+0x7e0>
 80011d2:	f107 0308 	add.w	r3, r7, #8
 80011d6:	491b      	ldr	r1, [pc, #108]	; (8001244 <printRadioSettings+0x844>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f002 f9b3 	bl	8003544 <siprintf>
 80011de:	e005      	b.n	80011ec <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 80011e0:	f107 0308 	add.w	r3, r7, #8
 80011e4:	4918      	ldr	r1, [pc, #96]	; (8001248 <printRadioSettings+0x848>)
 80011e6:	4618      	mov	r0, r3
 80011e8:	f002 f9ac 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7fe ffab 	bl	800014c <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	f107 0108 	add.w	r1, r7, #8
 80011fe:	230a      	movs	r3, #10
 8001200:	480d      	ldr	r0, [pc, #52]	; (8001238 <printRadioSettings+0x838>)
 8001202:	f001 fff4 	bl	80031ee <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001206:	f107 0308 	add.w	r3, r7, #8
 800120a:	4910      	ldr	r1, [pc, #64]	; (800124c <printRadioSettings+0x84c>)
 800120c:	4618      	mov	r0, r3
 800120e:	f002 f999 	bl	8003544 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	4618      	mov	r0, r3
 8001218:	f7fe ff98 	bl	800014c <strlen>
 800121c:	4603      	mov	r3, r0
 800121e:	b29a      	uxth	r2, r3
 8001220:	f107 0108 	add.w	r1, r7, #8
 8001224:	230a      	movs	r3, #10
 8001226:	4804      	ldr	r0, [pc, #16]	; (8001238 <printRadioSettings+0x838>)
 8001228:	f001 ffe1 	bl	80031ee <HAL_UART_Transmit>
}
 800122c:	bf00      	nop
 800122e:	3774      	adds	r7, #116	; 0x74
 8001230:	46bd      	mov	sp, r7
 8001232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001234:	08004148 	.word	0x08004148
 8001238:	20000104 	.word	0x20000104
 800123c:	08004194 	.word	0x08004194
 8001240:	080041ac 	.word	0x080041ac
 8001244:	080041c4 	.word	0x080041c4
 8001248:	080041e0 	.word	0x080041e0
 800124c:	08003db4 	.word	0x08003db4

08001250 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8001250:	b084      	sub	sp, #16
 8001252:	b580      	push	{r7, lr}
 8001254:	af00      	add	r7, sp, #0
 8001256:	f107 0c08 	add.w	ip, r7, #8
 800125a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 800125e:	4b07      	ldr	r3, [pc, #28]	; (800127c <nrf24_DebugUART_Init+0x2c>)
 8001260:	4618      	mov	r0, r3
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	2244      	movs	r2, #68	; 0x44
 8001268:	4619      	mov	r1, r3
 800126a:	f002 f955 	bl	8003518 <memcpy>
}
 800126e:	bf00      	nop
 8001270:	46bd      	mov	sp, r7
 8001272:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001276:	b004      	add	sp, #16
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	20000104 	.word	0x20000104

08001280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001282:	b097      	sub	sp, #92	; 0x5c
 8001284:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001286:	f000 fad9 	bl	800183c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800128a:	f000 f86d 	bl	8001368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800128e:	f000 f911 	bl	80014b4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001292:	f000 f8af 	bl	80013f4 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001296:	f000 f8e3 	bl	8001460 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  /***********NRF Ayarlari****************/
  NRF24_begin(CE_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 800129a:	4c2c      	ldr	r4, [pc, #176]	; (800134c <main+0xcc>)
 800129c:	4668      	mov	r0, sp
 800129e:	1d23      	adds	r3, r4, #4
 80012a0:	2254      	movs	r2, #84	; 0x54
 80012a2:	4619      	mov	r1, r3
 80012a4:	f002 f938 	bl	8003518 <memcpy>
 80012a8:	6823      	ldr	r3, [r4, #0]
 80012aa:	2210      	movs	r2, #16
 80012ac:	2108      	movs	r1, #8
 80012ae:	4828      	ldr	r0, [pc, #160]	; (8001350 <main+0xd0>)
 80012b0:	f7ff f89c 	bl	80003ec <NRF24_begin>
  nrf24_DebugUART_Init(huart3);
 80012b4:	4e27      	ldr	r6, [pc, #156]	; (8001354 <main+0xd4>)
 80012b6:	466d      	mov	r5, sp
 80012b8:	f106 0410 	add.w	r4, r6, #16
 80012bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012c8:	6823      	ldr	r3, [r4, #0]
 80012ca:	602b      	str	r3, [r5, #0]
 80012cc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80012d0:	f7ff ffbe 	bl	8001250 <nrf24_DebugUART_Init>
  NRF24_setAutoAck(false);
 80012d4:	2000      	movs	r0, #0
 80012d6:	f7ff fa75 	bl	80007c4 <NRF24_setAutoAck>
  NRF24_setChannel(34);
 80012da:	2022      	movs	r0, #34	; 0x22
 80012dc:	f7ff fa1d 	bl	800071a <NRF24_setChannel>
  NRF24_openReadingPipe(1, RxpipeAddrs);
 80012e0:	4b1d      	ldr	r3, [pc, #116]	; (8001358 <main+0xd8>)
 80012e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e6:	2001      	movs	r0, #1
 80012e8:	f7ff f9ae 	bl	8000648 <NRF24_openReadingPipe>
  NRF24_startListening();
 80012ec:	f7ff f95e 	bl	80005ac <NRF24_startListening>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(NRF24_available())
 80012f0:	f7ff f982 	bl	80005f8 <NRF24_available>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d01c      	beq.n	8001334 <main+0xb4>
	{
		if (NRF24_read(RxData, 32))
 80012fa:	2120      	movs	r1, #32
 80012fc:	4817      	ldr	r0, [pc, #92]	; (800135c <main+0xdc>)
 80012fe:	f7ff f983 	bl	8000608 <NRF24_read>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d015      	beq.n	8001334 <main+0xb4>
		{
			//HAL_UART_Transmit(&huart3, (uint8_t *)RxData, 32, 10);
			HAL_UART_Transmit(&huart3, (uint8_t *)RxData, 32, 20);
 8001308:	2314      	movs	r3, #20
 800130a:	2220      	movs	r2, #32
 800130c:	4913      	ldr	r1, [pc, #76]	; (800135c <main+0xdc>)
 800130e:	4811      	ldr	r0, [pc, #68]	; (8001354 <main+0xd4>)
 8001310:	f001 ff6d 	bl	80031ee <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart3, (uint8_t *)"Veri Geliyor\r\n", 32, 20);
 8001314:	2314      	movs	r3, #20
 8001316:	2220      	movs	r2, #32
 8001318:	4911      	ldr	r1, [pc, #68]	; (8001360 <main+0xe0>)
 800131a:	480e      	ldr	r0, [pc, #56]	; (8001354 <main+0xd4>)
 800131c:	f001 ff67 	bl	80031ee <HAL_UART_Transmit>
			HAL_GPIO_WritePin(led_debug_GPIO_Port, led_debug_Pin, 0);
 8001320:	2200      	movs	r2, #0
 8001322:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001326:	480f      	ldr	r0, [pc, #60]	; (8001364 <main+0xe4>)
 8001328:	f000 fd76 	bl	8001e18 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 800132c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001330:	f000 fae6 	bl	8001900 <HAL_Delay>
		}
	}
	HAL_GPIO_WritePin(led_debug_GPIO_Port, led_debug_Pin, 1);
 8001334:	2201      	movs	r2, #1
 8001336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800133a:	480a      	ldr	r0, [pc, #40]	; (8001364 <main+0xe4>)
 800133c:	f000 fd6c 	bl	8001e18 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8001340:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001344:	f000 fadc 	bl	8001900 <HAL_Delay>
	if(NRF24_available())
 8001348:	e7d2      	b.n	80012f0 <main+0x70>
 800134a:	bf00      	nop
 800134c:	20000198 	.word	0x20000198
 8001350:	40010800 	.word	0x40010800
 8001354:	20000154 	.word	0x20000154
 8001358:	20000000 	.word	0x20000000
 800135c:	200001f0 	.word	0x200001f0
 8001360:	080042f8 	.word	0x080042f8
 8001364:	40011000 	.word	0x40011000

08001368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b090      	sub	sp, #64	; 0x40
 800136c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136e:	f107 0318 	add.w	r3, r7, #24
 8001372:	2228      	movs	r2, #40	; 0x28
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f002 f8dc 	bl	8003534 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800137c:	1d3b      	adds	r3, r7, #4
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
 8001388:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800138a:	2301      	movs	r3, #1
 800138c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800138e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001392:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001398:	2301      	movs	r3, #1
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139c:	2302      	movs	r3, #2
 800139e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80013aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ac:	f107 0318 	add.w	r3, r7, #24
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fd49 	bl	8001e48 <HAL_RCC_OscConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80013bc:	f000 f8e6 	bl	800158c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013c0:	230f      	movs	r3, #15
 80013c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c4:	2302      	movs	r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2102      	movs	r1, #2
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 ffb4 	bl	8002348 <HAL_RCC_ClockConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013e6:	f000 f8d1 	bl	800158c <Error_Handler>
  }
}
 80013ea:	bf00      	nop
 80013ec:	3740      	adds	r7, #64	; 0x40
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013f8:	4b17      	ldr	r3, [pc, #92]	; (8001458 <MX_SPI1_Init+0x64>)
 80013fa:	4a18      	ldr	r2, [pc, #96]	; (800145c <MX_SPI1_Init+0x68>)
 80013fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013fe:	4b16      	ldr	r3, [pc, #88]	; (8001458 <MX_SPI1_Init+0x64>)
 8001400:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001404:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001406:	4b14      	ldr	r3, [pc, #80]	; (8001458 <MX_SPI1_Init+0x64>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <MX_SPI1_Init+0x64>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001412:	4b11      	ldr	r3, [pc, #68]	; (8001458 <MX_SPI1_Init+0x64>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001418:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <MX_SPI1_Init+0x64>)
 800141a:	2200      	movs	r2, #0
 800141c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800141e:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <MX_SPI1_Init+0x64>)
 8001420:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001424:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001426:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <MX_SPI1_Init+0x64>)
 8001428:	2220      	movs	r2, #32
 800142a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800142c:	4b0a      	ldr	r3, [pc, #40]	; (8001458 <MX_SPI1_Init+0x64>)
 800142e:	2200      	movs	r2, #0
 8001430:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001432:	4b09      	ldr	r3, [pc, #36]	; (8001458 <MX_SPI1_Init+0x64>)
 8001434:	2200      	movs	r2, #0
 8001436:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001438:	4b07      	ldr	r3, [pc, #28]	; (8001458 <MX_SPI1_Init+0x64>)
 800143a:	2200      	movs	r2, #0
 800143c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800143e:	4b06      	ldr	r3, [pc, #24]	; (8001458 <MX_SPI1_Init+0x64>)
 8001440:	220a      	movs	r2, #10
 8001442:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001444:	4804      	ldr	r0, [pc, #16]	; (8001458 <MX_SPI1_Init+0x64>)
 8001446:	f001 f919 	bl	800267c <HAL_SPI_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001450:	f000 f89c 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000198 	.word	0x20000198
 800145c:	40013000 	.word	0x40013000

08001460 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 8001466:	4a12      	ldr	r2, [pc, #72]	; (80014b0 <MX_USART3_UART_Init+0x50>)
 8001468:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 800146c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001470:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001472:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001478:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 8001486:	220c      	movs	r2, #12
 8001488:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148a:	4b08      	ldr	r3, [pc, #32]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001496:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_USART3_UART_Init+0x4c>)
 8001498:	f001 fe5c 	bl	8003154 <HAL_UART_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014a2:	f000 f873 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000154 	.word	0x20000154
 80014b0:	40004800 	.word	0x40004800

080014b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b088      	sub	sp, #32
 80014b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ba:	f107 0310 	add.w	r3, r7, #16
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c8:	4b2d      	ldr	r3, [pc, #180]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a2c      	ldr	r2, [pc, #176]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014ce:	f043 0310 	orr.w	r3, r3, #16
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b2a      	ldr	r3, [pc, #168]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0310 	and.w	r3, r3, #16
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014e0:	4b27      	ldr	r3, [pc, #156]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a26      	ldr	r2, [pc, #152]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014e6:	f043 0320 	orr.w	r3, r3, #32
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b24      	ldr	r3, [pc, #144]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0320 	and.w	r3, r3, #32
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a20      	ldr	r2, [pc, #128]	; (8001580 <MX_GPIO_Init+0xcc>)
 80014fe:	f043 0304 	orr.w	r3, r3, #4
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <MX_GPIO_Init+0xcc>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001510:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <MX_GPIO_Init+0xcc>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a1a      	ldr	r2, [pc, #104]	; (8001580 <MX_GPIO_Init+0xcc>)
 8001516:	f043 0308 	orr.w	r3, r3, #8
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	4b18      	ldr	r3, [pc, #96]	; (8001580 <MX_GPIO_Init+0xcc>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f003 0308 	and.w	r3, r3, #8
 8001524:	603b      	str	r3, [r7, #0]
 8001526:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_debug_GPIO_Port, led_debug_Pin, GPIO_PIN_RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800152e:	4815      	ldr	r0, [pc, #84]	; (8001584 <MX_GPIO_Init+0xd0>)
 8001530:	f000 fc72 	bl	8001e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 8001534:	2200      	movs	r2, #0
 8001536:	2118      	movs	r1, #24
 8001538:	4813      	ldr	r0, [pc, #76]	; (8001588 <MX_GPIO_Init+0xd4>)
 800153a:	f000 fc6d 	bl	8001e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_debug_Pin */
  GPIO_InitStruct.Pin = led_debug_Pin;
 800153e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001542:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001544:	2301      	movs	r3, #1
 8001546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2302      	movs	r3, #2
 800154e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_debug_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0310 	add.w	r3, r7, #16
 8001554:	4619      	mov	r1, r3
 8001556:	480b      	ldr	r0, [pc, #44]	; (8001584 <MX_GPIO_Init+0xd0>)
 8001558:	f000 fada 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 800155c:	2318      	movs	r3, #24
 800155e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001560:	2301      	movs	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2302      	movs	r3, #2
 800156a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	4619      	mov	r1, r3
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <MX_GPIO_Init+0xd4>)
 8001574:	f000 facc 	bl	8001b10 <HAL_GPIO_Init>

}
 8001578:	bf00      	nop
 800157a:	3720      	adds	r7, #32
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40021000 	.word	0x40021000
 8001584:	40011000 	.word	0x40011000
 8001588:	40010800 	.word	0x40010800

0800158c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001590:	b672      	cpsid	i
}
 8001592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001594:	e7fe      	b.n	8001594 <Error_Handler+0x8>
	...

08001598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <HAL_MspInit+0x5c>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <HAL_MspInit+0x5c>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6193      	str	r3, [r2, #24]
 80015aa:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <HAL_MspInit+0x5c>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <HAL_MspInit+0x5c>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	4a0e      	ldr	r2, [pc, #56]	; (80015f4 <HAL_MspInit+0x5c>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c0:	61d3      	str	r3, [r2, #28]
 80015c2:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <HAL_MspInit+0x5c>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015ce:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <HAL_MspInit+0x60>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <HAL_MspInit+0x60>)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ea:	bf00      	nop
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40010000 	.word	0x40010000

080015fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0310 	add.w	r3, r7, #16
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <HAL_SPI_MspInit+0x88>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d12f      	bne.n	800167c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800161c:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <HAL_SPI_MspInit+0x8c>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a19      	ldr	r2, [pc, #100]	; (8001688 <HAL_SPI_MspInit+0x8c>)
 8001622:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001626:	6193      	str	r3, [r2, #24]
 8001628:	4b17      	ldr	r3, [pc, #92]	; (8001688 <HAL_SPI_MspInit+0x8c>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001634:	4b14      	ldr	r3, [pc, #80]	; (8001688 <HAL_SPI_MspInit+0x8c>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	4a13      	ldr	r2, [pc, #76]	; (8001688 <HAL_SPI_MspInit+0x8c>)
 800163a:	f043 0304 	orr.w	r3, r3, #4
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b11      	ldr	r3, [pc, #68]	; (8001688 <HAL_SPI_MspInit+0x8c>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	f003 0304 	and.w	r3, r3, #4
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800164c:	23a0      	movs	r3, #160	; 0xa0
 800164e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	4619      	mov	r1, r3
 800165e:	480b      	ldr	r0, [pc, #44]	; (800168c <HAL_SPI_MspInit+0x90>)
 8001660:	f000 fa56 	bl	8001b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001664:	2340      	movs	r3, #64	; 0x40
 8001666:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001670:	f107 0310 	add.w	r3, r7, #16
 8001674:	4619      	mov	r1, r3
 8001676:	4805      	ldr	r0, [pc, #20]	; (800168c <HAL_SPI_MspInit+0x90>)
 8001678:	f000 fa4a 	bl	8001b10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800167c:	bf00      	nop
 800167e:	3720      	adds	r7, #32
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40013000 	.word	0x40013000
 8001688:	40021000 	.word	0x40021000
 800168c:	40010800 	.word	0x40010800

08001690 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a1c      	ldr	r2, [pc, #112]	; (800171c <HAL_UART_MspInit+0x8c>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d131      	bne.n	8001714 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80016b0:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <HAL_UART_MspInit+0x90>)
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	4a1a      	ldr	r2, [pc, #104]	; (8001720 <HAL_UART_MspInit+0x90>)
 80016b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016ba:	61d3      	str	r3, [r2, #28]
 80016bc:	4b18      	ldr	r3, [pc, #96]	; (8001720 <HAL_UART_MspInit+0x90>)
 80016be:	69db      	ldr	r3, [r3, #28]
 80016c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c8:	4b15      	ldr	r3, [pc, #84]	; (8001720 <HAL_UART_MspInit+0x90>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a14      	ldr	r2, [pc, #80]	; (8001720 <HAL_UART_MspInit+0x90>)
 80016ce:	f043 0308 	orr.w	r3, r3, #8
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_UART_MspInit+0x90>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0308 	and.w	r3, r3, #8
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ea:	2303      	movs	r3, #3
 80016ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f107 0310 	add.w	r3, r7, #16
 80016f2:	4619      	mov	r1, r3
 80016f4:	480b      	ldr	r0, [pc, #44]	; (8001724 <HAL_UART_MspInit+0x94>)
 80016f6:	f000 fa0b 	bl	8001b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80016fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	4619      	mov	r1, r3
 800170e:	4805      	ldr	r0, [pc, #20]	; (8001724 <HAL_UART_MspInit+0x94>)
 8001710:	f000 f9fe 	bl	8001b10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001714:	bf00      	nop
 8001716:	3720      	adds	r7, #32
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40004800 	.word	0x40004800
 8001720:	40021000 	.word	0x40021000
 8001724:	40010c00 	.word	0x40010c00

08001728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800172c:	e7fe      	b.n	800172c <NMI_Handler+0x4>

0800172e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001732:	e7fe      	b.n	8001732 <HardFault_Handler+0x4>

08001734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <MemManage_Handler+0x4>

0800173a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800173e:	e7fe      	b.n	800173e <BusFault_Handler+0x4>

08001740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <UsageFault_Handler+0x4>

08001746 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr

08001752 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr

0800175e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr

0800176a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800176e:	f000 f8ab 	bl	80018c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001780:	4a14      	ldr	r2, [pc, #80]	; (80017d4 <_sbrk+0x5c>)
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <_sbrk+0x60>)
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800178c:	4b13      	ldr	r3, [pc, #76]	; (80017dc <_sbrk+0x64>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d102      	bne.n	800179a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001794:	4b11      	ldr	r3, [pc, #68]	; (80017dc <_sbrk+0x64>)
 8001796:	4a12      	ldr	r2, [pc, #72]	; (80017e0 <_sbrk+0x68>)
 8001798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800179a:	4b10      	ldr	r3, [pc, #64]	; (80017dc <_sbrk+0x64>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4413      	add	r3, r2
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d207      	bcs.n	80017b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a8:	f001 fe8c 	bl	80034c4 <__errno>
 80017ac:	4603      	mov	r3, r0
 80017ae:	220c      	movs	r2, #12
 80017b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017b2:	f04f 33ff 	mov.w	r3, #4294967295
 80017b6:	e009      	b.n	80017cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b8:	4b08      	ldr	r3, [pc, #32]	; (80017dc <_sbrk+0x64>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017be:	4b07      	ldr	r3, [pc, #28]	; (80017dc <_sbrk+0x64>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	4a05      	ldr	r2, [pc, #20]	; (80017dc <_sbrk+0x64>)
 80017c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ca:	68fb      	ldr	r3, [r7, #12]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20005000 	.word	0x20005000
 80017d8:	00000400 	.word	0x00000400
 80017dc:	20000148 	.word	0x20000148
 80017e0:	20000238 	.word	0x20000238

080017e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017f0:	480c      	ldr	r0, [pc, #48]	; (8001824 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017f2:	490d      	ldr	r1, [pc, #52]	; (8001828 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017f4:	4a0d      	ldr	r2, [pc, #52]	; (800182c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017f8:	e002      	b.n	8001800 <LoopCopyDataInit>

080017fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017fe:	3304      	adds	r3, #4

08001800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001804:	d3f9      	bcc.n	80017fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001806:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001808:	4c0a      	ldr	r4, [pc, #40]	; (8001834 <LoopFillZerobss+0x22>)
  movs r3, #0
 800180a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800180c:	e001      	b.n	8001812 <LoopFillZerobss>

0800180e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800180e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001810:	3204      	adds	r2, #4

08001812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001814:	d3fb      	bcc.n	800180e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001816:	f7ff ffe5 	bl	80017e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800181a:	f001 fe59 	bl	80034d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800181e:	f7ff fd2f 	bl	8001280 <main>
  bx lr
 8001822:	4770      	bx	lr
  ldr r0, =_sdata
 8001824:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001828:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800182c:	0800437c 	.word	0x0800437c
  ldr r2, =_sbss
 8001830:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001834:	20000238 	.word	0x20000238

08001838 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001838:	e7fe      	b.n	8001838 <ADC1_2_IRQHandler>
	...

0800183c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_Init+0x28>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a07      	ldr	r2, [pc, #28]	; (8001864 <HAL_Init+0x28>)
 8001846:	f043 0310 	orr.w	r3, r3, #16
 800184a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800184c:	2003      	movs	r0, #3
 800184e:	f000 f92b 	bl	8001aa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001852:	200f      	movs	r0, #15
 8001854:	f000 f808 	bl	8001868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001858:	f7ff fe9e 	bl	8001598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40022000 	.word	0x40022000

08001868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <HAL_InitTick+0x54>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_InitTick+0x58>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800187e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001882:	fbb2 f3f3 	udiv	r3, r2, r3
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f935 	bl	8001af6 <HAL_SYSTICK_Config>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e00e      	b.n	80018b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b0f      	cmp	r3, #15
 800189a:	d80a      	bhi.n	80018b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800189c:	2200      	movs	r2, #0
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295
 80018a4:	f000 f90b 	bl	8001abe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018a8:	4a06      	ldr	r2, [pc, #24]	; (80018c4 <HAL_InitTick+0x5c>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e000      	b.n	80018b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000008 	.word	0x20000008
 80018c0:	20000010 	.word	0x20000010
 80018c4:	2000000c 	.word	0x2000000c

080018c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018cc:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <HAL_IncTick+0x1c>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	461a      	mov	r2, r3
 80018d2:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <HAL_IncTick+0x20>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4413      	add	r3, r2
 80018d8:	4a03      	ldr	r2, [pc, #12]	; (80018e8 <HAL_IncTick+0x20>)
 80018da:	6013      	str	r3, [r2, #0]
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	20000010 	.word	0x20000010
 80018e8:	20000224 	.word	0x20000224

080018ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return uwTick;
 80018f0:	4b02      	ldr	r3, [pc, #8]	; (80018fc <HAL_GetTick+0x10>)
 80018f2:	681b      	ldr	r3, [r3, #0]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	20000224 	.word	0x20000224

08001900 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001908:	f7ff fff0 	bl	80018ec <HAL_GetTick>
 800190c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001918:	d005      	beq.n	8001926 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800191a:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <HAL_Delay+0x44>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	4413      	add	r3, r2
 8001924:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001926:	bf00      	nop
 8001928:	f7ff ffe0 	bl	80018ec <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	68fa      	ldr	r2, [r7, #12]
 8001934:	429a      	cmp	r2, r3
 8001936:	d8f7      	bhi.n	8001928 <HAL_Delay+0x28>
  {
  }
}
 8001938:	bf00      	nop
 800193a:	bf00      	nop
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000010 	.word	0x20000010

08001948 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <__NVIC_SetPriorityGrouping+0x44>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001964:	4013      	ands	r3, r2
 8001966:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001970:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800197a:	4a04      	ldr	r2, [pc, #16]	; (800198c <__NVIC_SetPriorityGrouping+0x44>)
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	60d3      	str	r3, [r2, #12]
}
 8001980:	bf00      	nop
 8001982:	3714      	adds	r7, #20
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001994:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	0a1b      	lsrs	r3, r3, #8
 800199a:	f003 0307 	and.w	r3, r3, #7
}
 800199e:	4618      	mov	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	6039      	str	r1, [r7, #0]
 80019b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	db0a      	blt.n	80019d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	490c      	ldr	r1, [pc, #48]	; (80019f8 <__NVIC_SetPriority+0x4c>)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	0112      	lsls	r2, r2, #4
 80019cc:	b2d2      	uxtb	r2, r2
 80019ce:	440b      	add	r3, r1
 80019d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019d4:	e00a      	b.n	80019ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	4908      	ldr	r1, [pc, #32]	; (80019fc <__NVIC_SetPriority+0x50>)
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	3b04      	subs	r3, #4
 80019e4:	0112      	lsls	r2, r2, #4
 80019e6:	b2d2      	uxtb	r2, r2
 80019e8:	440b      	add	r3, r1
 80019ea:	761a      	strb	r2, [r3, #24]
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	e000e100 	.word	0xe000e100
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b089      	sub	sp, #36	; 0x24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f1c3 0307 	rsb	r3, r3, #7
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	bf28      	it	cs
 8001a1e:	2304      	movcs	r3, #4
 8001a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3304      	adds	r3, #4
 8001a26:	2b06      	cmp	r3, #6
 8001a28:	d902      	bls.n	8001a30 <NVIC_EncodePriority+0x30>
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	3b03      	subs	r3, #3
 8001a2e:	e000      	b.n	8001a32 <NVIC_EncodePriority+0x32>
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	f04f 32ff 	mov.w	r2, #4294967295
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43da      	mvns	r2, r3
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	401a      	ands	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a52:	43d9      	mvns	r1, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	4313      	orrs	r3, r2
         );
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3724      	adds	r7, #36	; 0x24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a74:	d301      	bcc.n	8001a7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a76:	2301      	movs	r3, #1
 8001a78:	e00f      	b.n	8001a9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a7a:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <SysTick_Config+0x40>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a82:	210f      	movs	r1, #15
 8001a84:	f04f 30ff 	mov.w	r0, #4294967295
 8001a88:	f7ff ff90 	bl	80019ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <SysTick_Config+0x40>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <SysTick_Config+0x40>)
 8001a94:	2207      	movs	r2, #7
 8001a96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	e000e010 	.word	0xe000e010

08001aa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff ff49 	bl	8001948 <__NVIC_SetPriorityGrouping>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b086      	sub	sp, #24
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]
 8001aca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ad0:	f7ff ff5e 	bl	8001990 <__NVIC_GetPriorityGrouping>
 8001ad4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	6978      	ldr	r0, [r7, #20]
 8001adc:	f7ff ff90 	bl	8001a00 <NVIC_EncodePriority>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae6:	4611      	mov	r1, r2
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff5f 	bl	80019ac <__NVIC_SetPriority>
}
 8001aee:	bf00      	nop
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff ffb0 	bl	8001a64 <SysTick_Config>
 8001b04:	4603      	mov	r3, r0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b08b      	sub	sp, #44	; 0x2c
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b22:	e169      	b.n	8001df8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b24:	2201      	movs	r2, #1
 8001b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	69fa      	ldr	r2, [r7, #28]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	f040 8158 	bne.w	8001df2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	4a9a      	ldr	r2, [pc, #616]	; (8001db0 <HAL_GPIO_Init+0x2a0>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d05e      	beq.n	8001c0a <HAL_GPIO_Init+0xfa>
 8001b4c:	4a98      	ldr	r2, [pc, #608]	; (8001db0 <HAL_GPIO_Init+0x2a0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d875      	bhi.n	8001c3e <HAL_GPIO_Init+0x12e>
 8001b52:	4a98      	ldr	r2, [pc, #608]	; (8001db4 <HAL_GPIO_Init+0x2a4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d058      	beq.n	8001c0a <HAL_GPIO_Init+0xfa>
 8001b58:	4a96      	ldr	r2, [pc, #600]	; (8001db4 <HAL_GPIO_Init+0x2a4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d86f      	bhi.n	8001c3e <HAL_GPIO_Init+0x12e>
 8001b5e:	4a96      	ldr	r2, [pc, #600]	; (8001db8 <HAL_GPIO_Init+0x2a8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d052      	beq.n	8001c0a <HAL_GPIO_Init+0xfa>
 8001b64:	4a94      	ldr	r2, [pc, #592]	; (8001db8 <HAL_GPIO_Init+0x2a8>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d869      	bhi.n	8001c3e <HAL_GPIO_Init+0x12e>
 8001b6a:	4a94      	ldr	r2, [pc, #592]	; (8001dbc <HAL_GPIO_Init+0x2ac>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d04c      	beq.n	8001c0a <HAL_GPIO_Init+0xfa>
 8001b70:	4a92      	ldr	r2, [pc, #584]	; (8001dbc <HAL_GPIO_Init+0x2ac>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d863      	bhi.n	8001c3e <HAL_GPIO_Init+0x12e>
 8001b76:	4a92      	ldr	r2, [pc, #584]	; (8001dc0 <HAL_GPIO_Init+0x2b0>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d046      	beq.n	8001c0a <HAL_GPIO_Init+0xfa>
 8001b7c:	4a90      	ldr	r2, [pc, #576]	; (8001dc0 <HAL_GPIO_Init+0x2b0>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d85d      	bhi.n	8001c3e <HAL_GPIO_Init+0x12e>
 8001b82:	2b12      	cmp	r3, #18
 8001b84:	d82a      	bhi.n	8001bdc <HAL_GPIO_Init+0xcc>
 8001b86:	2b12      	cmp	r3, #18
 8001b88:	d859      	bhi.n	8001c3e <HAL_GPIO_Init+0x12e>
 8001b8a:	a201      	add	r2, pc, #4	; (adr r2, 8001b90 <HAL_GPIO_Init+0x80>)
 8001b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b90:	08001c0b 	.word	0x08001c0b
 8001b94:	08001be5 	.word	0x08001be5
 8001b98:	08001bf7 	.word	0x08001bf7
 8001b9c:	08001c39 	.word	0x08001c39
 8001ba0:	08001c3f 	.word	0x08001c3f
 8001ba4:	08001c3f 	.word	0x08001c3f
 8001ba8:	08001c3f 	.word	0x08001c3f
 8001bac:	08001c3f 	.word	0x08001c3f
 8001bb0:	08001c3f 	.word	0x08001c3f
 8001bb4:	08001c3f 	.word	0x08001c3f
 8001bb8:	08001c3f 	.word	0x08001c3f
 8001bbc:	08001c3f 	.word	0x08001c3f
 8001bc0:	08001c3f 	.word	0x08001c3f
 8001bc4:	08001c3f 	.word	0x08001c3f
 8001bc8:	08001c3f 	.word	0x08001c3f
 8001bcc:	08001c3f 	.word	0x08001c3f
 8001bd0:	08001c3f 	.word	0x08001c3f
 8001bd4:	08001bed 	.word	0x08001bed
 8001bd8:	08001c01 	.word	0x08001c01
 8001bdc:	4a79      	ldr	r2, [pc, #484]	; (8001dc4 <HAL_GPIO_Init+0x2b4>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d013      	beq.n	8001c0a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001be2:	e02c      	b.n	8001c3e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	623b      	str	r3, [r7, #32]
          break;
 8001bea:	e029      	b.n	8001c40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	623b      	str	r3, [r7, #32]
          break;
 8001bf4:	e024      	b.n	8001c40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	3308      	adds	r3, #8
 8001bfc:	623b      	str	r3, [r7, #32]
          break;
 8001bfe:	e01f      	b.n	8001c40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	330c      	adds	r3, #12
 8001c06:	623b      	str	r3, [r7, #32]
          break;
 8001c08:	e01a      	b.n	8001c40 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d102      	bne.n	8001c18 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c12:	2304      	movs	r3, #4
 8001c14:	623b      	str	r3, [r7, #32]
          break;
 8001c16:	e013      	b.n	8001c40 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d105      	bne.n	8001c2c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c20:	2308      	movs	r3, #8
 8001c22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	69fa      	ldr	r2, [r7, #28]
 8001c28:	611a      	str	r2, [r3, #16]
          break;
 8001c2a:	e009      	b.n	8001c40 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c2c:	2308      	movs	r3, #8
 8001c2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69fa      	ldr	r2, [r7, #28]
 8001c34:	615a      	str	r2, [r3, #20]
          break;
 8001c36:	e003      	b.n	8001c40 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	623b      	str	r3, [r7, #32]
          break;
 8001c3c:	e000      	b.n	8001c40 <HAL_GPIO_Init+0x130>
          break;
 8001c3e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	2bff      	cmp	r3, #255	; 0xff
 8001c44:	d801      	bhi.n	8001c4a <HAL_GPIO_Init+0x13a>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	e001      	b.n	8001c4e <HAL_GPIO_Init+0x13e>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	2bff      	cmp	r3, #255	; 0xff
 8001c54:	d802      	bhi.n	8001c5c <HAL_GPIO_Init+0x14c>
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	e002      	b.n	8001c62 <HAL_GPIO_Init+0x152>
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	3b08      	subs	r3, #8
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	210f      	movs	r1, #15
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	401a      	ands	r2, r3
 8001c74:	6a39      	ldr	r1, [r7, #32]
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	f000 80b1 	beq.w	8001df2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c90:	4b4d      	ldr	r3, [pc, #308]	; (8001dc8 <HAL_GPIO_Init+0x2b8>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	4a4c      	ldr	r2, [pc, #304]	; (8001dc8 <HAL_GPIO_Init+0x2b8>)
 8001c96:	f043 0301 	orr.w	r3, r3, #1
 8001c9a:	6193      	str	r3, [r2, #24]
 8001c9c:	4b4a      	ldr	r3, [pc, #296]	; (8001dc8 <HAL_GPIO_Init+0x2b8>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ca8:	4a48      	ldr	r2, [pc, #288]	; (8001dcc <HAL_GPIO_Init+0x2bc>)
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	089b      	lsrs	r3, r3, #2
 8001cae:	3302      	adds	r3, #2
 8001cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb8:	f003 0303 	and.w	r3, r3, #3
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	220f      	movs	r2, #15
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a40      	ldr	r2, [pc, #256]	; (8001dd0 <HAL_GPIO_Init+0x2c0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d013      	beq.n	8001cfc <HAL_GPIO_Init+0x1ec>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a3f      	ldr	r2, [pc, #252]	; (8001dd4 <HAL_GPIO_Init+0x2c4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d00d      	beq.n	8001cf8 <HAL_GPIO_Init+0x1e8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a3e      	ldr	r2, [pc, #248]	; (8001dd8 <HAL_GPIO_Init+0x2c8>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d007      	beq.n	8001cf4 <HAL_GPIO_Init+0x1e4>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a3d      	ldr	r2, [pc, #244]	; (8001ddc <HAL_GPIO_Init+0x2cc>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d101      	bne.n	8001cf0 <HAL_GPIO_Init+0x1e0>
 8001cec:	2303      	movs	r3, #3
 8001cee:	e006      	b.n	8001cfe <HAL_GPIO_Init+0x1ee>
 8001cf0:	2304      	movs	r3, #4
 8001cf2:	e004      	b.n	8001cfe <HAL_GPIO_Init+0x1ee>
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	e002      	b.n	8001cfe <HAL_GPIO_Init+0x1ee>
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <HAL_GPIO_Init+0x1ee>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d00:	f002 0203 	and.w	r2, r2, #3
 8001d04:	0092      	lsls	r2, r2, #2
 8001d06:	4093      	lsls	r3, r2
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d0e:	492f      	ldr	r1, [pc, #188]	; (8001dcc <HAL_GPIO_Init+0x2bc>)
 8001d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d28:	4b2d      	ldr	r3, [pc, #180]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	492c      	ldr	r1, [pc, #176]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	600b      	str	r3, [r1, #0]
 8001d34:	e006      	b.n	8001d44 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d36:	4b2a      	ldr	r3, [pc, #168]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	4928      	ldr	r1, [pc, #160]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d40:	4013      	ands	r3, r2
 8001d42:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d50:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	4922      	ldr	r1, [pc, #136]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	604b      	str	r3, [r1, #4]
 8001d5c:	e006      	b.n	8001d6c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	491e      	ldr	r1, [pc, #120]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d68:	4013      	ands	r3, r2
 8001d6a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d006      	beq.n	8001d86 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d78:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	4918      	ldr	r1, [pc, #96]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	608b      	str	r3, [r1, #8]
 8001d84:	e006      	b.n	8001d94 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d86:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	4914      	ldr	r1, [pc, #80]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d021      	beq.n	8001de4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001da0:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	490e      	ldr	r1, [pc, #56]	; (8001de0 <HAL_GPIO_Init+0x2d0>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	60cb      	str	r3, [r1, #12]
 8001dac:	e021      	b.n	8001df2 <HAL_GPIO_Init+0x2e2>
 8001dae:	bf00      	nop
 8001db0:	10320000 	.word	0x10320000
 8001db4:	10310000 	.word	0x10310000
 8001db8:	10220000 	.word	0x10220000
 8001dbc:	10210000 	.word	0x10210000
 8001dc0:	10120000 	.word	0x10120000
 8001dc4:	10110000 	.word	0x10110000
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40010000 	.word	0x40010000
 8001dd0:	40010800 	.word	0x40010800
 8001dd4:	40010c00 	.word	0x40010c00
 8001dd8:	40011000 	.word	0x40011000
 8001ddc:	40011400 	.word	0x40011400
 8001de0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001de4:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <HAL_GPIO_Init+0x304>)
 8001de6:	68da      	ldr	r2, [r3, #12]
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	43db      	mvns	r3, r3
 8001dec:	4909      	ldr	r1, [pc, #36]	; (8001e14 <HAL_GPIO_Init+0x304>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df4:	3301      	adds	r3, #1
 8001df6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f47f ae8e 	bne.w	8001b24 <HAL_GPIO_Init+0x14>
  }
}
 8001e08:	bf00      	nop
 8001e0a:	bf00      	nop
 8001e0c:	372c      	adds	r7, #44	; 0x2c
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40010400 	.word	0x40010400

08001e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	460b      	mov	r3, r1
 8001e22:	807b      	strh	r3, [r7, #2]
 8001e24:	4613      	mov	r3, r2
 8001e26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e28:	787b      	ldrb	r3, [r7, #1]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e2e:	887a      	ldrh	r2, [r7, #2]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e34:	e003      	b.n	8001e3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e36:	887b      	ldrh	r3, [r7, #2]
 8001e38:	041a      	lsls	r2, r3, #16
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	611a      	str	r2, [r3, #16]
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr

08001e48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e26c      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 8087 	beq.w	8001f76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e68:	4b92      	ldr	r3, [pc, #584]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f003 030c 	and.w	r3, r3, #12
 8001e70:	2b04      	cmp	r3, #4
 8001e72:	d00c      	beq.n	8001e8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e74:	4b8f      	ldr	r3, [pc, #572]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 030c 	and.w	r3, r3, #12
 8001e7c:	2b08      	cmp	r3, #8
 8001e7e:	d112      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x5e>
 8001e80:	4b8c      	ldr	r3, [pc, #560]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e8c:	d10b      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e8e:	4b89      	ldr	r3, [pc, #548]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d06c      	beq.n	8001f74 <HAL_RCC_OscConfig+0x12c>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d168      	bne.n	8001f74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e246      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eae:	d106      	bne.n	8001ebe <HAL_RCC_OscConfig+0x76>
 8001eb0:	4b80      	ldr	r3, [pc, #512]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a7f      	ldr	r2, [pc, #508]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eba:	6013      	str	r3, [r2, #0]
 8001ebc:	e02e      	b.n	8001f1c <HAL_RCC_OscConfig+0xd4>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10c      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x98>
 8001ec6:	4b7b      	ldr	r3, [pc, #492]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a7a      	ldr	r2, [pc, #488]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	4b78      	ldr	r3, [pc, #480]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a77      	ldr	r2, [pc, #476]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001edc:	6013      	str	r3, [r2, #0]
 8001ede:	e01d      	b.n	8001f1c <HAL_RCC_OscConfig+0xd4>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ee8:	d10c      	bne.n	8001f04 <HAL_RCC_OscConfig+0xbc>
 8001eea:	4b72      	ldr	r3, [pc, #456]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a71      	ldr	r2, [pc, #452]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	4b6f      	ldr	r3, [pc, #444]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a6e      	ldr	r2, [pc, #440]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f00:	6013      	str	r3, [r2, #0]
 8001f02:	e00b      	b.n	8001f1c <HAL_RCC_OscConfig+0xd4>
 8001f04:	4b6b      	ldr	r3, [pc, #428]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a6a      	ldr	r2, [pc, #424]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0e:	6013      	str	r3, [r2, #0]
 8001f10:	4b68      	ldr	r3, [pc, #416]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a67      	ldr	r2, [pc, #412]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d013      	beq.n	8001f4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f24:	f7ff fce2 	bl	80018ec <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f2c:	f7ff fcde 	bl	80018ec <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b64      	cmp	r3, #100	; 0x64
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e1fa      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3e:	4b5d      	ldr	r3, [pc, #372]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d0f0      	beq.n	8001f2c <HAL_RCC_OscConfig+0xe4>
 8001f4a:	e014      	b.n	8001f76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4c:	f7ff fcce 	bl	80018ec <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f54:	f7ff fcca 	bl	80018ec <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b64      	cmp	r3, #100	; 0x64
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e1e6      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f66:	4b53      	ldr	r3, [pc, #332]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1f0      	bne.n	8001f54 <HAL_RCC_OscConfig+0x10c>
 8001f72:	e000      	b.n	8001f76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d063      	beq.n	800204a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f82:	4b4c      	ldr	r3, [pc, #304]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 030c 	and.w	r3, r3, #12
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00b      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f8e:	4b49      	ldr	r3, [pc, #292]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f003 030c 	and.w	r3, r3, #12
 8001f96:	2b08      	cmp	r3, #8
 8001f98:	d11c      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x18c>
 8001f9a:	4b46      	ldr	r3, [pc, #280]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d116      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa6:	4b43      	ldr	r3, [pc, #268]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d005      	beq.n	8001fbe <HAL_RCC_OscConfig+0x176>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d001      	beq.n	8001fbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e1ba      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fbe:	4b3d      	ldr	r3, [pc, #244]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	4939      	ldr	r1, [pc, #228]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fd2:	e03a      	b.n	800204a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d020      	beq.n	800201e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fdc:	4b36      	ldr	r3, [pc, #216]	; (80020b8 <HAL_RCC_OscConfig+0x270>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe2:	f7ff fc83 	bl	80018ec <HAL_GetTick>
 8001fe6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fea:	f7ff fc7f 	bl	80018ec <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e19b      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ffc:	4b2d      	ldr	r3, [pc, #180]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f0      	beq.n	8001fea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002008:	4b2a      	ldr	r3, [pc, #168]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	4927      	ldr	r1, [pc, #156]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8002018:	4313      	orrs	r3, r2
 800201a:	600b      	str	r3, [r1, #0]
 800201c:	e015      	b.n	800204a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201e:	4b26      	ldr	r3, [pc, #152]	; (80020b8 <HAL_RCC_OscConfig+0x270>)
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002024:	f7ff fc62 	bl	80018ec <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800202c:	f7ff fc5e 	bl	80018ec <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e17a      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203e:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f0      	bne.n	800202c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0308 	and.w	r3, r3, #8
 8002052:	2b00      	cmp	r3, #0
 8002054:	d03a      	beq.n	80020cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d019      	beq.n	8002092 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205e:	4b17      	ldr	r3, [pc, #92]	; (80020bc <HAL_RCC_OscConfig+0x274>)
 8002060:	2201      	movs	r2, #1
 8002062:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002064:	f7ff fc42 	bl	80018ec <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800206c:	f7ff fc3e 	bl	80018ec <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e15a      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207e:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <HAL_RCC_OscConfig+0x26c>)
 8002080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d0f0      	beq.n	800206c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800208a:	2001      	movs	r0, #1
 800208c:	f000 fad8 	bl	8002640 <RCC_Delay>
 8002090:	e01c      	b.n	80020cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002092:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <HAL_RCC_OscConfig+0x274>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002098:	f7ff fc28 	bl	80018ec <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800209e:	e00f      	b.n	80020c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a0:	f7ff fc24 	bl	80018ec <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d908      	bls.n	80020c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e140      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
 80020b2:	bf00      	nop
 80020b4:	40021000 	.word	0x40021000
 80020b8:	42420000 	.word	0x42420000
 80020bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c0:	4b9e      	ldr	r3, [pc, #632]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	f003 0302 	and.w	r3, r3, #2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1e9      	bne.n	80020a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 80a6 	beq.w	8002226 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020da:	2300      	movs	r3, #0
 80020dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020de:	4b97      	ldr	r3, [pc, #604]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d10d      	bne.n	8002106 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ea:	4b94      	ldr	r3, [pc, #592]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	4a93      	ldr	r2, [pc, #588]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80020f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020f4:	61d3      	str	r3, [r2, #28]
 80020f6:	4b91      	ldr	r3, [pc, #580]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fe:	60bb      	str	r3, [r7, #8]
 8002100:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002102:	2301      	movs	r3, #1
 8002104:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002106:	4b8e      	ldr	r3, [pc, #568]	; (8002340 <HAL_RCC_OscConfig+0x4f8>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210e:	2b00      	cmp	r3, #0
 8002110:	d118      	bne.n	8002144 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002112:	4b8b      	ldr	r3, [pc, #556]	; (8002340 <HAL_RCC_OscConfig+0x4f8>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a8a      	ldr	r2, [pc, #552]	; (8002340 <HAL_RCC_OscConfig+0x4f8>)
 8002118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800211c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800211e:	f7ff fbe5 	bl	80018ec <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002124:	e008      	b.n	8002138 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002126:	f7ff fbe1 	bl	80018ec <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b64      	cmp	r3, #100	; 0x64
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e0fd      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002138:	4b81      	ldr	r3, [pc, #516]	; (8002340 <HAL_RCC_OscConfig+0x4f8>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002140:	2b00      	cmp	r3, #0
 8002142:	d0f0      	beq.n	8002126 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d106      	bne.n	800215a <HAL_RCC_OscConfig+0x312>
 800214c:	4b7b      	ldr	r3, [pc, #492]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	4a7a      	ldr	r2, [pc, #488]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	6213      	str	r3, [r2, #32]
 8002158:	e02d      	b.n	80021b6 <HAL_RCC_OscConfig+0x36e>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10c      	bne.n	800217c <HAL_RCC_OscConfig+0x334>
 8002162:	4b76      	ldr	r3, [pc, #472]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	4a75      	ldr	r2, [pc, #468]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002168:	f023 0301 	bic.w	r3, r3, #1
 800216c:	6213      	str	r3, [r2, #32]
 800216e:	4b73      	ldr	r3, [pc, #460]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	4a72      	ldr	r2, [pc, #456]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002174:	f023 0304 	bic.w	r3, r3, #4
 8002178:	6213      	str	r3, [r2, #32]
 800217a:	e01c      	b.n	80021b6 <HAL_RCC_OscConfig+0x36e>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	2b05      	cmp	r3, #5
 8002182:	d10c      	bne.n	800219e <HAL_RCC_OscConfig+0x356>
 8002184:	4b6d      	ldr	r3, [pc, #436]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	4a6c      	ldr	r2, [pc, #432]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 800218a:	f043 0304 	orr.w	r3, r3, #4
 800218e:	6213      	str	r3, [r2, #32]
 8002190:	4b6a      	ldr	r3, [pc, #424]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	4a69      	ldr	r2, [pc, #420]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	6213      	str	r3, [r2, #32]
 800219c:	e00b      	b.n	80021b6 <HAL_RCC_OscConfig+0x36e>
 800219e:	4b67      	ldr	r3, [pc, #412]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	4a66      	ldr	r2, [pc, #408]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80021a4:	f023 0301 	bic.w	r3, r3, #1
 80021a8:	6213      	str	r3, [r2, #32]
 80021aa:	4b64      	ldr	r3, [pc, #400]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	4a63      	ldr	r2, [pc, #396]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80021b0:	f023 0304 	bic.w	r3, r3, #4
 80021b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d015      	beq.n	80021ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021be:	f7ff fb95 	bl	80018ec <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c4:	e00a      	b.n	80021dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c6:	f7ff fb91 	bl	80018ec <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d901      	bls.n	80021dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e0ab      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021dc:	4b57      	ldr	r3, [pc, #348]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0ee      	beq.n	80021c6 <HAL_RCC_OscConfig+0x37e>
 80021e8:	e014      	b.n	8002214 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ea:	f7ff fb7f 	bl	80018ec <HAL_GetTick>
 80021ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021f0:	e00a      	b.n	8002208 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f2:	f7ff fb7b 	bl	80018ec <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002200:	4293      	cmp	r3, r2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e095      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002208:	4b4c      	ldr	r3, [pc, #304]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1ee      	bne.n	80021f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002214:	7dfb      	ldrb	r3, [r7, #23]
 8002216:	2b01      	cmp	r3, #1
 8002218:	d105      	bne.n	8002226 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800221a:	4b48      	ldr	r3, [pc, #288]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	4a47      	ldr	r2, [pc, #284]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002220:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002224:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 8081 	beq.w	8002332 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002230:	4b42      	ldr	r3, [pc, #264]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 030c 	and.w	r3, r3, #12
 8002238:	2b08      	cmp	r3, #8
 800223a:	d061      	beq.n	8002300 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69db      	ldr	r3, [r3, #28]
 8002240:	2b02      	cmp	r3, #2
 8002242:	d146      	bne.n	80022d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002244:	4b3f      	ldr	r3, [pc, #252]	; (8002344 <HAL_RCC_OscConfig+0x4fc>)
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224a:	f7ff fb4f 	bl	80018ec <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002252:	f7ff fb4b 	bl	80018ec <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e067      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002264:	4b35      	ldr	r3, [pc, #212]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1f0      	bne.n	8002252 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002278:	d108      	bne.n	800228c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800227a:	4b30      	ldr	r3, [pc, #192]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	492d      	ldr	r1, [pc, #180]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 8002288:	4313      	orrs	r3, r2
 800228a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800228c:	4b2b      	ldr	r3, [pc, #172]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a19      	ldr	r1, [r3, #32]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229c:	430b      	orrs	r3, r1
 800229e:	4927      	ldr	r1, [pc, #156]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80022a0:	4313      	orrs	r3, r2
 80022a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a4:	4b27      	ldr	r3, [pc, #156]	; (8002344 <HAL_RCC_OscConfig+0x4fc>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7ff fb1f 	bl	80018ec <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b2:	f7ff fb1b 	bl	80018ec <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e037      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c4:	4b1d      	ldr	r3, [pc, #116]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x46a>
 80022d0:	e02f      	b.n	8002332 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d2:	4b1c      	ldr	r3, [pc, #112]	; (8002344 <HAL_RCC_OscConfig+0x4fc>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d8:	f7ff fb08 	bl	80018ec <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e0:	f7ff fb04 	bl	80018ec <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e020      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f2:	4b12      	ldr	r3, [pc, #72]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f0      	bne.n	80022e0 <HAL_RCC_OscConfig+0x498>
 80022fe:	e018      	b.n	8002332 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d101      	bne.n	800230c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e013      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800230c:	4b0b      	ldr	r3, [pc, #44]	; (800233c <HAL_RCC_OscConfig+0x4f4>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	429a      	cmp	r2, r3
 800231e:	d106      	bne.n	800232e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800232a:	429a      	cmp	r2, r3
 800232c:	d001      	beq.n	8002332 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40021000 	.word	0x40021000
 8002340:	40007000 	.word	0x40007000
 8002344:	42420060 	.word	0x42420060

08002348 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0d0      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800235c:	4b6a      	ldr	r3, [pc, #424]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d910      	bls.n	800238c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236a:	4b67      	ldr	r3, [pc, #412]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 0207 	bic.w	r2, r3, #7
 8002372:	4965      	ldr	r1, [pc, #404]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b63      	ldr	r3, [pc, #396]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e0b8      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023a4:	4b59      	ldr	r3, [pc, #356]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4a58      	ldr	r2, [pc, #352]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023bc:	4b53      	ldr	r3, [pc, #332]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	4a52      	ldr	r2, [pc, #328]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c8:	4b50      	ldr	r3, [pc, #320]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	494d      	ldr	r1, [pc, #308]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d040      	beq.n	8002468 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ee:	4b47      	ldr	r3, [pc, #284]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d115      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e07f      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d107      	bne.n	8002416 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002406:	4b41      	ldr	r3, [pc, #260]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d109      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e073      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002416:	4b3d      	ldr	r3, [pc, #244]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06b      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002426:	4b39      	ldr	r3, [pc, #228]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f023 0203 	bic.w	r2, r3, #3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	4936      	ldr	r1, [pc, #216]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002438:	f7ff fa58 	bl	80018ec <HAL_GetTick>
 800243c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243e:	e00a      	b.n	8002456 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002440:	f7ff fa54 	bl	80018ec <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	f241 3288 	movw	r2, #5000	; 0x1388
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e053      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002456:	4b2d      	ldr	r3, [pc, #180]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 020c 	and.w	r2, r3, #12
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	429a      	cmp	r2, r3
 8002466:	d1eb      	bne.n	8002440 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002468:	4b27      	ldr	r3, [pc, #156]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d210      	bcs.n	8002498 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002476:	4b24      	ldr	r3, [pc, #144]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 0207 	bic.w	r2, r3, #7
 800247e:	4922      	ldr	r1, [pc, #136]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	4313      	orrs	r3, r2
 8002484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002486:	4b20      	ldr	r3, [pc, #128]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e032      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a4:	4b19      	ldr	r3, [pc, #100]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	4916      	ldr	r1, [pc, #88]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024c2:	4b12      	ldr	r3, [pc, #72]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	490e      	ldr	r1, [pc, #56]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024d6:	f000 f821 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80024da:	4602      	mov	r2, r0
 80024dc:	4b0b      	ldr	r3, [pc, #44]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	091b      	lsrs	r3, r3, #4
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	490a      	ldr	r1, [pc, #40]	; (8002510 <HAL_RCC_ClockConfig+0x1c8>)
 80024e8:	5ccb      	ldrb	r3, [r1, r3]
 80024ea:	fa22 f303 	lsr.w	r3, r2, r3
 80024ee:	4a09      	ldr	r2, [pc, #36]	; (8002514 <HAL_RCC_ClockConfig+0x1cc>)
 80024f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <HAL_RCC_ClockConfig+0x1d0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff f9b6 	bl	8001868 <HAL_InitTick>

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40022000 	.word	0x40022000
 800250c:	40021000 	.word	0x40021000
 8002510:	08004328 	.word	0x08004328
 8002514:	20000008 	.word	0x20000008
 8002518:	2000000c 	.word	0x2000000c

0800251c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800251c:	b490      	push	{r4, r7}
 800251e:	b08a      	sub	sp, #40	; 0x28
 8002520:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002522:	4b2a      	ldr	r3, [pc, #168]	; (80025cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002524:	1d3c      	adds	r4, r7, #4
 8002526:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002528:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800252c:	f240 2301 	movw	r3, #513	; 0x201
 8002530:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
 800253a:	2300      	movs	r3, #0
 800253c:	627b      	str	r3, [r7, #36]	; 0x24
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002542:	2300      	movs	r3, #0
 8002544:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002546:	4b22      	ldr	r3, [pc, #136]	; (80025d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	2b04      	cmp	r3, #4
 8002554:	d002      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x40>
 8002556:	2b08      	cmp	r3, #8
 8002558:	d003      	beq.n	8002562 <HAL_RCC_GetSysClockFreq+0x46>
 800255a:	e02d      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800255c:	4b1d      	ldr	r3, [pc, #116]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800255e:	623b      	str	r3, [r7, #32]
      break;
 8002560:	e02d      	b.n	80025be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	0c9b      	lsrs	r3, r3, #18
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800256e:	4413      	add	r3, r2
 8002570:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002574:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d013      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002580:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	0c5b      	lsrs	r3, r3, #17
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800258e:	4413      	add	r3, r2
 8002590:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002594:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	4a0e      	ldr	r2, [pc, #56]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800259a:	fb02 f203 	mul.w	r2, r2, r3
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
 80025a6:	e004      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	4a0b      	ldr	r2, [pc, #44]	; (80025d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80025ac:	fb02 f303 	mul.w	r3, r2, r3
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80025b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b4:	623b      	str	r3, [r7, #32]
      break;
 80025b6:	e002      	b.n	80025be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025b8:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025ba:	623b      	str	r3, [r7, #32]
      break;
 80025bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025be:	6a3b      	ldr	r3, [r7, #32]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3728      	adds	r7, #40	; 0x28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc90      	pop	{r4, r7}
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	08004308 	.word	0x08004308
 80025d0:	40021000 	.word	0x40021000
 80025d4:	007a1200 	.word	0x007a1200
 80025d8:	003d0900 	.word	0x003d0900

080025dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025e0:	4b02      	ldr	r3, [pc, #8]	; (80025ec <HAL_RCC_GetHCLKFreq+0x10>)
 80025e2:	681b      	ldr	r3, [r3, #0]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr
 80025ec:	20000008 	.word	0x20000008

080025f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025f4:	f7ff fff2 	bl	80025dc <HAL_RCC_GetHCLKFreq>
 80025f8:	4602      	mov	r2, r0
 80025fa:	4b05      	ldr	r3, [pc, #20]	; (8002610 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	0a1b      	lsrs	r3, r3, #8
 8002600:	f003 0307 	and.w	r3, r3, #7
 8002604:	4903      	ldr	r1, [pc, #12]	; (8002614 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002606:	5ccb      	ldrb	r3, [r1, r3]
 8002608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800260c:	4618      	mov	r0, r3
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40021000 	.word	0x40021000
 8002614:	08004338 	.word	0x08004338

08002618 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800261c:	f7ff ffde 	bl	80025dc <HAL_RCC_GetHCLKFreq>
 8002620:	4602      	mov	r2, r0
 8002622:	4b05      	ldr	r3, [pc, #20]	; (8002638 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	0adb      	lsrs	r3, r3, #11
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	4903      	ldr	r1, [pc, #12]	; (800263c <HAL_RCC_GetPCLK2Freq+0x24>)
 800262e:	5ccb      	ldrb	r3, [r1, r3]
 8002630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002634:	4618      	mov	r0, r3
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40021000 	.word	0x40021000
 800263c:	08004338 	.word	0x08004338

08002640 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002648:	4b0a      	ldr	r3, [pc, #40]	; (8002674 <RCC_Delay+0x34>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0a      	ldr	r2, [pc, #40]	; (8002678 <RCC_Delay+0x38>)
 800264e:	fba2 2303 	umull	r2, r3, r2, r3
 8002652:	0a5b      	lsrs	r3, r3, #9
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	fb02 f303 	mul.w	r3, r2, r3
 800265a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800265c:	bf00      	nop
  }
  while (Delay --);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	1e5a      	subs	r2, r3, #1
 8002662:	60fa      	str	r2, [r7, #12]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f9      	bne.n	800265c <RCC_Delay+0x1c>
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	20000008 	.word	0x20000008
 8002678:	10624dd3 	.word	0x10624dd3

0800267c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e076      	b.n	800277c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002692:	2b00      	cmp	r3, #0
 8002694:	d108      	bne.n	80026a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800269e:	d009      	beq.n	80026b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	61da      	str	r2, [r3, #28]
 80026a6:	e005      	b.n	80026b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d106      	bne.n	80026d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7fe ff94 	bl	80015fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2202      	movs	r2, #2
 80026d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80026fc:	431a      	orrs	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002706:	431a      	orrs	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	431a      	orrs	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	431a      	orrs	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002724:	431a      	orrs	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002738:	ea42 0103 	orr.w	r1, r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002740:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	430a      	orrs	r2, r1
 800274a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	0c1a      	lsrs	r2, r3, #16
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f002 0204 	and.w	r2, r2, #4
 800275a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	69da      	ldr	r2, [r3, #28]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800276a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	4613      	mov	r3, r2
 8002792:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_SPI_Transmit+0x22>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e126      	b.n	80029f4 <HAL_SPI_Transmit+0x270>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027ae:	f7ff f89d 	bl	80018ec <HAL_GetTick>
 80027b2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d002      	beq.n	80027ca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80027c4:	2302      	movs	r3, #2
 80027c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80027c8:	e10b      	b.n	80029e2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <HAL_SPI_Transmit+0x52>
 80027d0:	88fb      	ldrh	r3, [r7, #6]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d102      	bne.n	80027dc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80027da:	e102      	b.n	80029e2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2203      	movs	r2, #3
 80027e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	88fa      	ldrh	r2, [r7, #6]
 80027f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	88fa      	ldrh	r2, [r7, #6]
 80027fa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002822:	d10f      	bne.n	8002844 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002832:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002842:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284e:	2b40      	cmp	r3, #64	; 0x40
 8002850:	d007      	beq.n	8002862 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002860:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800286a:	d14b      	bne.n	8002904 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d002      	beq.n	800287a <HAL_SPI_Transmit+0xf6>
 8002874:	8afb      	ldrh	r3, [r7, #22]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d13e      	bne.n	80028f8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	881a      	ldrh	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288a:	1c9a      	adds	r2, r3, #2
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002894:	b29b      	uxth	r3, r3
 8002896:	3b01      	subs	r3, #1
 8002898:	b29a      	uxth	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800289e:	e02b      	b.n	80028f8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d112      	bne.n	80028d4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	881a      	ldrh	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	1c9a      	adds	r2, r3, #2
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	86da      	strh	r2, [r3, #54]	; 0x36
 80028d2:	e011      	b.n	80028f8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028d4:	f7ff f80a 	bl	80018ec <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d803      	bhi.n	80028ec <HAL_SPI_Transmit+0x168>
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ea:	d102      	bne.n	80028f2 <HAL_SPI_Transmit+0x16e>
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d102      	bne.n	80028f8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80028f6:	e074      	b.n	80029e2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1ce      	bne.n	80028a0 <HAL_SPI_Transmit+0x11c>
 8002902:	e04c      	b.n	800299e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d002      	beq.n	8002912 <HAL_SPI_Transmit+0x18e>
 800290c:	8afb      	ldrh	r3, [r7, #22]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d140      	bne.n	8002994 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	330c      	adds	r3, #12
 800291c:	7812      	ldrb	r2, [r2, #0]
 800291e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800292e:	b29b      	uxth	r3, r3
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002938:	e02c      	b.n	8002994 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b02      	cmp	r3, #2
 8002946:	d113      	bne.n	8002970 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	330c      	adds	r3, #12
 8002952:	7812      	ldrb	r2, [r2, #0]
 8002954:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002964:	b29b      	uxth	r3, r3
 8002966:	3b01      	subs	r3, #1
 8002968:	b29a      	uxth	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	86da      	strh	r2, [r3, #54]	; 0x36
 800296e:	e011      	b.n	8002994 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002970:	f7fe ffbc 	bl	80018ec <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	429a      	cmp	r2, r3
 800297e:	d803      	bhi.n	8002988 <HAL_SPI_Transmit+0x204>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002986:	d102      	bne.n	800298e <HAL_SPI_Transmit+0x20a>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d102      	bne.n	8002994 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002992:	e026      	b.n	80029e2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002998:	b29b      	uxth	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1cd      	bne.n	800293a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	6839      	ldr	r1, [r7, #0]
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 fbb8 	bl	8003118 <SPI_EndRxTxTransaction>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2220      	movs	r2, #32
 80029b2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d10a      	bne.n	80029d2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029bc:	2300      	movs	r3, #0
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d002      	beq.n	80029e0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	77fb      	strb	r3, [r7, #31]
 80029de:	e000      	b.n	80029e2 <HAL_SPI_Transmit+0x25e>
  }

error:
 80029e0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80029f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3720      	adds	r7, #32
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b088      	sub	sp, #32
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	603b      	str	r3, [r7, #0]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a18:	d112      	bne.n	8002a40 <HAL_SPI_Receive+0x44>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10e      	bne.n	8002a40 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2204      	movs	r2, #4
 8002a26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002a2a:	88fa      	ldrh	r2, [r7, #6]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	4613      	mov	r3, r2
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	68b9      	ldr	r1, [r7, #8]
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f000 f8f1 	bl	8002c1e <HAL_SPI_TransmitReceive>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	e0ea      	b.n	8002c16 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_SPI_Receive+0x52>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e0e3      	b.n	8002c16 <HAL_SPI_Receive+0x21a>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a56:	f7fe ff49 	bl	80018ec <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d002      	beq.n	8002a6e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002a6c:	e0ca      	b.n	8002c04 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d002      	beq.n	8002a7a <HAL_SPI_Receive+0x7e>
 8002a74:	88fb      	ldrh	r3, [r7, #6]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d102      	bne.n	8002a80 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002a7e:	e0c1      	b.n	8002c04 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2204      	movs	r2, #4
 8002a84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	88fa      	ldrh	r2, [r7, #6]
 8002a98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	88fa      	ldrh	r2, [r7, #6]
 8002a9e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ac6:	d10f      	bne.n	8002ae8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ad6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002ae6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002af2:	2b40      	cmp	r3, #64	; 0x40
 8002af4:	d007      	beq.n	8002b06 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b04:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d162      	bne.n	8002bd4 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002b0e:	e02e      	b.n	8002b6e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d115      	bne.n	8002b4a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f103 020c 	add.w	r2, r3, #12
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b2a:	7812      	ldrb	r2, [r2, #0]
 8002b2c:	b2d2      	uxtb	r2, r2
 8002b2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b34:	1c5a      	adds	r2, r3, #1
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	3b01      	subs	r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b48:	e011      	b.n	8002b6e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b4a:	f7fe fecf 	bl	80018ec <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d803      	bhi.n	8002b62 <HAL_SPI_Receive+0x166>
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b60:	d102      	bne.n	8002b68 <HAL_SPI_Receive+0x16c>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d102      	bne.n	8002b6e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002b6c:	e04a      	b.n	8002c04 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d1cb      	bne.n	8002b10 <HAL_SPI_Receive+0x114>
 8002b78:	e031      	b.n	8002bde <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d113      	bne.n	8002bb0 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b92:	b292      	uxth	r2, r2
 8002b94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9a:	1c9a      	adds	r2, r3, #2
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	b29a      	uxth	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002bae:	e011      	b.n	8002bd4 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bb0:	f7fe fe9c 	bl	80018ec <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d803      	bhi.n	8002bc8 <HAL_SPI_Receive+0x1cc>
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc6:	d102      	bne.n	8002bce <HAL_SPI_Receive+0x1d2>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d102      	bne.n	8002bd4 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002bd2:	e017      	b.n	8002c04 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1cd      	bne.n	8002b7a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	6839      	ldr	r1, [r7, #0]
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f000 fa46 	bl	8003074 <SPI_EndRxTransaction>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d002      	beq.n	8002bf4 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d002      	beq.n	8002c02 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	75fb      	strb	r3, [r7, #23]
 8002c00:	e000      	b.n	8002c04 <HAL_SPI_Receive+0x208>
  }

error :
 8002c02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3718      	adds	r7, #24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b08c      	sub	sp, #48	; 0x30
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	60f8      	str	r0, [r7, #12]
 8002c26:	60b9      	str	r1, [r7, #8]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_SPI_TransmitReceive+0x26>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e18a      	b.n	8002f5a <HAL_SPI_TransmitReceive+0x33c>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c4c:	f7fe fe4e 	bl	80018ec <HAL_GetTick>
 8002c50:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002c62:	887b      	ldrh	r3, [r7, #2]
 8002c64:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d00f      	beq.n	8002c8e <HAL_SPI_TransmitReceive+0x70>
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c74:	d107      	bne.n	8002c86 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d103      	bne.n	8002c86 <HAL_SPI_TransmitReceive+0x68>
 8002c7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d003      	beq.n	8002c8e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002c86:	2302      	movs	r3, #2
 8002c88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002c8c:	e15b      	b.n	8002f46 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d005      	beq.n	8002ca0 <HAL_SPI_TransmitReceive+0x82>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d002      	beq.n	8002ca0 <HAL_SPI_TransmitReceive+0x82>
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d103      	bne.n	8002ca8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002ca6:	e14e      	b.n	8002f46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d003      	beq.n	8002cbc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2205      	movs	r2, #5
 8002cb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	887a      	ldrh	r2, [r7, #2]
 8002ccc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	887a      	ldrh	r2, [r7, #2]
 8002cd2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	887a      	ldrh	r2, [r7, #2]
 8002cde:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	887a      	ldrh	r2, [r7, #2]
 8002ce4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cfc:	2b40      	cmp	r3, #64	; 0x40
 8002cfe:	d007      	beq.n	8002d10 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d18:	d178      	bne.n	8002e0c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <HAL_SPI_TransmitReceive+0x10a>
 8002d22:	8b7b      	ldrh	r3, [r7, #26]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d166      	bne.n	8002df6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2c:	881a      	ldrh	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d38:	1c9a      	adds	r2, r3, #2
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	3b01      	subs	r3, #1
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d4c:	e053      	b.n	8002df6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d11b      	bne.n	8002d94 <HAL_SPI_TransmitReceive+0x176>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d016      	beq.n	8002d94 <HAL_SPI_TransmitReceive+0x176>
 8002d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d113      	bne.n	8002d94 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d70:	881a      	ldrh	r2, [r3, #0]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7c:	1c9a      	adds	r2, r3, #2
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d119      	bne.n	8002dd6 <HAL_SPI_TransmitReceive+0x1b8>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d014      	beq.n	8002dd6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db6:	b292      	uxth	r2, r2
 8002db8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dbe:	1c9a      	adds	r2, r3, #2
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002dd6:	f7fe fd89 	bl	80018ec <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d807      	bhi.n	8002df6 <HAL_SPI_TransmitReceive+0x1d8>
 8002de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dec:	d003      	beq.n	8002df6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002df4:	e0a7      	b.n	8002f46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1a6      	bne.n	8002d4e <HAL_SPI_TransmitReceive+0x130>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1a1      	bne.n	8002d4e <HAL_SPI_TransmitReceive+0x130>
 8002e0a:	e07c      	b.n	8002f06 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d002      	beq.n	8002e1a <HAL_SPI_TransmitReceive+0x1fc>
 8002e14:	8b7b      	ldrh	r3, [r7, #26]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d16b      	bne.n	8002ef2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	330c      	adds	r3, #12
 8002e24:	7812      	ldrb	r2, [r2, #0]
 8002e26:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	1c5a      	adds	r2, r3, #1
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e40:	e057      	b.n	8002ef2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d11c      	bne.n	8002e8a <HAL_SPI_TransmitReceive+0x26c>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d017      	beq.n	8002e8a <HAL_SPI_TransmitReceive+0x26c>
 8002e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d114      	bne.n	8002e8a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	330c      	adds	r3, #12
 8002e6a:	7812      	ldrb	r2, [r2, #0]
 8002e6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e72:	1c5a      	adds	r2, r3, #1
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d119      	bne.n	8002ecc <HAL_SPI_TransmitReceive+0x2ae>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d014      	beq.n	8002ecc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eac:	b2d2      	uxtb	r2, r2
 8002eae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002ecc:	f7fe fd0e 	bl	80018ec <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d803      	bhi.n	8002ee4 <HAL_SPI_TransmitReceive+0x2c6>
 8002edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee2:	d102      	bne.n	8002eea <HAL_SPI_TransmitReceive+0x2cc>
 8002ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d103      	bne.n	8002ef2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002ef0:	e029      	b.n	8002f46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1a2      	bne.n	8002e42 <HAL_SPI_TransmitReceive+0x224>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d19d      	bne.n	8002e42 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f08:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f904 	bl	8003118 <SPI_EndRxTxTransaction>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d006      	beq.n	8002f24 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002f22:	e010      	b.n	8002f46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10b      	bne.n	8002f44 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	617b      	str	r3, [r7, #20]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	617b      	str	r3, [r7, #20]
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	e000      	b.n	8002f46 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002f44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3730      	adds	r7, #48	; 0x30
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b088      	sub	sp, #32
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	603b      	str	r3, [r7, #0]
 8002f70:	4613      	mov	r3, r2
 8002f72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f74:	f7fe fcba 	bl	80018ec <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f7c:	1a9b      	subs	r3, r3, r2
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	4413      	add	r3, r2
 8002f82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f84:	f7fe fcb2 	bl	80018ec <HAL_GetTick>
 8002f88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f8a:	4b39      	ldr	r3, [pc, #228]	; (8003070 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	015b      	lsls	r3, r3, #5
 8002f90:	0d1b      	lsrs	r3, r3, #20
 8002f92:	69fa      	ldr	r2, [r7, #28]
 8002f94:	fb02 f303 	mul.w	r3, r2, r3
 8002f98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f9a:	e054      	b.n	8003046 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa2:	d050      	beq.n	8003046 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002fa4:	f7fe fca2 	bl	80018ec <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	69fa      	ldr	r2, [r7, #28]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d902      	bls.n	8002fba <SPI_WaitFlagStateUntilTimeout+0x56>
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d13d      	bne.n	8003036 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002fc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fd2:	d111      	bne.n	8002ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fdc:	d004      	beq.n	8002fe8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fe6:	d107      	bne.n	8002ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ff6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003000:	d10f      	bne.n	8003022 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003020:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e017      	b.n	8003066 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3b01      	subs	r3, #1
 8003044:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	4013      	ands	r3, r2
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	429a      	cmp	r2, r3
 8003054:	bf0c      	ite	eq
 8003056:	2301      	moveq	r3, #1
 8003058:	2300      	movne	r3, #0
 800305a:	b2db      	uxtb	r3, r3
 800305c:	461a      	mov	r2, r3
 800305e:	79fb      	ldrb	r3, [r7, #7]
 8003060:	429a      	cmp	r2, r3
 8003062:	d19b      	bne.n	8002f9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3720      	adds	r7, #32
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20000008 	.word	0x20000008

08003074 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af02      	add	r7, sp, #8
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003088:	d111      	bne.n	80030ae <SPI_EndRxTransaction+0x3a>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003092:	d004      	beq.n	800309e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800309c:	d107      	bne.n	80030ae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030ac:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030b6:	d117      	bne.n	80030e8 <SPI_EndRxTransaction+0x74>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c0:	d112      	bne.n	80030e8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2200      	movs	r2, #0
 80030ca:	2101      	movs	r1, #1
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f7ff ff49 	bl	8002f64 <SPI_WaitFlagStateUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d01a      	beq.n	800310e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030dc:	f043 0220 	orr.w	r2, r3, #32
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e013      	b.n	8003110 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	2200      	movs	r2, #0
 80030f0:	2180      	movs	r1, #128	; 0x80
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f7ff ff36 	bl	8002f64 <SPI_WaitFlagStateUntilTimeout>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d007      	beq.n	800310e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003102:	f043 0220 	orr.w	r2, r3, #32
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e000      	b.n	8003110 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af02      	add	r7, sp, #8
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	2200      	movs	r2, #0
 800312c:	2180      	movs	r1, #128	; 0x80
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f7ff ff18 	bl	8002f64 <SPI_WaitFlagStateUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d007      	beq.n	800314a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313e:	f043 0220 	orr.w	r2, r3, #32
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e000      	b.n	800314c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e03f      	b.n	80031e6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d106      	bne.n	8003180 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7fe fa88 	bl	8001690 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2224      	movs	r2, #36	; 0x24
 8003184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68da      	ldr	r2, [r3, #12]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003196:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 f905 	bl	80033a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	691a      	ldr	r2, [r3, #16]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695a      	ldr	r2, [r3, #20]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b08a      	sub	sp, #40	; 0x28
 80031f2:	af02      	add	r7, sp, #8
 80031f4:	60f8      	str	r0, [r7, #12]
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	603b      	str	r3, [r7, #0]
 80031fa:	4613      	mov	r3, r2
 80031fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	d17c      	bne.n	8003308 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <HAL_UART_Transmit+0x2c>
 8003214:	88fb      	ldrh	r3, [r7, #6]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e075      	b.n	800330a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003224:	2b01      	cmp	r3, #1
 8003226:	d101      	bne.n	800322c <HAL_UART_Transmit+0x3e>
 8003228:	2302      	movs	r3, #2
 800322a:	e06e      	b.n	800330a <HAL_UART_Transmit+0x11c>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2221      	movs	r2, #33	; 0x21
 800323e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003242:	f7fe fb53 	bl	80018ec <HAL_GetTick>
 8003246:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	88fa      	ldrh	r2, [r7, #6]
 800324c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	88fa      	ldrh	r2, [r7, #6]
 8003252:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800325c:	d108      	bne.n	8003270 <HAL_UART_Transmit+0x82>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d104      	bne.n	8003270 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003266:	2300      	movs	r3, #0
 8003268:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	61bb      	str	r3, [r7, #24]
 800326e:	e003      	b.n	8003278 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003274:	2300      	movs	r3, #0
 8003276:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003280:	e02a      	b.n	80032d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	2200      	movs	r2, #0
 800328a:	2180      	movs	r1, #128	; 0x80
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f840 	bl	8003312 <UART_WaitOnFlagUntilTimeout>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e036      	b.n	800330a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10b      	bne.n	80032ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	461a      	mov	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	3302      	adds	r3, #2
 80032b6:	61bb      	str	r3, [r7, #24]
 80032b8:	e007      	b.n	80032ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	781a      	ldrb	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	3301      	adds	r3, #1
 80032c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	3b01      	subs	r3, #1
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032dc:	b29b      	uxth	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1cf      	bne.n	8003282 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2200      	movs	r2, #0
 80032ea:	2140      	movs	r1, #64	; 0x40
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f000 f810 	bl	8003312 <UART_WaitOnFlagUntilTimeout>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e006      	b.n	800330a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2220      	movs	r2, #32
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	e000      	b.n	800330a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003308:	2302      	movs	r3, #2
  }
}
 800330a:	4618      	mov	r0, r3
 800330c:	3720      	adds	r7, #32
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b084      	sub	sp, #16
 8003316:	af00      	add	r7, sp, #0
 8003318:	60f8      	str	r0, [r7, #12]
 800331a:	60b9      	str	r1, [r7, #8]
 800331c:	603b      	str	r3, [r7, #0]
 800331e:	4613      	mov	r3, r2
 8003320:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003322:	e02c      	b.n	800337e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332a:	d028      	beq.n	800337e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d007      	beq.n	8003342 <UART_WaitOnFlagUntilTimeout+0x30>
 8003332:	f7fe fadb 	bl	80018ec <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	429a      	cmp	r2, r3
 8003340:	d21d      	bcs.n	800337e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68da      	ldr	r2, [r3, #12]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003350:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695a      	ldr	r2, [r3, #20]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 0201 	bic.w	r2, r2, #1
 8003360:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2220      	movs	r2, #32
 800336e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e00f      	b.n	800339e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	4013      	ands	r3, r2
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	429a      	cmp	r2, r3
 800338c:	bf0c      	ite	eq
 800338e:	2301      	moveq	r3, #1
 8003390:	2300      	movne	r3, #0
 8003392:	b2db      	uxtb	r3, r3
 8003394:	461a      	mov	r2, r3
 8003396:	79fb      	ldrb	r3, [r7, #7]
 8003398:	429a      	cmp	r2, r3
 800339a:	d0c3      	beq.n	8003324 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80033e2:	f023 030c 	bic.w	r3, r3, #12
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	68b9      	ldr	r1, [r7, #8]
 80033ec:	430b      	orrs	r3, r1
 80033ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	699a      	ldr	r2, [r3, #24]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2c      	ldr	r2, [pc, #176]	; (80034bc <UART_SetConfig+0x114>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d103      	bne.n	8003418 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003410:	f7ff f902 	bl	8002618 <HAL_RCC_GetPCLK2Freq>
 8003414:	60f8      	str	r0, [r7, #12]
 8003416:	e002      	b.n	800341e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003418:	f7ff f8ea 	bl	80025f0 <HAL_RCC_GetPCLK1Freq>
 800341c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	4613      	mov	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	009a      	lsls	r2, r3, #2
 8003428:	441a      	add	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	fbb2 f3f3 	udiv	r3, r2, r3
 8003434:	4a22      	ldr	r2, [pc, #136]	; (80034c0 <UART_SetConfig+0x118>)
 8003436:	fba2 2303 	umull	r2, r3, r2, r3
 800343a:	095b      	lsrs	r3, r3, #5
 800343c:	0119      	lsls	r1, r3, #4
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	4613      	mov	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	4413      	add	r3, r2
 8003446:	009a      	lsls	r2, r3, #2
 8003448:	441a      	add	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	fbb2 f2f3 	udiv	r2, r2, r3
 8003454:	4b1a      	ldr	r3, [pc, #104]	; (80034c0 <UART_SetConfig+0x118>)
 8003456:	fba3 0302 	umull	r0, r3, r3, r2
 800345a:	095b      	lsrs	r3, r3, #5
 800345c:	2064      	movs	r0, #100	; 0x64
 800345e:	fb00 f303 	mul.w	r3, r0, r3
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	3332      	adds	r3, #50	; 0x32
 8003468:	4a15      	ldr	r2, [pc, #84]	; (80034c0 <UART_SetConfig+0x118>)
 800346a:	fba2 2303 	umull	r2, r3, r2, r3
 800346e:	095b      	lsrs	r3, r3, #5
 8003470:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003474:	4419      	add	r1, r3
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	4613      	mov	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	009a      	lsls	r2, r3, #2
 8003480:	441a      	add	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	fbb2 f2f3 	udiv	r2, r2, r3
 800348c:	4b0c      	ldr	r3, [pc, #48]	; (80034c0 <UART_SetConfig+0x118>)
 800348e:	fba3 0302 	umull	r0, r3, r3, r2
 8003492:	095b      	lsrs	r3, r3, #5
 8003494:	2064      	movs	r0, #100	; 0x64
 8003496:	fb00 f303 	mul.w	r3, r0, r3
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	3332      	adds	r3, #50	; 0x32
 80034a0:	4a07      	ldr	r2, [pc, #28]	; (80034c0 <UART_SetConfig+0x118>)
 80034a2:	fba2 2303 	umull	r2, r3, r2, r3
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	f003 020f 	and.w	r2, r3, #15
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	440a      	add	r2, r1
 80034b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80034b4:	bf00      	nop
 80034b6:	3710      	adds	r7, #16
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40013800 	.word	0x40013800
 80034c0:	51eb851f 	.word	0x51eb851f

080034c4 <__errno>:
 80034c4:	4b01      	ldr	r3, [pc, #4]	; (80034cc <__errno+0x8>)
 80034c6:	6818      	ldr	r0, [r3, #0]
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	20000014 	.word	0x20000014

080034d0 <__libc_init_array>:
 80034d0:	b570      	push	{r4, r5, r6, lr}
 80034d2:	2600      	movs	r6, #0
 80034d4:	4d0c      	ldr	r5, [pc, #48]	; (8003508 <__libc_init_array+0x38>)
 80034d6:	4c0d      	ldr	r4, [pc, #52]	; (800350c <__libc_init_array+0x3c>)
 80034d8:	1b64      	subs	r4, r4, r5
 80034da:	10a4      	asrs	r4, r4, #2
 80034dc:	42a6      	cmp	r6, r4
 80034de:	d109      	bne.n	80034f4 <__libc_init_array+0x24>
 80034e0:	f000 fc5c 	bl	8003d9c <_init>
 80034e4:	2600      	movs	r6, #0
 80034e6:	4d0a      	ldr	r5, [pc, #40]	; (8003510 <__libc_init_array+0x40>)
 80034e8:	4c0a      	ldr	r4, [pc, #40]	; (8003514 <__libc_init_array+0x44>)
 80034ea:	1b64      	subs	r4, r4, r5
 80034ec:	10a4      	asrs	r4, r4, #2
 80034ee:	42a6      	cmp	r6, r4
 80034f0:	d105      	bne.n	80034fe <__libc_init_array+0x2e>
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
 80034f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80034f8:	4798      	blx	r3
 80034fa:	3601      	adds	r6, #1
 80034fc:	e7ee      	b.n	80034dc <__libc_init_array+0xc>
 80034fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003502:	4798      	blx	r3
 8003504:	3601      	adds	r6, #1
 8003506:	e7f2      	b.n	80034ee <__libc_init_array+0x1e>
 8003508:	08004374 	.word	0x08004374
 800350c:	08004374 	.word	0x08004374
 8003510:	08004374 	.word	0x08004374
 8003514:	08004378 	.word	0x08004378

08003518 <memcpy>:
 8003518:	440a      	add	r2, r1
 800351a:	4291      	cmp	r1, r2
 800351c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003520:	d100      	bne.n	8003524 <memcpy+0xc>
 8003522:	4770      	bx	lr
 8003524:	b510      	push	{r4, lr}
 8003526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800352a:	4291      	cmp	r1, r2
 800352c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003530:	d1f9      	bne.n	8003526 <memcpy+0xe>
 8003532:	bd10      	pop	{r4, pc}

08003534 <memset>:
 8003534:	4603      	mov	r3, r0
 8003536:	4402      	add	r2, r0
 8003538:	4293      	cmp	r3, r2
 800353a:	d100      	bne.n	800353e <memset+0xa>
 800353c:	4770      	bx	lr
 800353e:	f803 1b01 	strb.w	r1, [r3], #1
 8003542:	e7f9      	b.n	8003538 <memset+0x4>

08003544 <siprintf>:
 8003544:	b40e      	push	{r1, r2, r3}
 8003546:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800354a:	b500      	push	{lr}
 800354c:	b09c      	sub	sp, #112	; 0x70
 800354e:	ab1d      	add	r3, sp, #116	; 0x74
 8003550:	9002      	str	r0, [sp, #8]
 8003552:	9006      	str	r0, [sp, #24]
 8003554:	9107      	str	r1, [sp, #28]
 8003556:	9104      	str	r1, [sp, #16]
 8003558:	4808      	ldr	r0, [pc, #32]	; (800357c <siprintf+0x38>)
 800355a:	4909      	ldr	r1, [pc, #36]	; (8003580 <siprintf+0x3c>)
 800355c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003560:	9105      	str	r1, [sp, #20]
 8003562:	6800      	ldr	r0, [r0, #0]
 8003564:	a902      	add	r1, sp, #8
 8003566:	9301      	str	r3, [sp, #4]
 8003568:	f000 f868 	bl	800363c <_svfiprintf_r>
 800356c:	2200      	movs	r2, #0
 800356e:	9b02      	ldr	r3, [sp, #8]
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	b01c      	add	sp, #112	; 0x70
 8003574:	f85d eb04 	ldr.w	lr, [sp], #4
 8003578:	b003      	add	sp, #12
 800357a:	4770      	bx	lr
 800357c:	20000014 	.word	0x20000014
 8003580:	ffff0208 	.word	0xffff0208

08003584 <__ssputs_r>:
 8003584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003588:	688e      	ldr	r6, [r1, #8]
 800358a:	4682      	mov	sl, r0
 800358c:	429e      	cmp	r6, r3
 800358e:	460c      	mov	r4, r1
 8003590:	4690      	mov	r8, r2
 8003592:	461f      	mov	r7, r3
 8003594:	d838      	bhi.n	8003608 <__ssputs_r+0x84>
 8003596:	898a      	ldrh	r2, [r1, #12]
 8003598:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800359c:	d032      	beq.n	8003604 <__ssputs_r+0x80>
 800359e:	6825      	ldr	r5, [r4, #0]
 80035a0:	6909      	ldr	r1, [r1, #16]
 80035a2:	3301      	adds	r3, #1
 80035a4:	eba5 0901 	sub.w	r9, r5, r1
 80035a8:	6965      	ldr	r5, [r4, #20]
 80035aa:	444b      	add	r3, r9
 80035ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035b4:	106d      	asrs	r5, r5, #1
 80035b6:	429d      	cmp	r5, r3
 80035b8:	bf38      	it	cc
 80035ba:	461d      	movcc	r5, r3
 80035bc:	0553      	lsls	r3, r2, #21
 80035be:	d531      	bpl.n	8003624 <__ssputs_r+0xa0>
 80035c0:	4629      	mov	r1, r5
 80035c2:	f000 fb45 	bl	8003c50 <_malloc_r>
 80035c6:	4606      	mov	r6, r0
 80035c8:	b950      	cbnz	r0, 80035e0 <__ssputs_r+0x5c>
 80035ca:	230c      	movs	r3, #12
 80035cc:	f04f 30ff 	mov.w	r0, #4294967295
 80035d0:	f8ca 3000 	str.w	r3, [sl]
 80035d4:	89a3      	ldrh	r3, [r4, #12]
 80035d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035da:	81a3      	strh	r3, [r4, #12]
 80035dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035e0:	464a      	mov	r2, r9
 80035e2:	6921      	ldr	r1, [r4, #16]
 80035e4:	f7ff ff98 	bl	8003518 <memcpy>
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035f2:	81a3      	strh	r3, [r4, #12]
 80035f4:	6126      	str	r6, [r4, #16]
 80035f6:	444e      	add	r6, r9
 80035f8:	6026      	str	r6, [r4, #0]
 80035fa:	463e      	mov	r6, r7
 80035fc:	6165      	str	r5, [r4, #20]
 80035fe:	eba5 0509 	sub.w	r5, r5, r9
 8003602:	60a5      	str	r5, [r4, #8]
 8003604:	42be      	cmp	r6, r7
 8003606:	d900      	bls.n	800360a <__ssputs_r+0x86>
 8003608:	463e      	mov	r6, r7
 800360a:	4632      	mov	r2, r6
 800360c:	4641      	mov	r1, r8
 800360e:	6820      	ldr	r0, [r4, #0]
 8003610:	f000 fab8 	bl	8003b84 <memmove>
 8003614:	68a3      	ldr	r3, [r4, #8]
 8003616:	6822      	ldr	r2, [r4, #0]
 8003618:	1b9b      	subs	r3, r3, r6
 800361a:	4432      	add	r2, r6
 800361c:	2000      	movs	r0, #0
 800361e:	60a3      	str	r3, [r4, #8]
 8003620:	6022      	str	r2, [r4, #0]
 8003622:	e7db      	b.n	80035dc <__ssputs_r+0x58>
 8003624:	462a      	mov	r2, r5
 8003626:	f000 fb6d 	bl	8003d04 <_realloc_r>
 800362a:	4606      	mov	r6, r0
 800362c:	2800      	cmp	r0, #0
 800362e:	d1e1      	bne.n	80035f4 <__ssputs_r+0x70>
 8003630:	4650      	mov	r0, sl
 8003632:	6921      	ldr	r1, [r4, #16]
 8003634:	f000 fac0 	bl	8003bb8 <_free_r>
 8003638:	e7c7      	b.n	80035ca <__ssputs_r+0x46>
	...

0800363c <_svfiprintf_r>:
 800363c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003640:	4698      	mov	r8, r3
 8003642:	898b      	ldrh	r3, [r1, #12]
 8003644:	4607      	mov	r7, r0
 8003646:	061b      	lsls	r3, r3, #24
 8003648:	460d      	mov	r5, r1
 800364a:	4614      	mov	r4, r2
 800364c:	b09d      	sub	sp, #116	; 0x74
 800364e:	d50e      	bpl.n	800366e <_svfiprintf_r+0x32>
 8003650:	690b      	ldr	r3, [r1, #16]
 8003652:	b963      	cbnz	r3, 800366e <_svfiprintf_r+0x32>
 8003654:	2140      	movs	r1, #64	; 0x40
 8003656:	f000 fafb 	bl	8003c50 <_malloc_r>
 800365a:	6028      	str	r0, [r5, #0]
 800365c:	6128      	str	r0, [r5, #16]
 800365e:	b920      	cbnz	r0, 800366a <_svfiprintf_r+0x2e>
 8003660:	230c      	movs	r3, #12
 8003662:	603b      	str	r3, [r7, #0]
 8003664:	f04f 30ff 	mov.w	r0, #4294967295
 8003668:	e0d1      	b.n	800380e <_svfiprintf_r+0x1d2>
 800366a:	2340      	movs	r3, #64	; 0x40
 800366c:	616b      	str	r3, [r5, #20]
 800366e:	2300      	movs	r3, #0
 8003670:	9309      	str	r3, [sp, #36]	; 0x24
 8003672:	2320      	movs	r3, #32
 8003674:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003678:	2330      	movs	r3, #48	; 0x30
 800367a:	f04f 0901 	mov.w	r9, #1
 800367e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003682:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003828 <_svfiprintf_r+0x1ec>
 8003686:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800368a:	4623      	mov	r3, r4
 800368c:	469a      	mov	sl, r3
 800368e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003692:	b10a      	cbz	r2, 8003698 <_svfiprintf_r+0x5c>
 8003694:	2a25      	cmp	r2, #37	; 0x25
 8003696:	d1f9      	bne.n	800368c <_svfiprintf_r+0x50>
 8003698:	ebba 0b04 	subs.w	fp, sl, r4
 800369c:	d00b      	beq.n	80036b6 <_svfiprintf_r+0x7a>
 800369e:	465b      	mov	r3, fp
 80036a0:	4622      	mov	r2, r4
 80036a2:	4629      	mov	r1, r5
 80036a4:	4638      	mov	r0, r7
 80036a6:	f7ff ff6d 	bl	8003584 <__ssputs_r>
 80036aa:	3001      	adds	r0, #1
 80036ac:	f000 80aa 	beq.w	8003804 <_svfiprintf_r+0x1c8>
 80036b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036b2:	445a      	add	r2, fp
 80036b4:	9209      	str	r2, [sp, #36]	; 0x24
 80036b6:	f89a 3000 	ldrb.w	r3, [sl]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 80a2 	beq.w	8003804 <_svfiprintf_r+0x1c8>
 80036c0:	2300      	movs	r3, #0
 80036c2:	f04f 32ff 	mov.w	r2, #4294967295
 80036c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036ca:	f10a 0a01 	add.w	sl, sl, #1
 80036ce:	9304      	str	r3, [sp, #16]
 80036d0:	9307      	str	r3, [sp, #28]
 80036d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036d6:	931a      	str	r3, [sp, #104]	; 0x68
 80036d8:	4654      	mov	r4, sl
 80036da:	2205      	movs	r2, #5
 80036dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036e0:	4851      	ldr	r0, [pc, #324]	; (8003828 <_svfiprintf_r+0x1ec>)
 80036e2:	f000 fa41 	bl	8003b68 <memchr>
 80036e6:	9a04      	ldr	r2, [sp, #16]
 80036e8:	b9d8      	cbnz	r0, 8003722 <_svfiprintf_r+0xe6>
 80036ea:	06d0      	lsls	r0, r2, #27
 80036ec:	bf44      	itt	mi
 80036ee:	2320      	movmi	r3, #32
 80036f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036f4:	0711      	lsls	r1, r2, #28
 80036f6:	bf44      	itt	mi
 80036f8:	232b      	movmi	r3, #43	; 0x2b
 80036fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036fe:	f89a 3000 	ldrb.w	r3, [sl]
 8003702:	2b2a      	cmp	r3, #42	; 0x2a
 8003704:	d015      	beq.n	8003732 <_svfiprintf_r+0xf6>
 8003706:	4654      	mov	r4, sl
 8003708:	2000      	movs	r0, #0
 800370a:	f04f 0c0a 	mov.w	ip, #10
 800370e:	9a07      	ldr	r2, [sp, #28]
 8003710:	4621      	mov	r1, r4
 8003712:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003716:	3b30      	subs	r3, #48	; 0x30
 8003718:	2b09      	cmp	r3, #9
 800371a:	d94e      	bls.n	80037ba <_svfiprintf_r+0x17e>
 800371c:	b1b0      	cbz	r0, 800374c <_svfiprintf_r+0x110>
 800371e:	9207      	str	r2, [sp, #28]
 8003720:	e014      	b.n	800374c <_svfiprintf_r+0x110>
 8003722:	eba0 0308 	sub.w	r3, r0, r8
 8003726:	fa09 f303 	lsl.w	r3, r9, r3
 800372a:	4313      	orrs	r3, r2
 800372c:	46a2      	mov	sl, r4
 800372e:	9304      	str	r3, [sp, #16]
 8003730:	e7d2      	b.n	80036d8 <_svfiprintf_r+0x9c>
 8003732:	9b03      	ldr	r3, [sp, #12]
 8003734:	1d19      	adds	r1, r3, #4
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	9103      	str	r1, [sp, #12]
 800373a:	2b00      	cmp	r3, #0
 800373c:	bfbb      	ittet	lt
 800373e:	425b      	neglt	r3, r3
 8003740:	f042 0202 	orrlt.w	r2, r2, #2
 8003744:	9307      	strge	r3, [sp, #28]
 8003746:	9307      	strlt	r3, [sp, #28]
 8003748:	bfb8      	it	lt
 800374a:	9204      	strlt	r2, [sp, #16]
 800374c:	7823      	ldrb	r3, [r4, #0]
 800374e:	2b2e      	cmp	r3, #46	; 0x2e
 8003750:	d10c      	bne.n	800376c <_svfiprintf_r+0x130>
 8003752:	7863      	ldrb	r3, [r4, #1]
 8003754:	2b2a      	cmp	r3, #42	; 0x2a
 8003756:	d135      	bne.n	80037c4 <_svfiprintf_r+0x188>
 8003758:	9b03      	ldr	r3, [sp, #12]
 800375a:	3402      	adds	r4, #2
 800375c:	1d1a      	adds	r2, r3, #4
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	9203      	str	r2, [sp, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	bfb8      	it	lt
 8003766:	f04f 33ff 	movlt.w	r3, #4294967295
 800376a:	9305      	str	r3, [sp, #20]
 800376c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003838 <_svfiprintf_r+0x1fc>
 8003770:	2203      	movs	r2, #3
 8003772:	4650      	mov	r0, sl
 8003774:	7821      	ldrb	r1, [r4, #0]
 8003776:	f000 f9f7 	bl	8003b68 <memchr>
 800377a:	b140      	cbz	r0, 800378e <_svfiprintf_r+0x152>
 800377c:	2340      	movs	r3, #64	; 0x40
 800377e:	eba0 000a 	sub.w	r0, r0, sl
 8003782:	fa03 f000 	lsl.w	r0, r3, r0
 8003786:	9b04      	ldr	r3, [sp, #16]
 8003788:	3401      	adds	r4, #1
 800378a:	4303      	orrs	r3, r0
 800378c:	9304      	str	r3, [sp, #16]
 800378e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003792:	2206      	movs	r2, #6
 8003794:	4825      	ldr	r0, [pc, #148]	; (800382c <_svfiprintf_r+0x1f0>)
 8003796:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800379a:	f000 f9e5 	bl	8003b68 <memchr>
 800379e:	2800      	cmp	r0, #0
 80037a0:	d038      	beq.n	8003814 <_svfiprintf_r+0x1d8>
 80037a2:	4b23      	ldr	r3, [pc, #140]	; (8003830 <_svfiprintf_r+0x1f4>)
 80037a4:	bb1b      	cbnz	r3, 80037ee <_svfiprintf_r+0x1b2>
 80037a6:	9b03      	ldr	r3, [sp, #12]
 80037a8:	3307      	adds	r3, #7
 80037aa:	f023 0307 	bic.w	r3, r3, #7
 80037ae:	3308      	adds	r3, #8
 80037b0:	9303      	str	r3, [sp, #12]
 80037b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037b4:	4433      	add	r3, r6
 80037b6:	9309      	str	r3, [sp, #36]	; 0x24
 80037b8:	e767      	b.n	800368a <_svfiprintf_r+0x4e>
 80037ba:	460c      	mov	r4, r1
 80037bc:	2001      	movs	r0, #1
 80037be:	fb0c 3202 	mla	r2, ip, r2, r3
 80037c2:	e7a5      	b.n	8003710 <_svfiprintf_r+0xd4>
 80037c4:	2300      	movs	r3, #0
 80037c6:	f04f 0c0a 	mov.w	ip, #10
 80037ca:	4619      	mov	r1, r3
 80037cc:	3401      	adds	r4, #1
 80037ce:	9305      	str	r3, [sp, #20]
 80037d0:	4620      	mov	r0, r4
 80037d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037d6:	3a30      	subs	r2, #48	; 0x30
 80037d8:	2a09      	cmp	r2, #9
 80037da:	d903      	bls.n	80037e4 <_svfiprintf_r+0x1a8>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0c5      	beq.n	800376c <_svfiprintf_r+0x130>
 80037e0:	9105      	str	r1, [sp, #20]
 80037e2:	e7c3      	b.n	800376c <_svfiprintf_r+0x130>
 80037e4:	4604      	mov	r4, r0
 80037e6:	2301      	movs	r3, #1
 80037e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80037ec:	e7f0      	b.n	80037d0 <_svfiprintf_r+0x194>
 80037ee:	ab03      	add	r3, sp, #12
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	462a      	mov	r2, r5
 80037f4:	4638      	mov	r0, r7
 80037f6:	4b0f      	ldr	r3, [pc, #60]	; (8003834 <_svfiprintf_r+0x1f8>)
 80037f8:	a904      	add	r1, sp, #16
 80037fa:	f3af 8000 	nop.w
 80037fe:	1c42      	adds	r2, r0, #1
 8003800:	4606      	mov	r6, r0
 8003802:	d1d6      	bne.n	80037b2 <_svfiprintf_r+0x176>
 8003804:	89ab      	ldrh	r3, [r5, #12]
 8003806:	065b      	lsls	r3, r3, #25
 8003808:	f53f af2c 	bmi.w	8003664 <_svfiprintf_r+0x28>
 800380c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800380e:	b01d      	add	sp, #116	; 0x74
 8003810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003814:	ab03      	add	r3, sp, #12
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	462a      	mov	r2, r5
 800381a:	4638      	mov	r0, r7
 800381c:	4b05      	ldr	r3, [pc, #20]	; (8003834 <_svfiprintf_r+0x1f8>)
 800381e:	a904      	add	r1, sp, #16
 8003820:	f000 f87c 	bl	800391c <_printf_i>
 8003824:	e7eb      	b.n	80037fe <_svfiprintf_r+0x1c2>
 8003826:	bf00      	nop
 8003828:	08004340 	.word	0x08004340
 800382c:	0800434a 	.word	0x0800434a
 8003830:	00000000 	.word	0x00000000
 8003834:	08003585 	.word	0x08003585
 8003838:	08004346 	.word	0x08004346

0800383c <_printf_common>:
 800383c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003840:	4616      	mov	r6, r2
 8003842:	4699      	mov	r9, r3
 8003844:	688a      	ldr	r2, [r1, #8]
 8003846:	690b      	ldr	r3, [r1, #16]
 8003848:	4607      	mov	r7, r0
 800384a:	4293      	cmp	r3, r2
 800384c:	bfb8      	it	lt
 800384e:	4613      	movlt	r3, r2
 8003850:	6033      	str	r3, [r6, #0]
 8003852:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003856:	460c      	mov	r4, r1
 8003858:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800385c:	b10a      	cbz	r2, 8003862 <_printf_common+0x26>
 800385e:	3301      	adds	r3, #1
 8003860:	6033      	str	r3, [r6, #0]
 8003862:	6823      	ldr	r3, [r4, #0]
 8003864:	0699      	lsls	r1, r3, #26
 8003866:	bf42      	ittt	mi
 8003868:	6833      	ldrmi	r3, [r6, #0]
 800386a:	3302      	addmi	r3, #2
 800386c:	6033      	strmi	r3, [r6, #0]
 800386e:	6825      	ldr	r5, [r4, #0]
 8003870:	f015 0506 	ands.w	r5, r5, #6
 8003874:	d106      	bne.n	8003884 <_printf_common+0x48>
 8003876:	f104 0a19 	add.w	sl, r4, #25
 800387a:	68e3      	ldr	r3, [r4, #12]
 800387c:	6832      	ldr	r2, [r6, #0]
 800387e:	1a9b      	subs	r3, r3, r2
 8003880:	42ab      	cmp	r3, r5
 8003882:	dc28      	bgt.n	80038d6 <_printf_common+0x9a>
 8003884:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003888:	1e13      	subs	r3, r2, #0
 800388a:	6822      	ldr	r2, [r4, #0]
 800388c:	bf18      	it	ne
 800388e:	2301      	movne	r3, #1
 8003890:	0692      	lsls	r2, r2, #26
 8003892:	d42d      	bmi.n	80038f0 <_printf_common+0xb4>
 8003894:	4649      	mov	r1, r9
 8003896:	4638      	mov	r0, r7
 8003898:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800389c:	47c0      	blx	r8
 800389e:	3001      	adds	r0, #1
 80038a0:	d020      	beq.n	80038e4 <_printf_common+0xa8>
 80038a2:	6823      	ldr	r3, [r4, #0]
 80038a4:	68e5      	ldr	r5, [r4, #12]
 80038a6:	f003 0306 	and.w	r3, r3, #6
 80038aa:	2b04      	cmp	r3, #4
 80038ac:	bf18      	it	ne
 80038ae:	2500      	movne	r5, #0
 80038b0:	6832      	ldr	r2, [r6, #0]
 80038b2:	f04f 0600 	mov.w	r6, #0
 80038b6:	68a3      	ldr	r3, [r4, #8]
 80038b8:	bf08      	it	eq
 80038ba:	1aad      	subeq	r5, r5, r2
 80038bc:	6922      	ldr	r2, [r4, #16]
 80038be:	bf08      	it	eq
 80038c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038c4:	4293      	cmp	r3, r2
 80038c6:	bfc4      	itt	gt
 80038c8:	1a9b      	subgt	r3, r3, r2
 80038ca:	18ed      	addgt	r5, r5, r3
 80038cc:	341a      	adds	r4, #26
 80038ce:	42b5      	cmp	r5, r6
 80038d0:	d11a      	bne.n	8003908 <_printf_common+0xcc>
 80038d2:	2000      	movs	r0, #0
 80038d4:	e008      	b.n	80038e8 <_printf_common+0xac>
 80038d6:	2301      	movs	r3, #1
 80038d8:	4652      	mov	r2, sl
 80038da:	4649      	mov	r1, r9
 80038dc:	4638      	mov	r0, r7
 80038de:	47c0      	blx	r8
 80038e0:	3001      	adds	r0, #1
 80038e2:	d103      	bne.n	80038ec <_printf_common+0xb0>
 80038e4:	f04f 30ff 	mov.w	r0, #4294967295
 80038e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ec:	3501      	adds	r5, #1
 80038ee:	e7c4      	b.n	800387a <_printf_common+0x3e>
 80038f0:	2030      	movs	r0, #48	; 0x30
 80038f2:	18e1      	adds	r1, r4, r3
 80038f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038fe:	4422      	add	r2, r4
 8003900:	3302      	adds	r3, #2
 8003902:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003906:	e7c5      	b.n	8003894 <_printf_common+0x58>
 8003908:	2301      	movs	r3, #1
 800390a:	4622      	mov	r2, r4
 800390c:	4649      	mov	r1, r9
 800390e:	4638      	mov	r0, r7
 8003910:	47c0      	blx	r8
 8003912:	3001      	adds	r0, #1
 8003914:	d0e6      	beq.n	80038e4 <_printf_common+0xa8>
 8003916:	3601      	adds	r6, #1
 8003918:	e7d9      	b.n	80038ce <_printf_common+0x92>
	...

0800391c <_printf_i>:
 800391c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003920:	460c      	mov	r4, r1
 8003922:	7e27      	ldrb	r7, [r4, #24]
 8003924:	4691      	mov	r9, r2
 8003926:	2f78      	cmp	r7, #120	; 0x78
 8003928:	4680      	mov	r8, r0
 800392a:	469a      	mov	sl, r3
 800392c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800392e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003932:	d807      	bhi.n	8003944 <_printf_i+0x28>
 8003934:	2f62      	cmp	r7, #98	; 0x62
 8003936:	d80a      	bhi.n	800394e <_printf_i+0x32>
 8003938:	2f00      	cmp	r7, #0
 800393a:	f000 80d9 	beq.w	8003af0 <_printf_i+0x1d4>
 800393e:	2f58      	cmp	r7, #88	; 0x58
 8003940:	f000 80a4 	beq.w	8003a8c <_printf_i+0x170>
 8003944:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003948:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800394c:	e03a      	b.n	80039c4 <_printf_i+0xa8>
 800394e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003952:	2b15      	cmp	r3, #21
 8003954:	d8f6      	bhi.n	8003944 <_printf_i+0x28>
 8003956:	a001      	add	r0, pc, #4	; (adr r0, 800395c <_printf_i+0x40>)
 8003958:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800395c:	080039b5 	.word	0x080039b5
 8003960:	080039c9 	.word	0x080039c9
 8003964:	08003945 	.word	0x08003945
 8003968:	08003945 	.word	0x08003945
 800396c:	08003945 	.word	0x08003945
 8003970:	08003945 	.word	0x08003945
 8003974:	080039c9 	.word	0x080039c9
 8003978:	08003945 	.word	0x08003945
 800397c:	08003945 	.word	0x08003945
 8003980:	08003945 	.word	0x08003945
 8003984:	08003945 	.word	0x08003945
 8003988:	08003ad7 	.word	0x08003ad7
 800398c:	080039f9 	.word	0x080039f9
 8003990:	08003ab9 	.word	0x08003ab9
 8003994:	08003945 	.word	0x08003945
 8003998:	08003945 	.word	0x08003945
 800399c:	08003af9 	.word	0x08003af9
 80039a0:	08003945 	.word	0x08003945
 80039a4:	080039f9 	.word	0x080039f9
 80039a8:	08003945 	.word	0x08003945
 80039ac:	08003945 	.word	0x08003945
 80039b0:	08003ac1 	.word	0x08003ac1
 80039b4:	680b      	ldr	r3, [r1, #0]
 80039b6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80039ba:	1d1a      	adds	r2, r3, #4
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	600a      	str	r2, [r1, #0]
 80039c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039c4:	2301      	movs	r3, #1
 80039c6:	e0a4      	b.n	8003b12 <_printf_i+0x1f6>
 80039c8:	6825      	ldr	r5, [r4, #0]
 80039ca:	6808      	ldr	r0, [r1, #0]
 80039cc:	062e      	lsls	r6, r5, #24
 80039ce:	f100 0304 	add.w	r3, r0, #4
 80039d2:	d50a      	bpl.n	80039ea <_printf_i+0xce>
 80039d4:	6805      	ldr	r5, [r0, #0]
 80039d6:	600b      	str	r3, [r1, #0]
 80039d8:	2d00      	cmp	r5, #0
 80039da:	da03      	bge.n	80039e4 <_printf_i+0xc8>
 80039dc:	232d      	movs	r3, #45	; 0x2d
 80039de:	426d      	negs	r5, r5
 80039e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039e4:	230a      	movs	r3, #10
 80039e6:	485e      	ldr	r0, [pc, #376]	; (8003b60 <_printf_i+0x244>)
 80039e8:	e019      	b.n	8003a1e <_printf_i+0x102>
 80039ea:	f015 0f40 	tst.w	r5, #64	; 0x40
 80039ee:	6805      	ldr	r5, [r0, #0]
 80039f0:	600b      	str	r3, [r1, #0]
 80039f2:	bf18      	it	ne
 80039f4:	b22d      	sxthne	r5, r5
 80039f6:	e7ef      	b.n	80039d8 <_printf_i+0xbc>
 80039f8:	680b      	ldr	r3, [r1, #0]
 80039fa:	6825      	ldr	r5, [r4, #0]
 80039fc:	1d18      	adds	r0, r3, #4
 80039fe:	6008      	str	r0, [r1, #0]
 8003a00:	0628      	lsls	r0, r5, #24
 8003a02:	d501      	bpl.n	8003a08 <_printf_i+0xec>
 8003a04:	681d      	ldr	r5, [r3, #0]
 8003a06:	e002      	b.n	8003a0e <_printf_i+0xf2>
 8003a08:	0669      	lsls	r1, r5, #25
 8003a0a:	d5fb      	bpl.n	8003a04 <_printf_i+0xe8>
 8003a0c:	881d      	ldrh	r5, [r3, #0]
 8003a0e:	2f6f      	cmp	r7, #111	; 0x6f
 8003a10:	bf0c      	ite	eq
 8003a12:	2308      	moveq	r3, #8
 8003a14:	230a      	movne	r3, #10
 8003a16:	4852      	ldr	r0, [pc, #328]	; (8003b60 <_printf_i+0x244>)
 8003a18:	2100      	movs	r1, #0
 8003a1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a1e:	6866      	ldr	r6, [r4, #4]
 8003a20:	2e00      	cmp	r6, #0
 8003a22:	bfa8      	it	ge
 8003a24:	6821      	ldrge	r1, [r4, #0]
 8003a26:	60a6      	str	r6, [r4, #8]
 8003a28:	bfa4      	itt	ge
 8003a2a:	f021 0104 	bicge.w	r1, r1, #4
 8003a2e:	6021      	strge	r1, [r4, #0]
 8003a30:	b90d      	cbnz	r5, 8003a36 <_printf_i+0x11a>
 8003a32:	2e00      	cmp	r6, #0
 8003a34:	d04d      	beq.n	8003ad2 <_printf_i+0x1b6>
 8003a36:	4616      	mov	r6, r2
 8003a38:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a3c:	fb03 5711 	mls	r7, r3, r1, r5
 8003a40:	5dc7      	ldrb	r7, [r0, r7]
 8003a42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a46:	462f      	mov	r7, r5
 8003a48:	42bb      	cmp	r3, r7
 8003a4a:	460d      	mov	r5, r1
 8003a4c:	d9f4      	bls.n	8003a38 <_printf_i+0x11c>
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d10b      	bne.n	8003a6a <_printf_i+0x14e>
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	07df      	lsls	r7, r3, #31
 8003a56:	d508      	bpl.n	8003a6a <_printf_i+0x14e>
 8003a58:	6923      	ldr	r3, [r4, #16]
 8003a5a:	6861      	ldr	r1, [r4, #4]
 8003a5c:	4299      	cmp	r1, r3
 8003a5e:	bfde      	ittt	le
 8003a60:	2330      	movle	r3, #48	; 0x30
 8003a62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a6a:	1b92      	subs	r2, r2, r6
 8003a6c:	6122      	str	r2, [r4, #16]
 8003a6e:	464b      	mov	r3, r9
 8003a70:	4621      	mov	r1, r4
 8003a72:	4640      	mov	r0, r8
 8003a74:	f8cd a000 	str.w	sl, [sp]
 8003a78:	aa03      	add	r2, sp, #12
 8003a7a:	f7ff fedf 	bl	800383c <_printf_common>
 8003a7e:	3001      	adds	r0, #1
 8003a80:	d14c      	bne.n	8003b1c <_printf_i+0x200>
 8003a82:	f04f 30ff 	mov.w	r0, #4294967295
 8003a86:	b004      	add	sp, #16
 8003a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a8c:	4834      	ldr	r0, [pc, #208]	; (8003b60 <_printf_i+0x244>)
 8003a8e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003a92:	680e      	ldr	r6, [r1, #0]
 8003a94:	6823      	ldr	r3, [r4, #0]
 8003a96:	f856 5b04 	ldr.w	r5, [r6], #4
 8003a9a:	061f      	lsls	r7, r3, #24
 8003a9c:	600e      	str	r6, [r1, #0]
 8003a9e:	d514      	bpl.n	8003aca <_printf_i+0x1ae>
 8003aa0:	07d9      	lsls	r1, r3, #31
 8003aa2:	bf44      	itt	mi
 8003aa4:	f043 0320 	orrmi.w	r3, r3, #32
 8003aa8:	6023      	strmi	r3, [r4, #0]
 8003aaa:	b91d      	cbnz	r5, 8003ab4 <_printf_i+0x198>
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	f023 0320 	bic.w	r3, r3, #32
 8003ab2:	6023      	str	r3, [r4, #0]
 8003ab4:	2310      	movs	r3, #16
 8003ab6:	e7af      	b.n	8003a18 <_printf_i+0xfc>
 8003ab8:	6823      	ldr	r3, [r4, #0]
 8003aba:	f043 0320 	orr.w	r3, r3, #32
 8003abe:	6023      	str	r3, [r4, #0]
 8003ac0:	2378      	movs	r3, #120	; 0x78
 8003ac2:	4828      	ldr	r0, [pc, #160]	; (8003b64 <_printf_i+0x248>)
 8003ac4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ac8:	e7e3      	b.n	8003a92 <_printf_i+0x176>
 8003aca:	065e      	lsls	r6, r3, #25
 8003acc:	bf48      	it	mi
 8003ace:	b2ad      	uxthmi	r5, r5
 8003ad0:	e7e6      	b.n	8003aa0 <_printf_i+0x184>
 8003ad2:	4616      	mov	r6, r2
 8003ad4:	e7bb      	b.n	8003a4e <_printf_i+0x132>
 8003ad6:	680b      	ldr	r3, [r1, #0]
 8003ad8:	6826      	ldr	r6, [r4, #0]
 8003ada:	1d1d      	adds	r5, r3, #4
 8003adc:	6960      	ldr	r0, [r4, #20]
 8003ade:	600d      	str	r5, [r1, #0]
 8003ae0:	0635      	lsls	r5, r6, #24
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	d501      	bpl.n	8003aea <_printf_i+0x1ce>
 8003ae6:	6018      	str	r0, [r3, #0]
 8003ae8:	e002      	b.n	8003af0 <_printf_i+0x1d4>
 8003aea:	0671      	lsls	r1, r6, #25
 8003aec:	d5fb      	bpl.n	8003ae6 <_printf_i+0x1ca>
 8003aee:	8018      	strh	r0, [r3, #0]
 8003af0:	2300      	movs	r3, #0
 8003af2:	4616      	mov	r6, r2
 8003af4:	6123      	str	r3, [r4, #16]
 8003af6:	e7ba      	b.n	8003a6e <_printf_i+0x152>
 8003af8:	680b      	ldr	r3, [r1, #0]
 8003afa:	1d1a      	adds	r2, r3, #4
 8003afc:	600a      	str	r2, [r1, #0]
 8003afe:	681e      	ldr	r6, [r3, #0]
 8003b00:	2100      	movs	r1, #0
 8003b02:	4630      	mov	r0, r6
 8003b04:	6862      	ldr	r2, [r4, #4]
 8003b06:	f000 f82f 	bl	8003b68 <memchr>
 8003b0a:	b108      	cbz	r0, 8003b10 <_printf_i+0x1f4>
 8003b0c:	1b80      	subs	r0, r0, r6
 8003b0e:	6060      	str	r0, [r4, #4]
 8003b10:	6863      	ldr	r3, [r4, #4]
 8003b12:	6123      	str	r3, [r4, #16]
 8003b14:	2300      	movs	r3, #0
 8003b16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b1a:	e7a8      	b.n	8003a6e <_printf_i+0x152>
 8003b1c:	4632      	mov	r2, r6
 8003b1e:	4649      	mov	r1, r9
 8003b20:	4640      	mov	r0, r8
 8003b22:	6923      	ldr	r3, [r4, #16]
 8003b24:	47d0      	blx	sl
 8003b26:	3001      	adds	r0, #1
 8003b28:	d0ab      	beq.n	8003a82 <_printf_i+0x166>
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	079b      	lsls	r3, r3, #30
 8003b2e:	d413      	bmi.n	8003b58 <_printf_i+0x23c>
 8003b30:	68e0      	ldr	r0, [r4, #12]
 8003b32:	9b03      	ldr	r3, [sp, #12]
 8003b34:	4298      	cmp	r0, r3
 8003b36:	bfb8      	it	lt
 8003b38:	4618      	movlt	r0, r3
 8003b3a:	e7a4      	b.n	8003a86 <_printf_i+0x16a>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4632      	mov	r2, r6
 8003b40:	4649      	mov	r1, r9
 8003b42:	4640      	mov	r0, r8
 8003b44:	47d0      	blx	sl
 8003b46:	3001      	adds	r0, #1
 8003b48:	d09b      	beq.n	8003a82 <_printf_i+0x166>
 8003b4a:	3501      	adds	r5, #1
 8003b4c:	68e3      	ldr	r3, [r4, #12]
 8003b4e:	9903      	ldr	r1, [sp, #12]
 8003b50:	1a5b      	subs	r3, r3, r1
 8003b52:	42ab      	cmp	r3, r5
 8003b54:	dcf2      	bgt.n	8003b3c <_printf_i+0x220>
 8003b56:	e7eb      	b.n	8003b30 <_printf_i+0x214>
 8003b58:	2500      	movs	r5, #0
 8003b5a:	f104 0619 	add.w	r6, r4, #25
 8003b5e:	e7f5      	b.n	8003b4c <_printf_i+0x230>
 8003b60:	08004351 	.word	0x08004351
 8003b64:	08004362 	.word	0x08004362

08003b68 <memchr>:
 8003b68:	4603      	mov	r3, r0
 8003b6a:	b510      	push	{r4, lr}
 8003b6c:	b2c9      	uxtb	r1, r1
 8003b6e:	4402      	add	r2, r0
 8003b70:	4293      	cmp	r3, r2
 8003b72:	4618      	mov	r0, r3
 8003b74:	d101      	bne.n	8003b7a <memchr+0x12>
 8003b76:	2000      	movs	r0, #0
 8003b78:	e003      	b.n	8003b82 <memchr+0x1a>
 8003b7a:	7804      	ldrb	r4, [r0, #0]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	428c      	cmp	r4, r1
 8003b80:	d1f6      	bne.n	8003b70 <memchr+0x8>
 8003b82:	bd10      	pop	{r4, pc}

08003b84 <memmove>:
 8003b84:	4288      	cmp	r0, r1
 8003b86:	b510      	push	{r4, lr}
 8003b88:	eb01 0402 	add.w	r4, r1, r2
 8003b8c:	d902      	bls.n	8003b94 <memmove+0x10>
 8003b8e:	4284      	cmp	r4, r0
 8003b90:	4623      	mov	r3, r4
 8003b92:	d807      	bhi.n	8003ba4 <memmove+0x20>
 8003b94:	1e43      	subs	r3, r0, #1
 8003b96:	42a1      	cmp	r1, r4
 8003b98:	d008      	beq.n	8003bac <memmove+0x28>
 8003b9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ba2:	e7f8      	b.n	8003b96 <memmove+0x12>
 8003ba4:	4601      	mov	r1, r0
 8003ba6:	4402      	add	r2, r0
 8003ba8:	428a      	cmp	r2, r1
 8003baa:	d100      	bne.n	8003bae <memmove+0x2a>
 8003bac:	bd10      	pop	{r4, pc}
 8003bae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003bb6:	e7f7      	b.n	8003ba8 <memmove+0x24>

08003bb8 <_free_r>:
 8003bb8:	b538      	push	{r3, r4, r5, lr}
 8003bba:	4605      	mov	r5, r0
 8003bbc:	2900      	cmp	r1, #0
 8003bbe:	d043      	beq.n	8003c48 <_free_r+0x90>
 8003bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bc4:	1f0c      	subs	r4, r1, #4
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	bfb8      	it	lt
 8003bca:	18e4      	addlt	r4, r4, r3
 8003bcc:	f000 f8d0 	bl	8003d70 <__malloc_lock>
 8003bd0:	4a1e      	ldr	r2, [pc, #120]	; (8003c4c <_free_r+0x94>)
 8003bd2:	6813      	ldr	r3, [r2, #0]
 8003bd4:	4610      	mov	r0, r2
 8003bd6:	b933      	cbnz	r3, 8003be6 <_free_r+0x2e>
 8003bd8:	6063      	str	r3, [r4, #4]
 8003bda:	6014      	str	r4, [r2, #0]
 8003bdc:	4628      	mov	r0, r5
 8003bde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003be2:	f000 b8cb 	b.w	8003d7c <__malloc_unlock>
 8003be6:	42a3      	cmp	r3, r4
 8003be8:	d90a      	bls.n	8003c00 <_free_r+0x48>
 8003bea:	6821      	ldr	r1, [r4, #0]
 8003bec:	1862      	adds	r2, r4, r1
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	bf01      	itttt	eq
 8003bf2:	681a      	ldreq	r2, [r3, #0]
 8003bf4:	685b      	ldreq	r3, [r3, #4]
 8003bf6:	1852      	addeq	r2, r2, r1
 8003bf8:	6022      	streq	r2, [r4, #0]
 8003bfa:	6063      	str	r3, [r4, #4]
 8003bfc:	6004      	str	r4, [r0, #0]
 8003bfe:	e7ed      	b.n	8003bdc <_free_r+0x24>
 8003c00:	461a      	mov	r2, r3
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	b10b      	cbz	r3, 8003c0a <_free_r+0x52>
 8003c06:	42a3      	cmp	r3, r4
 8003c08:	d9fa      	bls.n	8003c00 <_free_r+0x48>
 8003c0a:	6811      	ldr	r1, [r2, #0]
 8003c0c:	1850      	adds	r0, r2, r1
 8003c0e:	42a0      	cmp	r0, r4
 8003c10:	d10b      	bne.n	8003c2a <_free_r+0x72>
 8003c12:	6820      	ldr	r0, [r4, #0]
 8003c14:	4401      	add	r1, r0
 8003c16:	1850      	adds	r0, r2, r1
 8003c18:	4283      	cmp	r3, r0
 8003c1a:	6011      	str	r1, [r2, #0]
 8003c1c:	d1de      	bne.n	8003bdc <_free_r+0x24>
 8003c1e:	6818      	ldr	r0, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4401      	add	r1, r0
 8003c24:	6011      	str	r1, [r2, #0]
 8003c26:	6053      	str	r3, [r2, #4]
 8003c28:	e7d8      	b.n	8003bdc <_free_r+0x24>
 8003c2a:	d902      	bls.n	8003c32 <_free_r+0x7a>
 8003c2c:	230c      	movs	r3, #12
 8003c2e:	602b      	str	r3, [r5, #0]
 8003c30:	e7d4      	b.n	8003bdc <_free_r+0x24>
 8003c32:	6820      	ldr	r0, [r4, #0]
 8003c34:	1821      	adds	r1, r4, r0
 8003c36:	428b      	cmp	r3, r1
 8003c38:	bf01      	itttt	eq
 8003c3a:	6819      	ldreq	r1, [r3, #0]
 8003c3c:	685b      	ldreq	r3, [r3, #4]
 8003c3e:	1809      	addeq	r1, r1, r0
 8003c40:	6021      	streq	r1, [r4, #0]
 8003c42:	6063      	str	r3, [r4, #4]
 8003c44:	6054      	str	r4, [r2, #4]
 8003c46:	e7c9      	b.n	8003bdc <_free_r+0x24>
 8003c48:	bd38      	pop	{r3, r4, r5, pc}
 8003c4a:	bf00      	nop
 8003c4c:	2000014c 	.word	0x2000014c

08003c50 <_malloc_r>:
 8003c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c52:	1ccd      	adds	r5, r1, #3
 8003c54:	f025 0503 	bic.w	r5, r5, #3
 8003c58:	3508      	adds	r5, #8
 8003c5a:	2d0c      	cmp	r5, #12
 8003c5c:	bf38      	it	cc
 8003c5e:	250c      	movcc	r5, #12
 8003c60:	2d00      	cmp	r5, #0
 8003c62:	4606      	mov	r6, r0
 8003c64:	db01      	blt.n	8003c6a <_malloc_r+0x1a>
 8003c66:	42a9      	cmp	r1, r5
 8003c68:	d903      	bls.n	8003c72 <_malloc_r+0x22>
 8003c6a:	230c      	movs	r3, #12
 8003c6c:	6033      	str	r3, [r6, #0]
 8003c6e:	2000      	movs	r0, #0
 8003c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c72:	f000 f87d 	bl	8003d70 <__malloc_lock>
 8003c76:	4921      	ldr	r1, [pc, #132]	; (8003cfc <_malloc_r+0xac>)
 8003c78:	680a      	ldr	r2, [r1, #0]
 8003c7a:	4614      	mov	r4, r2
 8003c7c:	b99c      	cbnz	r4, 8003ca6 <_malloc_r+0x56>
 8003c7e:	4f20      	ldr	r7, [pc, #128]	; (8003d00 <_malloc_r+0xb0>)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	b923      	cbnz	r3, 8003c8e <_malloc_r+0x3e>
 8003c84:	4621      	mov	r1, r4
 8003c86:	4630      	mov	r0, r6
 8003c88:	f000 f862 	bl	8003d50 <_sbrk_r>
 8003c8c:	6038      	str	r0, [r7, #0]
 8003c8e:	4629      	mov	r1, r5
 8003c90:	4630      	mov	r0, r6
 8003c92:	f000 f85d 	bl	8003d50 <_sbrk_r>
 8003c96:	1c43      	adds	r3, r0, #1
 8003c98:	d123      	bne.n	8003ce2 <_malloc_r+0x92>
 8003c9a:	230c      	movs	r3, #12
 8003c9c:	4630      	mov	r0, r6
 8003c9e:	6033      	str	r3, [r6, #0]
 8003ca0:	f000 f86c 	bl	8003d7c <__malloc_unlock>
 8003ca4:	e7e3      	b.n	8003c6e <_malloc_r+0x1e>
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	1b5b      	subs	r3, r3, r5
 8003caa:	d417      	bmi.n	8003cdc <_malloc_r+0x8c>
 8003cac:	2b0b      	cmp	r3, #11
 8003cae:	d903      	bls.n	8003cb8 <_malloc_r+0x68>
 8003cb0:	6023      	str	r3, [r4, #0]
 8003cb2:	441c      	add	r4, r3
 8003cb4:	6025      	str	r5, [r4, #0]
 8003cb6:	e004      	b.n	8003cc2 <_malloc_r+0x72>
 8003cb8:	6863      	ldr	r3, [r4, #4]
 8003cba:	42a2      	cmp	r2, r4
 8003cbc:	bf0c      	ite	eq
 8003cbe:	600b      	streq	r3, [r1, #0]
 8003cc0:	6053      	strne	r3, [r2, #4]
 8003cc2:	4630      	mov	r0, r6
 8003cc4:	f000 f85a 	bl	8003d7c <__malloc_unlock>
 8003cc8:	f104 000b 	add.w	r0, r4, #11
 8003ccc:	1d23      	adds	r3, r4, #4
 8003cce:	f020 0007 	bic.w	r0, r0, #7
 8003cd2:	1ac2      	subs	r2, r0, r3
 8003cd4:	d0cc      	beq.n	8003c70 <_malloc_r+0x20>
 8003cd6:	1a1b      	subs	r3, r3, r0
 8003cd8:	50a3      	str	r3, [r4, r2]
 8003cda:	e7c9      	b.n	8003c70 <_malloc_r+0x20>
 8003cdc:	4622      	mov	r2, r4
 8003cde:	6864      	ldr	r4, [r4, #4]
 8003ce0:	e7cc      	b.n	8003c7c <_malloc_r+0x2c>
 8003ce2:	1cc4      	adds	r4, r0, #3
 8003ce4:	f024 0403 	bic.w	r4, r4, #3
 8003ce8:	42a0      	cmp	r0, r4
 8003cea:	d0e3      	beq.n	8003cb4 <_malloc_r+0x64>
 8003cec:	1a21      	subs	r1, r4, r0
 8003cee:	4630      	mov	r0, r6
 8003cf0:	f000 f82e 	bl	8003d50 <_sbrk_r>
 8003cf4:	3001      	adds	r0, #1
 8003cf6:	d1dd      	bne.n	8003cb4 <_malloc_r+0x64>
 8003cf8:	e7cf      	b.n	8003c9a <_malloc_r+0x4a>
 8003cfa:	bf00      	nop
 8003cfc:	2000014c 	.word	0x2000014c
 8003d00:	20000150 	.word	0x20000150

08003d04 <_realloc_r>:
 8003d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d06:	4607      	mov	r7, r0
 8003d08:	4614      	mov	r4, r2
 8003d0a:	460e      	mov	r6, r1
 8003d0c:	b921      	cbnz	r1, 8003d18 <_realloc_r+0x14>
 8003d0e:	4611      	mov	r1, r2
 8003d10:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003d14:	f7ff bf9c 	b.w	8003c50 <_malloc_r>
 8003d18:	b922      	cbnz	r2, 8003d24 <_realloc_r+0x20>
 8003d1a:	f7ff ff4d 	bl	8003bb8 <_free_r>
 8003d1e:	4625      	mov	r5, r4
 8003d20:	4628      	mov	r0, r5
 8003d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d24:	f000 f830 	bl	8003d88 <_malloc_usable_size_r>
 8003d28:	42a0      	cmp	r0, r4
 8003d2a:	d20f      	bcs.n	8003d4c <_realloc_r+0x48>
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	4638      	mov	r0, r7
 8003d30:	f7ff ff8e 	bl	8003c50 <_malloc_r>
 8003d34:	4605      	mov	r5, r0
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d0f2      	beq.n	8003d20 <_realloc_r+0x1c>
 8003d3a:	4631      	mov	r1, r6
 8003d3c:	4622      	mov	r2, r4
 8003d3e:	f7ff fbeb 	bl	8003518 <memcpy>
 8003d42:	4631      	mov	r1, r6
 8003d44:	4638      	mov	r0, r7
 8003d46:	f7ff ff37 	bl	8003bb8 <_free_r>
 8003d4a:	e7e9      	b.n	8003d20 <_realloc_r+0x1c>
 8003d4c:	4635      	mov	r5, r6
 8003d4e:	e7e7      	b.n	8003d20 <_realloc_r+0x1c>

08003d50 <_sbrk_r>:
 8003d50:	b538      	push	{r3, r4, r5, lr}
 8003d52:	2300      	movs	r3, #0
 8003d54:	4d05      	ldr	r5, [pc, #20]	; (8003d6c <_sbrk_r+0x1c>)
 8003d56:	4604      	mov	r4, r0
 8003d58:	4608      	mov	r0, r1
 8003d5a:	602b      	str	r3, [r5, #0]
 8003d5c:	f7fd fd0c 	bl	8001778 <_sbrk>
 8003d60:	1c43      	adds	r3, r0, #1
 8003d62:	d102      	bne.n	8003d6a <_sbrk_r+0x1a>
 8003d64:	682b      	ldr	r3, [r5, #0]
 8003d66:	b103      	cbz	r3, 8003d6a <_sbrk_r+0x1a>
 8003d68:	6023      	str	r3, [r4, #0]
 8003d6a:	bd38      	pop	{r3, r4, r5, pc}
 8003d6c:	20000228 	.word	0x20000228

08003d70 <__malloc_lock>:
 8003d70:	4801      	ldr	r0, [pc, #4]	; (8003d78 <__malloc_lock+0x8>)
 8003d72:	f000 b811 	b.w	8003d98 <__retarget_lock_acquire_recursive>
 8003d76:	bf00      	nop
 8003d78:	20000230 	.word	0x20000230

08003d7c <__malloc_unlock>:
 8003d7c:	4801      	ldr	r0, [pc, #4]	; (8003d84 <__malloc_unlock+0x8>)
 8003d7e:	f000 b80c 	b.w	8003d9a <__retarget_lock_release_recursive>
 8003d82:	bf00      	nop
 8003d84:	20000230 	.word	0x20000230

08003d88 <_malloc_usable_size_r>:
 8003d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d8c:	1f18      	subs	r0, r3, #4
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	bfbc      	itt	lt
 8003d92:	580b      	ldrlt	r3, [r1, r0]
 8003d94:	18c0      	addlt	r0, r0, r3
 8003d96:	4770      	bx	lr

08003d98 <__retarget_lock_acquire_recursive>:
 8003d98:	4770      	bx	lr

08003d9a <__retarget_lock_release_recursive>:
 8003d9a:	4770      	bx	lr

08003d9c <_init>:
 8003d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9e:	bf00      	nop
 8003da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003da2:	bc08      	pop	{r3}
 8003da4:	469e      	mov	lr, r3
 8003da6:	4770      	bx	lr

08003da8 <_fini>:
 8003da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003daa:	bf00      	nop
 8003dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dae:	bc08      	pop	{r3}
 8003db0:	469e      	mov	lr, r3
 8003db2:	4770      	bx	lr
