# Reading F:/EngineeringProgramFiles/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do dac7512_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying F:\EngineeringProgramFiles\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:\EngineeringProgramFiles\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub/DAC7512_Q11 {D:/GitHub/DAC7512_Q11/dac7512.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dac7512
# 
# Top level modules:
# 	dac7512
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub/DAC7512_Q11/simulation/modelsim {D:/GitHub/DAC7512_Q11/simulation/modelsim/dac7512.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dac7512_vlg_tst
# 
# Top level modules:
# 	dac7512_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs="+acc" dac7512_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps dac7512_vlg_tst 
# Loading work.dac7512_vlg_tst
# Loading work.dac7512
# ** Error: (vsim-3063) D:/GitHub/DAC7512_Q11/simulation/modelsim/dac7512.vt(52): Port 'data' not found in the connected module (2nd connection).
# 
#         Region: /dac7512_vlg_tst/i1
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./dac7512_run_msim_rtl_verilog.do PAUSED at line 12
