vhdl xil_defaultlib  \
"../../../bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_sim_netlist.vhdl" \
"../../../bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/sim/TOP_block_rst_ps7_0_200M_0.vhd" \
"../../../bd/TOP_block/ip/TOP_block_RunControl_AXI_0_0/sim/TOP_block_RunControl_AXI_0_0.vhd" \
"../../../bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0_sim_netlist.vhdl" \
"../../../bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/sim/TOP_block_axi_uartlite_1_0.vhd" \
"../../../bd/TOP_block/sim/TOP_block.vhd" \
"../../../bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_sim_netlist.vhdl" \
"../../../../MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_sim_netlist.vhdl" \
"../../../../MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_1/TOP_block_xbar_1_sim_netlist.vhdl" \
"../../../../MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_us_0/TOP_block_auto_us_0_sim_netlist.vhdl" \
"../../../../MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_us_1/TOP_block_auto_us_1_sim_netlist.vhdl" \
"../../../../MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_sim_netlist.vhdl" \
"../../../../MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_1_0/sim/TOP_block_rst_ps7_0_200M_1_0.vhd" \
"../../../../MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1_sim_netlist.vhdl" \

nosort
