;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CS_1
CS_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
CS_1__0__MASK EQU 0x10
CS_1__0__PC EQU CYREG_PRT12_PC4
CS_1__0__PORT EQU 12
CS_1__0__SHIFT EQU 4
CS_1__AG EQU CYREG_PRT12_AG
CS_1__BIE EQU CYREG_PRT12_BIE
CS_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CS_1__BYP EQU CYREG_PRT12_BYP
CS_1__DM0 EQU CYREG_PRT12_DM0
CS_1__DM1 EQU CYREG_PRT12_DM1
CS_1__DM2 EQU CYREG_PRT12_DM2
CS_1__DR EQU CYREG_PRT12_DR
CS_1__INP_DIS EQU CYREG_PRT12_INP_DIS
CS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CS_1__MASK EQU 0x10
CS_1__PORT EQU 12
CS_1__PRT EQU CYREG_PRT12_PRT
CS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CS_1__PS EQU CYREG_PRT12_PS
CS_1__SHIFT EQU 4
CS_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CS_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CS_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CS_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CS_1__SLW EQU CYREG_PRT12_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; DMA_1
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 0
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 0
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; PWM_B
PWM_B_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_B_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_B_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_B_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_B_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_B_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_B_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_B_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_B_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_B_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_B_PWMHW__PM_ACT_MSK EQU 0x01
PWM_B_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_B_PWMHW__PM_STBY_MSK EQU 0x01
PWM_B_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_B_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_B_PWMHW__SR0 EQU CYREG_TMR0_SR0

; PWM_G
PWM_G_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_G_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_G_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_G_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_G_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_G_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_G_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_G_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_G_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_G_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_G_PWMHW__PM_ACT_MSK EQU 0x02
PWM_G_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_G_PWMHW__PM_STBY_MSK EQU 0x02
PWM_G_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_G_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_G_PWMHW__SR0 EQU CYREG_TMR1_SR0

; PWM_R
PWM_R_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWM_R_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWM_R_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWM_R_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWM_R_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWM_R_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWM_R_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWM_R_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWM_R_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWM_R_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_R_PWMHW__PM_ACT_MSK EQU 0x04
PWM_R_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_R_PWMHW__PM_STBY_MSK EQU 0x04
PWM_R_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWM_R_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWM_R_PWMHW__SR0 EQU CYREG_TMR2_SR0

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_1__0__MASK EQU 0x08
Pin_1__0__PC EQU CYREG_PRT0_PC3
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 3
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x08
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 3
Pin_1__SLW EQU CYREG_PRT0_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_2__0__MASK EQU 0x01
Pin_2__0__PC EQU CYREG_PRT0_PC0
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 0
Pin_2__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_2__1__MASK EQU 0x02
Pin_2__1__PC EQU CYREG_PRT0_PC1
Pin_2__1__PORT EQU 0
Pin_2__1__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x03
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 0
Pin_2__SLW EQU CYREG_PRT0_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT1_PC2
Pin_3__0__PORT EQU 1
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT1_AG
Pin_3__AMUX EQU CYREG_PRT1_AMUX
Pin_3__BIE EQU CYREG_PRT1_BIE
Pin_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_3__BYP EQU CYREG_PRT1_BYP
Pin_3__CTL EQU CYREG_PRT1_CTL
Pin_3__DM0 EQU CYREG_PRT1_DM0
Pin_3__DM1 EQU CYREG_PRT1_DM1
Pin_3__DM2 EQU CYREG_PRT1_DM2
Pin_3__DR EQU CYREG_PRT1_DR
Pin_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 1
Pin_3__PRT EQU CYREG_PRT1_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_3__PS EQU CYREG_PRT1_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT1_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_4__0__MASK EQU 0x10
Pin_4__0__PC EQU CYREG_PRT1_PC4
Pin_4__0__PORT EQU 1
Pin_4__0__SHIFT EQU 4
Pin_4__AG EQU CYREG_PRT1_AG
Pin_4__AMUX EQU CYREG_PRT1_AMUX
Pin_4__BIE EQU CYREG_PRT1_BIE
Pin_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_4__BYP EQU CYREG_PRT1_BYP
Pin_4__CTL EQU CYREG_PRT1_CTL
Pin_4__DM0 EQU CYREG_PRT1_DM0
Pin_4__DM1 EQU CYREG_PRT1_DM1
Pin_4__DM2 EQU CYREG_PRT1_DM2
Pin_4__DR EQU CYREG_PRT1_DR
Pin_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_4__MASK EQU 0x10
Pin_4__PORT EQU 1
Pin_4__PRT EQU CYREG_PRT1_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_4__PS EQU CYREG_PRT1_PS
Pin_4__SHIFT EQU 4
Pin_4__SLW EQU CYREG_PRT1_SLW

; Pin_5
Pin_5__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_5__0__MASK EQU 0x20
Pin_5__0__PC EQU CYREG_PRT1_PC5
Pin_5__0__PORT EQU 1
Pin_5__0__SHIFT EQU 5
Pin_5__AG EQU CYREG_PRT1_AG
Pin_5__AMUX EQU CYREG_PRT1_AMUX
Pin_5__BIE EQU CYREG_PRT1_BIE
Pin_5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_5__BYP EQU CYREG_PRT1_BYP
Pin_5__CTL EQU CYREG_PRT1_CTL
Pin_5__DM0 EQU CYREG_PRT1_DM0
Pin_5__DM1 EQU CYREG_PRT1_DM1
Pin_5__DM2 EQU CYREG_PRT1_DM2
Pin_5__DR EQU CYREG_PRT1_DR
Pin_5__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_5__MASK EQU 0x20
Pin_5__PORT EQU 1
Pin_5__PRT EQU CYREG_PRT1_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_5__PS EQU CYREG_PRT1_PS
Pin_5__SHIFT EQU 5
Pin_5__SLW EQU CYREG_PRT1_SLW

; Pin_6
Pin_6__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_6__0__MASK EQU 0x40
Pin_6__0__PC EQU CYREG_PRT1_PC6
Pin_6__0__PORT EQU 1
Pin_6__0__SHIFT EQU 6
Pin_6__AG EQU CYREG_PRT1_AG
Pin_6__AMUX EQU CYREG_PRT1_AMUX
Pin_6__BIE EQU CYREG_PRT1_BIE
Pin_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_6__BYP EQU CYREG_PRT1_BYP
Pin_6__CTL EQU CYREG_PRT1_CTL
Pin_6__DM0 EQU CYREG_PRT1_DM0
Pin_6__DM1 EQU CYREG_PRT1_DM1
Pin_6__DM2 EQU CYREG_PRT1_DM2
Pin_6__DR EQU CYREG_PRT1_DR
Pin_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_6__MASK EQU 0x40
Pin_6__PORT EQU 1
Pin_6__PRT EQU CYREG_PRT1_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_6__PS EQU CYREG_PRT1_PS
Pin_6__SHIFT EQU 6
Pin_6__SLW EQU CYREG_PRT1_SLW

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
MISO_1__0__MASK EQU 0x04
MISO_1__0__PC EQU CYREG_PRT12_PC2
MISO_1__0__PORT EQU 12
MISO_1__0__SHIFT EQU 2
MISO_1__AG EQU CYREG_PRT12_AG
MISO_1__BIE EQU CYREG_PRT12_BIE
MISO_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO_1__BYP EQU CYREG_PRT12_BYP
MISO_1__DM0 EQU CYREG_PRT12_DM0
MISO_1__DM1 EQU CYREG_PRT12_DM1
MISO_1__DM2 EQU CYREG_PRT12_DM2
MISO_1__DR EQU CYREG_PRT12_DR
MISO_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO_1__MASK EQU 0x04
MISO_1__PORT EQU 12
MISO_1__PRT EQU CYREG_PRT12_PRT
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO_1__PS EQU CYREG_PRT12_PS
MISO_1__SHIFT EQU 2
MISO_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO_1__SLW EQU CYREG_PRT12_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
MOSI_1__0__MASK EQU 0x08
MOSI_1__0__PC EQU CYREG_PRT2_PC3
MOSI_1__0__PORT EQU 2
MOSI_1__0__SHIFT EQU 3
MOSI_1__AG EQU CYREG_PRT2_AG
MOSI_1__AMUX EQU CYREG_PRT2_AMUX
MOSI_1__BIE EQU CYREG_PRT2_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT2_BYP
MOSI_1__CTL EQU CYREG_PRT2_CTL
MOSI_1__DM0 EQU CYREG_PRT2_DM0
MOSI_1__DM1 EQU CYREG_PRT2_DM1
MOSI_1__DM2 EQU CYREG_PRT2_DM2
MOSI_1__DR EQU CYREG_PRT2_DR
MOSI_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI_1__MASK EQU 0x08
MOSI_1__PORT EQU 2
MOSI_1__PRT EQU CYREG_PRT2_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT2_PS
MOSI_1__SHIFT EQU 3
MOSI_1__SLW EQU CYREG_PRT2_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SCLK_1__0__MASK EQU 0x08
SCLK_1__0__PC EQU CYREG_PRT12_PC3
SCLK_1__0__PORT EQU 12
SCLK_1__0__SHIFT EQU 3
SCLK_1__AG EQU CYREG_PRT12_AG
SCLK_1__BIE EQU CYREG_PRT12_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT12_BYP
SCLK_1__DM0 EQU CYREG_PRT12_DM0
SCLK_1__DM1 EQU CYREG_PRT12_DM1
SCLK_1__DM2 EQU CYREG_PRT12_DM2
SCLK_1__DR EQU CYREG_PRT12_DR
SCLK_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_1__MASK EQU 0x08
SCLK_1__PORT EQU 12
SCLK_1__PRT EQU CYREG_PRT12_PRT
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT12_PS
SCLK_1__SHIFT EQU 3
SCLK_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_1__SLW EQU CYREG_PRT12_SLW

; SPIM_1
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02
SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_1_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIM_1_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_1_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_1_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x08
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 3
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; pin_rgb_b
pin_rgb_b__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
pin_rgb_b__0__MASK EQU 0x02
pin_rgb_b__0__PC EQU CYREG_PRT2_PC1
pin_rgb_b__0__PORT EQU 2
pin_rgb_b__0__SHIFT EQU 1
pin_rgb_b__AG EQU CYREG_PRT2_AG
pin_rgb_b__AMUX EQU CYREG_PRT2_AMUX
pin_rgb_b__BIE EQU CYREG_PRT2_BIE
pin_rgb_b__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_rgb_b__BYP EQU CYREG_PRT2_BYP
pin_rgb_b__CTL EQU CYREG_PRT2_CTL
pin_rgb_b__DM0 EQU CYREG_PRT2_DM0
pin_rgb_b__DM1 EQU CYREG_PRT2_DM1
pin_rgb_b__DM2 EQU CYREG_PRT2_DM2
pin_rgb_b__DR EQU CYREG_PRT2_DR
pin_rgb_b__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_rgb_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_rgb_b__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_rgb_b__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_rgb_b__MASK EQU 0x02
pin_rgb_b__PORT EQU 2
pin_rgb_b__PRT EQU CYREG_PRT2_PRT
pin_rgb_b__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_rgb_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_rgb_b__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_rgb_b__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_rgb_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_rgb_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_rgb_b__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_rgb_b__PS EQU CYREG_PRT2_PS
pin_rgb_b__SHIFT EQU 1
pin_rgb_b__SLW EQU CYREG_PRT2_SLW

; pin_rgb_g
pin_rgb_g__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
pin_rgb_g__0__MASK EQU 0x04
pin_rgb_g__0__PC EQU CYREG_PRT0_PC2
pin_rgb_g__0__PORT EQU 0
pin_rgb_g__0__SHIFT EQU 2
pin_rgb_g__AG EQU CYREG_PRT0_AG
pin_rgb_g__AMUX EQU CYREG_PRT0_AMUX
pin_rgb_g__BIE EQU CYREG_PRT0_BIE
pin_rgb_g__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pin_rgb_g__BYP EQU CYREG_PRT0_BYP
pin_rgb_g__CTL EQU CYREG_PRT0_CTL
pin_rgb_g__DM0 EQU CYREG_PRT0_DM0
pin_rgb_g__DM1 EQU CYREG_PRT0_DM1
pin_rgb_g__DM2 EQU CYREG_PRT0_DM2
pin_rgb_g__DR EQU CYREG_PRT0_DR
pin_rgb_g__INP_DIS EQU CYREG_PRT0_INP_DIS
pin_rgb_g__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pin_rgb_g__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pin_rgb_g__LCD_EN EQU CYREG_PRT0_LCD_EN
pin_rgb_g__MASK EQU 0x04
pin_rgb_g__PORT EQU 0
pin_rgb_g__PRT EQU CYREG_PRT0_PRT
pin_rgb_g__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pin_rgb_g__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pin_rgb_g__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pin_rgb_g__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pin_rgb_g__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pin_rgb_g__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pin_rgb_g__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pin_rgb_g__PS EQU CYREG_PRT0_PS
pin_rgb_g__SHIFT EQU 2
pin_rgb_g__SLW EQU CYREG_PRT0_SLW

; pin_rgb_r
pin_rgb_r__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
pin_rgb_r__0__MASK EQU 0x80
pin_rgb_r__0__PC EQU CYREG_PRT2_PC7
pin_rgb_r__0__PORT EQU 2
pin_rgb_r__0__SHIFT EQU 7
pin_rgb_r__AG EQU CYREG_PRT2_AG
pin_rgb_r__AMUX EQU CYREG_PRT2_AMUX
pin_rgb_r__BIE EQU CYREG_PRT2_BIE
pin_rgb_r__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_rgb_r__BYP EQU CYREG_PRT2_BYP
pin_rgb_r__CTL EQU CYREG_PRT2_CTL
pin_rgb_r__DM0 EQU CYREG_PRT2_DM0
pin_rgb_r__DM1 EQU CYREG_PRT2_DM1
pin_rgb_r__DM2 EQU CYREG_PRT2_DM2
pin_rgb_r__DR EQU CYREG_PRT2_DR
pin_rgb_r__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_rgb_r__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_rgb_r__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_rgb_r__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_rgb_r__MASK EQU 0x80
pin_rgb_r__PORT EQU 2
pin_rgb_r__PRT EQU CYREG_PRT2_PRT
pin_rgb_r__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_rgb_r__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_rgb_r__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_rgb_r__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_rgb_r__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_rgb_r__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_rgb_r__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_rgb_r__PS EQU CYREG_PRT2_PS
pin_rgb_r__SHIFT EQU 7
pin_rgb_r__SLW EQU CYREG_PRT2_SLW

; push_button
push_button__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
push_button__0__MASK EQU 0x04
push_button__0__PC EQU CYREG_PRT2_PC2
push_button__0__PORT EQU 2
push_button__0__SHIFT EQU 2
push_button__AG EQU CYREG_PRT2_AG
push_button__AMUX EQU CYREG_PRT2_AMUX
push_button__BIE EQU CYREG_PRT2_BIE
push_button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
push_button__BYP EQU CYREG_PRT2_BYP
push_button__CTL EQU CYREG_PRT2_CTL
push_button__DM0 EQU CYREG_PRT2_DM0
push_button__DM1 EQU CYREG_PRT2_DM1
push_button__DM2 EQU CYREG_PRT2_DM2
push_button__DR EQU CYREG_PRT2_DR
push_button__INP_DIS EQU CYREG_PRT2_INP_DIS
push_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
push_button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
push_button__LCD_EN EQU CYREG_PRT2_LCD_EN
push_button__MASK EQU 0x04
push_button__PORT EQU 2
push_button__PRT EQU CYREG_PRT2_PRT
push_button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
push_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
push_button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
push_button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
push_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
push_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
push_button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
push_button__PS EQU CYREG_PRT2_PS
push_button__SHIFT EQU 2
push_button__SLW EQU CYREG_PRT2_SLW

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
