// Seed: 1584558902
module module_0 ();
  always id_1 = 1'b0;
  always begin : LABEL_0
    id_1 <= 1'b0 == id_1;
  end
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6 = 1'b0 * 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wor  id_3
);
  module_0 modCall_1 ();
endmodule
