#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jul 13 10:30:00 2019
# Process ID: 4776
# Current directory: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12888 C:\Users\AshanWarnakulasuriya\Desktop\Mphil\20180916\done_edited\done_edited.xpr
# Log file: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/vivado.log
# Journal file: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 724.293 ; gain = 146.805
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.sdk -hwspec C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.sdk -hwspec C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:axi_lite_slave:1.0 - axi_lite_slave_0
Adding component instance block -- xilinx.com:module_ref:adc:1.0 - adc_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_slave_0/interrupt(intr) and /adc_0/recieve_ready(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_slave_0/interrupt(intr) and /axi_gpio_1/gpio_io_i(undef)
Successfully read diagram <design_1> from BD file <C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:31 . Memory (MB): peak = 996.180 ; gain = 0.000
