Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:49:14 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_65_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum9_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.918ns (26.937%)  route 2.490ns (73.063%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 6.844 - 4.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.436ns (routing 1.576ns, distribution 0.860ns)
  Clock Net Delay (Destination): 2.184ns (routing 1.429ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8410, routed)        2.436     3.387    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y172       FDCE                                         r  Delay1No29_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y172       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.465 r  Delay1No29_instance/Y_reg[8]/Q
                         net (fo=6, routed)           0.574     4.039    Delay1No28_instance/Delay1No29_out[8]
    SLICE_X130Y207       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     4.138 r  Delay1No28_instance/geqOp_carry_i_12__10/O
                         net (fo=1, routed)           0.007     4.145    Sum9_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X130Y207       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.298 r  Sum9_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.324    Sum9_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y208       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.339 r  Sum9_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.365    Sum9_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y209       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.417 r  Sum9_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.261     4.678    Delay1No28_instance/CO[0]
    SLICE_X130Y214       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     4.814 r  Delay1No28_instance/shiftedFracY_d1[32]_i_16__10/O
                         net (fo=2, routed)           0.215     5.029    Delay1No28_instance/Sum9_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X131Y213       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.153 r  Delay1No28_instance/shiftedFracY_d1[32]_i_9__10/O
                         net (fo=3, routed)           0.089     5.242    Delay1No28_instance/shiftedFracY_d1[32]_i_9__10_n_0
    SLICE_X130Y213       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.277 r  Delay1No28_instance/shiftedFracY_d1[12]_i_3__10/O
                         net (fo=34, routed)          0.561     5.838    Delay1No29_instance/shiftVal__5[0]
    SLICE_X126Y210       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.926 r  Delay1No29_instance/shiftedFracY_d1[17]_i_3__10/O
                         net (fo=5, routed)           0.337     6.263    Delay1No29_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X127Y213       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     6.313 r  Delay1No29_instance/shiftedFracY_d1[29]_i_2__10/O
                         net (fo=2, routed)           0.322     6.635    Delay1No28_instance/Y_reg[26]_0[6]
    SLICE_X126Y214       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.723 r  Delay1No28_instance/shiftedFracY_d1[13]_i_1__10/O
                         net (fo=1, routed)           0.072     6.795    Sum9_2_impl_instance/FPAddSubOp_instance/D[2]
    SLICE_X126Y214       FDRE                                         r  Sum9_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8410, routed)        2.184     6.844    Sum9_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y214       FDRE                                         r  Sum9_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.438     7.282    
                         clock uncertainty           -0.035     7.246    
    SLICE_X126Y214       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.271    Sum9_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.477    




