#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec 18 11:41:56 2020
# Process ID: 6708
# Current directory: F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1
# Command line: vivado.exe -log NEXYS4_DDR.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NEXYS4_DDR.tcl
# Log file: F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/NEXYS4_DDR.vds
# Journal file: F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NEXYS4_DDR.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1032.199 ; gain = 0.000
Command: synth_design -top NEXYS4_DDR -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NEXYS4_DDR' [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (1#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sigma' [F:/Vivado/Downloads/activecore/designs/rtl/sigma/hw/sigma.sv:12]
	Parameter CPU bound to: riscv_1stage - type: string 
	Parameter UDM_BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter UDM_RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter delay_test_flag bound to: 0 - type: integer 
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter mem_size bound to: 8192 - type: integer 
	Parameter CSR_LED_ADDR bound to: -2147483648 - type: integer 
	Parameter CSR_SW_ADDR bound to: -2147483644 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reset_sync' [F:/Vivado/Downloads/activecore/designs/rtl/reset_sync/reset_sync.v:1]
	Parameter SYNC_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_sync' (2#1) [F:/Vivado/Downloads/activecore/designs/rtl/reset_sync/reset_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [F:/Vivado/Downloads/activecore/designs/rtl/debouncer/debouncer.v:10]
	Parameter FACTOR_POW bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [F:/Vivado/Downloads/activecore/designs/rtl/debouncer/debouncer.v:10]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'sigma_tile' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:19]
	Parameter corenum bound to: 0 - type: integer 
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter mem_size bound to: 8192 - type: integer 
	Parameter CPU bound to: riscv_1stage - type: string 
	Parameter PATH_THROUGH bound to: YES - type: string 
	Parameter SW_RESET_DEFAULT bound to: 0 - type: integer 
	Parameter IRQ_NUM_POW bound to: 4 - type: integer 
	Parameter XIF_BITSEL bound to: 31 - type: integer 
	Parameter SFR_BITSEL bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'riscv_1stage' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:2513]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:2262]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:2606]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:2801]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:2812]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:2959]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:3055]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:3104]
INFO: [Synth 8-6155] done synthesizing module 'riscv_1stage' (4#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv:9]
WARNING: [Synth 8-689] width (36) of port connection 'irq_fifo_genfifo_rdata_bi' does not match port width (8) of module 'riscv_1stage' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:94]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (4#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (4#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'arb_2m3s' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv:12]
	Parameter SFR_BITSEL bound to: 20 - type: integer 
	Parameter XIF_BITSEL bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arb_2m3s' (5#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv:12]
INFO: [Synth 8-6157] synthesizing module 'irq_adapter' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
	Parameter IRQ_NUM_POW bound to: 4 - type: integer 
	Parameter IRQ_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'irq_adapter' (6#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ram_dual_memsplit' [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual_memsplit.v:1]
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter dat_width bound to: 32 - type: integer 
	Parameter adr_width bound to: 30 - type: integer 
	Parameter mem_size bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dual' [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual.v:1]
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter dat_width bound to: 32 - type: integer 
	Parameter adr_width bound to: 30 - type: integer 
	Parameter mem_size bound to: 8192 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../sigma/sw/benchmarks/heartbeat_variable.riscv.hex'; please make sure the file is added to project and has read permission, ignoring [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ram_dual' (7#1) [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'adr0_i' does not match port width (30) of module 'ram_dual' [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual_memsplit.v:63]
WARNING: [Synth 8-689] width (32) of port connection 'adr1_i' does not match port width (30) of module 'ram_dual' [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual_memsplit.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ram_dual_memsplit' (8#1) [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual_memsplit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sfr' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:18]
	Parameter corenum bound to: 0 - type: integer 
	Parameter SW_RESET_DEFAULT bound to: 0 - type: integer 
	Parameter IRQ_NUM_POW bound to: 4 - type: integer 
	Parameter IDCODE_ADDR bound to: 8'b00000000 
	Parameter CTRL_ADDR bound to: 8'b00000100 
	Parameter CORENUM_ADDR bound to: 8'b00001000 
	Parameter IRQ_EN_ADDR bound to: 8'b00010000 
	Parameter SGI_ADDR bound to: 8'b00010100 
	Parameter TIMER_CTRL_ADDR bound to: 8'b00100000 
	Parameter TIMER_PERIOD_ADDR bound to: 8'b00100100 
	Parameter ENB_MONITOR bound to: 8'b00101100 
	Parameter COUNT bound to: 8'b00111100 
	Parameter CLR bound to: 8'b01001100 
	Parameter SFR_RAM_ADDR bound to: 2097152 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dual__parameterized0' [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual.v:1]
	Parameter mem_init bound to: NO - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: nodata_out.hex - type: string 
	Parameter dat_width bound to: 96 - type: integer 
	Parameter adr_width bound to: 20 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dual__parameterized0' (8#1) [F:/Vivado/Downloads/activecore/designs/rtl/ram/ram_dual.v:1]
WARNING: [Synth 8-689] width (96) of port connection 'adr0_i' does not match port width (20) of module 'ram_dual__parameterized0' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:92]
WARNING: [Synth 8-689] width (1) of port connection 'dat0_o' does not match port width (96) of module 'ram_dual__parameterized0' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:94]
WARNING: [Synth 8-689] width (33) of port connection 'adr1_i' does not match port width (20) of module 'ram_dual__parameterized0' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:97]
WARNING: [Synth 8-689] width (1) of port connection 'dat1_o' does not match port width (96) of module 'ram_dual__parameterized0' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:99]
WARNING: [Synth 8-6090] variable 'i' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:193]
INFO: [Synth 8-6155] done synthesizing module 'sfr' (9#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'sigma_tile' (10#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv:19]
WARNING: [Synth 8-689] width (36) of port connection 'irq_debounced_bi' does not match port width (16) of module 'sigma_tile' [F:/Vivado/Downloads/activecore/designs/rtl/sigma/hw/sigma.sv:69]
INFO: [Synth 8-6157] synthesizing module 'udm' [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/udm.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/uart_rx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_NOSYNC bound to: 4'b0000 
	Parameter ST_NOSYNC_WAIT1_1 bound to: 4'b0001 
	Parameter ST_NOSYNC_WAIT0_2 bound to: 4'b0010 
	Parameter ST_NOSYNC_WAIT1_3 bound to: 4'b0011 
	Parameter ST_NOSYNC_WAIT0_4 bound to: 4'b0100 
	Parameter ST_NOSYNC_WAIT1_5 bound to: 4'b0101 
	Parameter ST_NOSYNC_WAIT0_6 bound to: 4'b0110 
	Parameter ST_NOSYNC_WAIT1_7 bound to: 4'b0111 
	Parameter ST_NOSYNC_WAIT0_8 bound to: 4'b1000 
	Parameter ST_NOSYNC_WAIT_STOP bound to: 4'b1001 
	Parameter ST_SYNC bound to: 4'b1010 
	Parameter ST_SYNC_WAIT_START bound to: 4'b1011 
	Parameter ST_SYNC_RX_DATA bound to: 4'b1100 
	Parameter ST_SYNC_WAIT_STOP bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/uart_rx.v:68]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (11#1) [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/uart_tx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_IDLE bound to: 8'b00000000 
	Parameter ST_START bound to: 8'b00000001 
	Parameter ST_TX_DATA bound to: 8'b00000010 
	Parameter ST_STOP bound to: 8'b00000011 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/uart_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (12#1) [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/uart_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'udm_controller' [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/udm_controller.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter SYNC_BYTE bound to: 8'b01010101 
	Parameter ESCAPE_BYTE bound to: 8'b01011010 
	Parameter TRX_WR_SUCC_BYTE bound to: 8'b00000000 
	Parameter TRX_ERR_ACK_BYTE bound to: 8'b00000001 
	Parameter TRX_ERR_RESP_BYTE bound to: 8'b00000010 
	Parameter TRX_IRQ_BYTE bound to: 8'b10000000 
	Parameter IDCODE_CMD bound to: 8'b00000000 
	Parameter RST_CMD bound to: 8'b10000000 
	Parameter nRST_CMD bound to: 8'b11000000 
	Parameter WR_INC_CMD bound to: 8'b10000001 
	Parameter RD_INC_CMD bound to: 8'b10000010 
	Parameter WR_NOINC_CMD bound to: 8'b10000011 
	Parameter RD_NOINC_CMD bound to: 8'b10000100 
	Parameter IDLE bound to: 8'b00000000 
	Parameter FETCH_ADDR bound to: 8'b00000001 
	Parameter FETCH_LENGTH bound to: 8'b00000010 
	Parameter FETCH_DATA bound to: 8'b00000011 
	Parameter WAIT_ACK bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00000101 
	Parameter TX_RDATA bound to: 8'b00000110 
	Parameter WAIT_TX bound to: 8'b00000111 
	Parameter WAIT_RESP bound to: 8'b00001000 
INFO: [Synth 8-6155] done synthesizing module 'udm_controller' (13#1) [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/udm_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'udm' (14#1) [F:/Vivado/Downloads/activecore/designs/rtl/udm/hdl/udm.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sigma' (15#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma/hw/sigma.sv:12]
WARNING: [Synth 8-689] width (16) of port connection 'gpio_bo' does not match port width (32) of module 'sigma' [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'NEXYS4_DDR' (16#1) [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.633 ; gain = 79.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.633 ; gain = 79.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.633 ; gain = 79.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1111.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk'
WARNING: [Vivado 12-584] No ports matched ''. [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/sys_clk/sys_clk/sys_clk_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/sys_clk/sys_clk/sys_clk_in_context.xdc:4]
Finished Parsing XDC File [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk'
Parsing XDC File [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.xdc]
Finished Parsing XDC File [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEXYS4_DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEXYS4_DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1247.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1247.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.535 ; gain = 215.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.535 ; gain = 215.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/sys_clk/sys_clk/sys_clk_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-6708-DESKTOP-D7RM7IV/sys_clk/sys_clk/sys_clk_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for sys_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.535 ; gain = 215.336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udm_controller'
INFO: [Synth 8-3971] The signal "ram_dual:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_dual__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'testmem_host_we_reg' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:284]
WARNING: [Synth 8-327] inferring latch for variable 'testmem_host_addr_reg' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:285]
WARNING: [Synth 8-327] inferring latch for variable 'testmem_host_wdata_reg' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:286]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:285]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/sfr.sv:281]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ST_NOSYNC |                             0000 |                            00000
       ST_NOSYNC_WAIT1_1 |                             0001 |                            00001
       ST_NOSYNC_WAIT0_2 |                             0010 |                            00010
       ST_NOSYNC_WAIT1_3 |                             0011 |                            00011
       ST_NOSYNC_WAIT0_4 |                             0100 |                            00100
       ST_NOSYNC_WAIT1_5 |                             0101 |                            00101
       ST_NOSYNC_WAIT0_6 |                             0110 |                            00110
       ST_NOSYNC_WAIT1_7 |                             0111 |                            00111
       ST_NOSYNC_WAIT0_8 |                             1000 |                            01000
     ST_NOSYNC_WAIT_STOP |                             1001 |                            01001
                 ST_SYNC |                             1010 |                            01010
      ST_SYNC_WAIT_START |                             1011 |                            01011
         ST_SYNC_RX_DATA |                             1100 |                            01100
       ST_SYNC_WAIT_STOP |                             1101 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                             0000
                ST_START |                               01 |                             0001
              ST_TX_DATA |                               10 |                             0010
                 ST_STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                         00000000
              FETCH_ADDR |                              001 |                         00000001
            FETCH_LENGTH |                              010 |                         00000010
                WAIT_ACK |                              011 |                         00000100
               WAIT_RESP |                              100 |                         00001000
                TX_RDATA |                              101 |                         00000110
                 WAIT_TX |                              110 |                         00000111
              FETCH_DATA |                              111 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'udm_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1247.535 ; gain = 215.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 50    
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 64    
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	              96K Bit	(1024 X 96 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 4     
	   6 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   9 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 128   
	   8 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 13    
	  14 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 27    
	  10 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	  12 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  23 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 4     
	  12 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 259   
	  12 Input    1 Bit        Muxes := 8     
	  13 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 25    
	  15 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "\sigma/sigma_tile/ram/ram_dual/ram_reg " was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:43 . Memory (MB): peak = 1386.246 ; gain = 354.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\sigma/sigma_tile  | ram/ram_dual/ram_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+-------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:02:55 . Memory (MB): peak = 1386.246 ; gain = 354.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:04:06 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\sigma/sigma_tile  | ram/ram_dual/ram_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+-------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:33 ; elapsed = 00:04:49 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:41 ; elapsed = 00:04:58 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:04:58 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:42 ; elapsed = 00:04:58 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:42 ; elapsed = 00:04:58 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:42 ; elapsed = 00:04:59 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:42 ; elapsed = 00:04:59 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sys_clk       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |sys_clk  |     1|
|2     |CARRY4   |   101|
|3     |LUT1     |    40|
|4     |LUT2     |   209|
|5     |LUT3     |   421|
|6     |LUT4     |   485|
|7     |LUT5     |   391|
|8     |LUT6     |  1513|
|9     |MUXF7    |   150|
|10    |MUXF8    |    64|
|11    |RAMB36E1 |     8|
|12    |FDCE     |    74|
|13    |FDPE     |     4|
|14    |FDRE     |  1699|
|15    |FDSE     |     4|
|16    |IBUF     |    19|
|17    |OBUF     |    17|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:42 ; elapsed = 00:04:59 . Memory (MB): peak = 1565.984 ; gain = 533.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:25 ; elapsed = 00:04:53 . Memory (MB): peak = 1565.984 ; gain = 397.883
Synthesis Optimization Complete : Time (s): cpu = 00:04:42 ; elapsed = 00:04:59 . Memory (MB): peak = 1565.984 ; gain = 533.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1565.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1565.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:52 ; elapsed = 00:05:15 . Memory (MB): peak = 1565.984 ; gain = 533.785
INFO: [Common 17-1381] The checkpoint 'F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/NEXYS4_DDR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NEXYS4_DDR_utilization_synth.rpt -pb NEXYS4_DDR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 11:47:25 2020...
