/*

Xilinx Vivado v2020.2 (64-bit) [Major: 2020, Minor: 2]
SW Build: 3064766 on Wed Nov 18 09:12:47 MST 2020
IP Build: 3064653 on Wed Nov 18 14:17:31 MST 2020

Process ID (PID): 18678
License: Customer
Mode: GUI Mode

Current time: 	Tue Nov 08 16:50:59 JST 2022
Time zone: 	Japan Standard Time (Asia/Tokyo)

OS: CentOS Linux release 7.9.2009 (Core)
OS Version: 3.10.0-1160.6.1.el7.x86_64
OS Architecture: amd64
Available processors (cores): 28

Display: localhost:13.0
Screen size: 6656x2160
Screen resolution (DPI): 100
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12

Java version: 	11.0.2 64-bit
Java home: 	/opt/xilinx/Vivado/2020.2/tps/lnx64/jre11.0.2
Java executable location: 	/opt/xilinx/Vivado/2020.2/tps/lnx64/jre11.0.2/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	hoailuan
User home directory: /home/hoailuan
User working directory: /home/hoailuan/Research/2023/proj-lane_detection_alveo
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /opt/xilinx/Vivado
HDI_APPROOT: /opt/xilinx/Vivado/2020.2
RDI_DATADIR: /opt/xilinx/Vivado/2020.2/data
RDI_BINDIR: /opt/xilinx/Vivado/2020.2/bin

Vivado preferences file location: /home/hoailuan/.Xilinx/Vivado/2020.2/vivado.xml
Vivado preferences directory: /home/hoailuan/.Xilinx/Vivado/2020.2/
Vivado layouts directory: /home/hoailuan/.Xilinx/Vivado/2020.2/data/layouts
PlanAhead jar file location: 	/opt/xilinx/Vivado/2020.2/lib/classes/planAhead.jar
Vivado log file location: 	/home/hoailuan/Research/2023/proj-lane_detection_alveo/vivado.log
Vivado journal file location: 	/home/hoailuan/Research/2023/proj-lane_detection_alveo/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-18678-cad116.naist.jp

Xilinx Environment Variables
----------------------------
XILINX: /opt/xilinx/Vivado/2020.2/ids_lite/ISE
XILINX_DSP: /opt/xilinx/Vivado/2020.2/ids_lite/ISE
XILINX_EDK: /opt/xilinx/ise123/EDK
XILINX_HLS: /opt/xilinx/Vitis_HLS/2020.2
XILINX_PLANAHEAD: /opt/xilinx/Vivado/2020.2
XILINX_VITIS: 
XILINX_VIVADO: /opt/xilinx/Vivado/2020.2
XILINX_VIVADO_HLS: /opt/xilinx/Vivado/2020.2


GUI allocated memory:	143 MB
GUI max memory:		3,072 MB
Engine allocated memory: 7,855 MB

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// HMemoryUtils.trashcanNow. Engine heap size: 7,855 MB. GUI used memory: 65 MB. Current time: 11/8/22, 4:51:00 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// [GUI Memory]: 116 MB (+118892kb) [00:00:52]
// [Engine Memory]: 7,857 MB (+8087050kb) [00:00:52]
// [GUI Memory]: 123 MB (+1691kb) [00:00:56]
// f (cr): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "QuanNet_Alveo", true); // aa
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
// WARNING: HEventQueue.dispatchEvent() is taking  1963 ms.
selectTab(PAResourceOtoP.PartChooser_TABBED_PANE, (HResource) null, "Boards", 1); // i
// WARNING: HEventQueue.dispatchEvent() is taking  3727 ms.
selectTable(PAResourceAtoD.BoardChooser_BOARD_TABLE, "Alveo U280 Data Center Accelerator Card ; Alveo U280 Data Center Accelerator Card ; xilinx.com ; 1.1 ; xcu280-fsvh2892-2L-e ; 2892 ; 1.2 ; 624 ; 1303680 ; 2607360 ; 2016 ; 960 ; 9024 ; 24 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 24 ; 0 ; 0 ; 0 ; 0 ; 6 ; 12 ;  ; 0 ; 100 ; 100 ; E ; 0.825 ; 0.850 ; 0.876", 7, "Alveo U280 Data Center Accelerator Card", 0); // d
selectButton("NEXT", "Next >"); // JButton
// [GUI Memory]: 138 MB (+9170kb) [00:01:20]
// bz (cr):  Create Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project QuanNet_Alveo /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo -part xcu280-fsvh2892-2L-e 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2100 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 7,915 MB. GUI used memory: 80 MB. Current time: 11/8/22, 4:52:15 PM JST
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 9635.379 ; gain = 56.074 ; free physical = 240333 ; free virtual = 250838 
// TclEventType: BOARD_MODIFIED
// Tcl Message: set_property board_part xilinx.com:au280:part0:1.1 [current_project] 
// [GUI Memory]: 173 MB (+29354kb) [00:01:30]
// Elapsed time: 10 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 38 seconds
dismissDialog("Create Project"); // bz
dismissDialog("New Project"); // f
// [GUI Memory]: 206 MB (+25627kb) [00:01:30]
// Elapsed time: 10 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ac
selectMenuItem(PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD, "Create and Package New IP..."); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ac
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD
// O (cr): Create and Package New IP: addNotify
selectButton("NEXT", "Next >"); // JButton
selectRadioButton(PAResourceItoN.NewIpWizard_CREATE_NEW_AXI4_IP_CREATE_AXI4, "Create a new AXI4 peripheral. Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design."); // b
selectButton("NEXT", "Next >"); // JButton
// Elapsed time: 26 seconds
setText(PAResourceItoN.NewIpWizard_NAME_MYIP, "QuantLaneNet", true); // aa
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_TYPE, "Full", 1); // e
// Elapsed time: 116 seconds
selectButton("NEXT", "Next >"); // JButton
selectRadioButton(PAResourceItoN.NewIpWizard_EDIT_IP, "Edit IP"); // a
selectButton("FINISH", "Finish"); // JButton
// 'p' command handler elapsed time: 154 seconds
dismissDialog("Create and Package New IP"); // O
// TclEventType: LOAD_FEATURE
// Tcl Message: create_peripheral comparch user QuantLaneNet 1.0 -dir /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo 
// Tcl Message: add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core comparch:user:QuantLaneNet:1.0] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core comparch:user:QuantLaneNet:1.0] 
// bz (cr):  Create Peripheral IP : addNotify
// Tcl Message: write_peripheral [ipx::find_open_core comparch:user:QuantLaneNet:1.0] 
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0 [current_project] 
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0'. 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name edit_QuantLaneNet_v1_0 -directory /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1870 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: LOAD_FEATURE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// [GUI Memory]: 236 MB (+20551kb) [00:04:23]
// HMemoryUtils.trashcanNow. Engine heap size: 8,151 MB. GUI used memory: 171 MB. Current time: 11/8/22, 4:55:11 PM JST
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9876.383 ; gain = 37.020 ; free physical = 240274 ; free virtual = 250792 
dismissDialog("Create Peripheral IP"); // bz
// [Engine Memory]: 8,347 MB (+101583kb) [00:04:27]
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 56 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("QuantLaneNet_v1_0.v", 130, 776); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 128, 793); // bP
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'v'); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 8,656 MB. GUI used memory: 174 MB. Current time: 11/8/22, 4:56:30 PM JST
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ak
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cr): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
// Elapsed time: 37 seconds
String[] filenames31467 = {"/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/QuantLaneNet_AXI.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/QuantLaneNet_S00_AXI.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/adder_tree.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_dual_port.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/conv.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_fifo_24bits_input.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_mem_16bits_weight.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_dual_read.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/line_buffer.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/line_buffer_datapath.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single_1_to_n.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/model.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/mult_8bit_dual.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_controller.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_quadruple.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_incha_single.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_double.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_double_controller.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_double_obuffer.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/pe_outcha_single.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/post_process.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/sigmoid.v", "/home/hoailuan/Research/2023/proj-lane_detection_alveo/Virtex_7/QuantLaneNet/vivado_project/ip_repo/QuantLaneNet_1.0/src/top.v"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 44 seconds
dismissDialog("Add Sources"); // c
// c (cr): Add Sources: addNotify
// bz (c):  Add Sources  : addNotify
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Add Sources"); // bz
// [Engine Memory]: 8,847 MB (+87096kb) [00:06:45]
// HMemoryUtils.trashcanNow. Engine heap size: 8,839 MB. GUI used memory: 175 MB. Current time: 11/8/22, 4:57:35 PM JST
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // x: TRUE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources]", 0); // D
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // x: FALSE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectCodeEditor("QuantLaneNet_v1_0.v", 328, 187); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 454, 207); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 9,230 MB. GUI used memory: 181 MB. Current time: 11/8/22, 4:58:15 PM JST
// Elapsed time: 38 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 328, 197); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 360, 267); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 329, 204); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 9,435 MB (+152508kb) [00:08:13]
// HMemoryUtils.trashcanNow. Engine heap size: 9,435 MB. GUI used memory: 188 MB. Current time: 11/8/22, 4:59:00 PM JST
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - QuantLaneNet", 1); // m
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2020.2 (64-bit)
# SW Build: 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build: 3064653 on Wed Nov 18 14:17:31 MST 2020
# Current time: Tue Nov 08 16:59:21 JST 2022
# Process ID (PID): 18678
# OS: CentOS Linux release 7.9.2009 (Core)
# User: hoailuan
# Project: edit_QuantLaneNet_v1_0
# Part: Alveo U280 Data Center Accelerator Card
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See /home/hoailuan/Research/2023/proj-lane_detection_alveo/vivado_pid18678.debug)
*/
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. (Vivado v2020.2 (64-bit))'
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S00_AXI_DATA_WIDTH ; Width of S_AXI data bus ; C S00 AXI DATA WIDTH ; 64 ; 0 ; long ; default ; 32 ;  ;  ; ", 2, "C S00 AXI DATA WIDTH", 3, false); // M
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S00_AXI_DATA_WIDTH ; Width of S_AXI data bus ; C S00 AXI DATA WIDTH ; 64 ; 0 ; long ; default ; 32 ;  ;  ; ", 2, "C S00 AXI DATA WIDTH", 3, false, false, false, false, false, true); // M - Double Click
// W (cr): Edit IP Parameter: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: IPGUI_UPDATE_GUI_ELEMENT
// TclEventType: PACKAGER_OBJECT_CHANGE
// W (cr): Edit IP Parameter: addNotify
// [GUI Memory]: 263 MB (+15381kb) [00:08:43]
// Tcl Message: set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_S00_AXI_DATA_WIDTH" -component [ipx::current_core] ] 
// Tcl Message: set_property value_validation_list 64 [ipx::get_user_parameters C_S00_AXI_DATA_WIDTH -of_objects [ipx::current_core]] 
dismissDialog("Edit IP Parameter"); // W
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v), QuantLaneNet_S00_AXI_inst : QuantLaneNet_S00_AXI (QuantLaneNet_S00_AXI.v)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v), QuantLaneNet_S00_AXI_inst : QuantLaneNet_S00_AXI (QuantLaneNet_S00_AXI.v)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v), u_cnn : top (top.v)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v), u_cnn : top (top.v)]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v), u_cnn : top (top.v)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 2, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 2, true); // D - Node
// HMemoryUtils.trashcanNow. Engine heap size: 9,458 MB. GUI used memory: 194 MB. Current time: 11/8/22, 4:59:50 PM JST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// am (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a
// f (cr): Launch Runs: addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Save Project"); // am
selectComboBox(PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS, "24", 23); // e
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_1 -jobs 24 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Nov  8 17:00:12 2022] Launched synth_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/edit_QuantLaneNet_v1_0.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 8 seconds
dismissDialog("Starting Design Runs"); // bz
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1226 ms. Increasing delay to 3678 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2216 ms. Increasing delay to 6648 ms.
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Completed: addNotify
// Elapsed time: 379 seconds
dismissDialog("Synthesis Completed"); // ag
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 16, true); // u - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bz (cr):  Open Synthesized Design : addNotify
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcu280-fsvh2892-2L-e 
// HMemoryUtils.trashcanNow. Engine heap size: 10,357 MB. GUI used memory: 203 MB. Current time: 11/8/22, 5:07:00 PM JST
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 11,114 MB. GUI used memory: 203 MB. Current time: 11/8/22, 5:07:10 PM JST
// [Engine Memory]: 11,119 MB (+1271695kb) [00:16:23]
// [GUI Memory]: 283 MB (+7701kb) [00:16:24]
// Xgd.load filename: /opt/xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.6s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 2s
// [GUI Memory]: 363 MB (+69285kb) [00:16:26]
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  1519 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12090.574 ; gain = 0.000 ; free physical = 238819 ; free virtual = 249498 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12832.496 ; gain = 0.000 ; free physical = 238708 ; free virtual = 249387 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 18 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 18 instances  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.4s
// Tcl Message: open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 13295.551 ; gain = 2037.949 ; free physical = 238342 ; free virtual = 249024 
// Device view-level: 0.0
// [GUI Memory]: 382 MB (+336kb) [00:16:29]
// ExpRunCommands.openSynthResults elapsed time: 33.6s
// 'dV' command handler elapsed time: 34 seconds
// [GUI Memory]: 404 MB (+3700kb) [00:16:31]
// Elapsed time: 34 seconds
dismissDialog("Open Synthesized Design"); // bz
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_TABLE, "Table", 1); // f
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// HMemoryUtils.trashcanNow. Engine heap size: 11,648 MB. GUI used memory: 337 MB. Current time: 11/8/22, 5:07:30 PM JST
selectCodeEditor("QuantLaneNet_v1_0.v", 270, 208); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 270, 208, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 267, 202); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 267, 202, false, false, false, false, true); // bP - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 11,857 MB. GUI used memory: 336 MB. Current time: 11/8/22, 5:07:55 PM JST
// [Engine Memory]: 12,279 MB (+633365kb) [00:17:15]
// RouteApi::initDelayMediator elapsed time: 57.4s
// RouteApi: Init Delay Mediator Swing Worker Finished
// Elapsed time: 1032 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - QuantLaneNet", 2); // m
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE, "IP has been modified."); // h
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Identification", 0); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectCodeEditor("QuantLaneNet_v1_0.v", 248, 184); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 248, 184, false, false, false, false, true); // bP - Double Click
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 315, 222); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 306, 218); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 304, 244); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 12,834 MB. GUI used memory: 337 MB. Current time: 11/8/22, 5:25:45 PM JST
// Elapsed time: 24 seconds
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 76, 757); // bP
typeControlKey((HResource) null, "QuantLaneNet_v1_0_S00_AXI.v", 'v'); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 13,008 MB (+120500kb) [00:35:17]
// HMemoryUtils.trashcanNow. Engine heap size: 13,008 MB. GUI used memory: 338 MB. Current time: 11/8/22, 5:26:05 PM JST
// Elapsed time: 16 seconds
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 183, 647); // bP
// Elapsed time: 13 seconds
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 774, 539); // bP
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_1 -jobs 24 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Nov  8 17:26:41 2022] Launched synth_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/edit_QuantLaneNet_v1_0.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bz
selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // h
selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // h
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// TclEventType: DESIGN_CLOSE
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 13,004 MB. GUI used memory: 318 MB. Current time: 11/8/22, 5:26:44 PM JST
// Engine heap size: 13,004 MB. GUI used memory: 318 MB. Current time: 11/8/22, 5:26:44 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1696 ms.
// TclEventType: CURR_DESIGN_SET
// bz (cr):  Closing : addNotify
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
// TclEventType: RUN_STATUS_CHANGE
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1657 ms. Increasing delay to 3000 ms.
// TclEventType: DESIGN_CLOSE
dismissDialog("Closing"); // bz
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Completed: addNotify
// Elapsed time: 439 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Synthesis Completed"); // ag
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_TABLE, "Table", 1); // f
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_GRAPH, "Graph", 0); // f
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 27, false); // u
// bz (cr):  Open Synthesized Design : addNotify
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcu280-fsvh2892-2L-e 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 13,008 MB. GUI used memory: 210 MB. Current time: 11/8/22, 5:34:24 PM JST
// Xgd.load filename: /opt/xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.3s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.6s
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.5s
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  2114 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 14831.086 ; gain = 0.000 ; free physical = 238928 ; free virtual = 249776 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 14831.086 ; gain = 0.000 ; free physical = 238860 ; free virtual = 249708 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 18 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 18 instances  
// Tcl Message: open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 15038.488 ; gain = 207.402 ; free physical = 238567 ; free virtual = 249415 
// Device view-level: 0.0
// RouteApi: Init Delay Mediator Swing Worker Finished
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 10 seconds
dismissDialog("Open Synthesized Design"); // bz
// Elapsed time: 13 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13); // u
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xcu280-fsvh2892-2L-e Top: QuantLaneNet_v1_0 
// HMemoryUtils.trashcanNow. Engine heap size: 13,177 MB. GUI used memory: 341 MB. Current time: 11/8/22, 5:34:55 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 14,969 MB. GUI used memory: 341 MB. Current time: 11/8/22, 5:35:15 PM JST
// Elapsed time: 29 seconds
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// [Engine Memory]: 14,956 MB (+1360469kb) [00:44:43]
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 15038.488 ; gain = 0.000 ; free physical = 238336 ; free virtual = 249184 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'QuantLaneNet_v1_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/hdl/QuantLaneNet_v1_0.v:4] 
// Tcl Message: 	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer  	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 20 - type: integer  	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'QuantLaneNet_v1_0_S00_AXI' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/hdl/QuantLaneNet_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer  	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer  	Parameter ADDR_LSB bound to: 3 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer  	Parameter USER_NUM_MEM bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'QuantLaneNet_v1_0_S00_AXI' (1#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/hdl/QuantLaneNet_v1_0_S00_AXI.v:4] INFO: [Synth 8-6157] synthesizing module 'top' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/top.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_single_read' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 56 - type: integer  	Parameter DEPTH bound to: 1024 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 512 - type: integer  	Parameter ADDR_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 1024 - type: integer  	Parameter ADDR_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter' (2#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 56 - type: integer  	Parameter DEPTH bound to: 1024 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port' (3#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read' (4#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] INFO: [Synth 8-6157] synthesizing module 'fifo_64bits_to_fifo_24bits_input' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_fifo_24bits_input.v:3] 
// Tcl Message: 	Parameter STATE_0 bound to: 0 - type: integer  	Parameter STATE_1 bound to: 1 - type: integer  	Parameter STATE_2 bound to: 2 - type: integer  	Parameter STATE_3 bound to: 3 - type: integer  	Parameter STATE_4 bound to: 4 - type: integer  	Parameter STATE_5 bound to: 5 - type: integer  	Parameter STATE_6 bound to: 6 - type: integer  	Parameter STATE_7 bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_fifo_24bits_input.v:48] INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_fifo_24bits_input.v:78] INFO: [Synth 8-6155] done synthesizing module 'fifo_64bits_to_fifo_24bits_input' (5#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_fifo_24bits_input.v:3] INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 1024 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 512 - type: integer  	Parameter ADDR_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 1024 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized0' (5#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized0' (5#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] INFO: [Synth 8-6157] synthesizing module 'fifo_64bits_to_mem_16bits_weight' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_mem_16bits_weight.v:3] 
// Tcl Message: 	Parameter NUM_WEIGHTS bound to: 76323 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter STATE_0 bound to: 1 - type: integer  	Parameter STATE_1 bound to: 2 - type: integer  	Parameter STATE_2 bound to: 3 - type: integer  	Parameter STATE_3 bound to: 4 - type: integer  	Parameter COUNTER_LIMIT bound to: 76324 - type: integer  	Parameter COUNTER_WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_64bits_to_mem_16bits_weight' (6#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_64bits_to_mem_16bits_weight.v:3] INFO: [Synth 8-6157] synthesizing module 'model' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/model.v:3] INFO: [Synth 8-6157] synthesizing module 'conv' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/conv.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pe_incha_quadruple' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_quadruple.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] 
// Tcl Message: 	Parameter DIVIDEND_WIDTH bound to: 12 - type: integer  	Parameter DIVISOR bound to: 54 - type: integer  	Parameter DATA_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist' (7#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] INFO: [Synth 8-6157] synthesizing module 'pe_controller' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_controller.v:3] 
// Tcl Message: 	Parameter IDLE bound to: 0 - type: integer  	Parameter BUSY bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_controller.v:30] INFO: [Synth 8-6155] done synthesizing module 'pe_controller' (8#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_controller.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter DEPTH bound to: 4 - type: integer  	Parameter NUM_WORDS bound to: 54 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port' (9#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter DEPTH bound to: 4 - type: integer  	Parameter NUM_WORDS bound to: 2 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized0' (9#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] 
// Tcl Message: 	Parameter NUM_INPUTS bound to: 27 - type: integer  	Parameter ADDER_LAYERS bound to: 5 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mult_8bit_dual' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/mult_8bit_dual.v:3] INFO: [Synth 8-6155] done synthesizing module 'mult_8bit_dual' (10#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/mult_8bit_dual.v:3] INFO: [Synth 8-6157] synthesizing module 'adder_tree' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter NUM_INPUTS bound to: 27 - type: integer  	Parameter ADDER_LAYERS bound to: 5 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (11#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual' (12#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter NUM_INPUTS bound to: 4 - type: integer  	Parameter OUT_CHANNEL bound to: 8 - type: integer  	Parameter COUNTER_MAX bound to: 2 - type: integer  	Parameter OBUFFER_DEPTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer' (13#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] INFO: [Synth 8-6155] done synthesizing module 'pe_incha_quadruple' (14#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_quadruple.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller' (15#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_datapath.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 24 - type: integer  	Parameter DEPTH bound to: 1026 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 1026 - type: integer  	Parameter ADDR_WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized0' (15#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 24 - type: integer  	Parameter DEPTH bound to: 1026 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 1024 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized2' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] INFO: [Synth 8-6157] synthesizing module 'conv__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/conv.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pe_incha_quadruple__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_quadruple.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] 
// Tcl Message: 	Parameter DIVIDEND_WIDTH bound to: 16 - type: integer  	Parameter DIVISOR bound to: 144 - type: integer  	Parameter DATA_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter DEPTH bound to: 4 - type: integer  	Parameter NUM_WORDS bound to: 144 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] 
// Tcl Message: 	Parameter NUM_INPUTS bound to: 72 - type: integer  	Parameter ADDER_LAYERS bound to: 7 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 23 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter NUM_INPUTS bound to: 72 - type: integer  	Parameter ADDER_LAYERS bound to: 7 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 23 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_datapath.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 1026 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 1026 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 512 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 512 - type: integer  	Parameter ADDR_WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 512 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized3' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized4' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] INFO: [Synth 8-6157] synthesizing module 'conv__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/conv.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pe_incha_quadruple__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_quadruple.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] 
// Tcl Message: 	Parameter DIVIDEND_WIDTH bound to: 12 - type: integer  	Parameter DIVISOR bound to: 64 - type: integer  	Parameter DATA_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter DEPTH bound to: 8 - type: integer  	Parameter NUM_WORDS bound to: 64 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized2' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter DEPTH bound to: 8 - type: integer  	Parameter NUM_WORDS bound to: 2 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized3' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] 
// Tcl Message: 	Parameter NUM_INPUTS bound to: 32 - type: integer  	Parameter ADDER_LAYERS bound to: 5 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter NUM_INPUTS bound to: 32 - type: integer  	Parameter ADDER_LAYERS bound to: 5 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter NUM_INPUTS bound to: 4 - type: integer  	Parameter OUT_CHANNEL bound to: 16 - type: integer  	Parameter COUNTER_MAX bound to: 4 - type: integer  	Parameter OBUFFER_DEPTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] INFO: [Synth 8-6155] done synthesizing module 'pe_incha_quadruple__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_quadruple.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_datapath.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 509 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 509 - type: integer  	Parameter ADDR_WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized2' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 64 - type: integer  	Parameter DEPTH bound to: 509 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter DEPTH bound to: 256 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 256 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized3' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter DEPTH bound to: 256 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized5' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized6' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] INFO: [Synth 8-6157] synthesizing module 'conv__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/conv.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pe_incha_double' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter NUM_WORDS bound to: 144 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized4' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_dual_port' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_dual_port' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] 
// Tcl Message: 	Parameter NUM_INPUTS bound to: 144 - type: integer  	Parameter ADDER_LAYERS bound to: 8 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter NUM_INPUTS bound to: 144 - type: integer  	Parameter ADDER_LAYERS bound to: 8 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized2' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual__parameterized2' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter NUM_INPUTS bound to: 2 - type: integer  	Parameter OUT_CHANNEL bound to: 16 - type: integer  	Parameter COUNTER_MAX bound to: 8 - type: integer  	Parameter OBUFFER_DEPTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized1' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] INFO: [Synth 8-6155] done synthesizing module 'pe_incha_double' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_datapath.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized7' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter DEPTH bound to: 514 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 514 - type: integer  	Parameter ADDR_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized4' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized6' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter DEPTH bound to: 514 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pe_incha_double__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pe_incha_double__parameterized0' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v:3] INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/conv.v:3] INFO: [Synth 8-6157] synthesizing module 'conv__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/conv.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pe_incha_double__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter DEPTH bound to: 32 - type: integer  	Parameter NUM_WORDS bound to: 64 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized5' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_dual_port__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_dual_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter DEPTH bound to: 32 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_dual_port__parameterized0' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_dual_port.v:3] INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] 
// Tcl Message: 	Parameter NUM_INPUTS bound to: 64 - type: integer  	Parameter ADDER_LAYERS bound to: 6 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 22 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter NUM_INPUTS bound to: 64 - type: integer  	Parameter ADDER_LAYERS bound to: 6 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 22 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_dual.v:3] INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter NUM_INPUTS bound to: 2 - type: integer  	Parameter OUT_CHANNEL bound to: 32 - type: integer  	Parameter COUNTER_MAX bound to: 16 - type: integer  	Parameter OBUFFER_DEPTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] INFO: [Synth 8-6155] done synthesizing module 'pe_incha_double__parameterized1' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_double.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_datapath.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized8' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter DEPTH bound to: 253 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 253 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized5' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized7' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter DEPTH bound to: 253 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: 	Parameter DATA_WIDTH bound to: 256 - type: integer  	Parameter DEPTH bound to: 128 - type: integer  	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer  	Parameter ADDR_WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized6' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DEPTH bound to: 128 - type: integer  	Parameter ADDR_WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized6' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized8' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 256 - type: integer  	Parameter DEPTH bound to: 128 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized8' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized9' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_single_read.v:3] INFO: [Synth 8-6157] synthesizing module 'conv__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/conv.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pe_incha_single' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_single.v:3] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] 
// Tcl Message: 	Parameter DIVIDEND_WIDTH bound to: 18 - type: integer  	Parameter DIVISOR bound to: 288 - type: integer  	Parameter DATA_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/kernel_write_assist.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter DEPTH bound to: 32 - type: integer  	Parameter NUM_WORDS bound to: 288 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word' (21#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_multi_word.v:3] INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized9' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter DEPTH bound to: 32 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: true - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized9' (21#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/block_ram_single_port.v:3] INFO: [Synth 8-6157] synthesizing module 'macc_8bit_single' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single.v:3] 
// Tcl Message: 	Parameter NUM_INPUTS bound to: 288 - type: integer  	Parameter ADDER_LAYERS bound to: 9 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 25 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mult_8bit_single' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single.v:74] INFO: [Synth 8-6155] done synthesizing module 'mult_8bit_single' (22#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single.v:74] INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 16 - type: integer  	Parameter NUM_INPUTS bound to: 288 - type: integer  	Parameter ADDER_LAYERS bound to: 9 - type: integer  	Parameter OUTPUT_DATA_WIDTH bound to: 25 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized4' (22#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/adder_tree.v:3] INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_single' (23#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/macc_8bit_single.v:3] INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter NUM_INPUTS bound to: 1 - type: integer  	Parameter OUT_CHANNEL bound to: 32 - type: integer  	Parameter COUNTER_MAX bound to: 32 - type: integer  	Parameter OBUFFER_DEPTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized3' (23#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_obuffer.v:3] INFO: [Synth 8-6155] done synthesizing module 'pe_incha_single' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/pe_incha_single.v:3] INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer.v:3] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized4' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/line_buffer_controller.v:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized7' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/fifo_counter.v:3] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 256 - type: integer  	Parameter DEPTH bound to: 258 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/src/post_process.v:62] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter DEPTH bound to: 256 - type: integer  	Parameter NUM_WORDS bound to: 8 - type: integer  	Parameter RAM_STYLE bound to: auto - type: string  	Parameter OUTPUT_REGISTER bound to: false - type: string  
// Tcl Message: INFO: [Common 17-41] Interrupt caught. Command should exit soon. INFO: [Common 17-344] 'source' was cancelled 
// Tcl Message: 208 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 16792.008 ; gain = 1753.520 ; free physical = 236562 ; free virtual = 247454 
// Tcl Message: INFO: [Common 17-344] 'synth_design' was cancelled 
// CommandFailedException: ERROR: [Common 17-69] Command failed:  
// Elapsed time: 12 seconds
dismissDialog("Open Elaborated Design"); // bz
// Elapsed time: 12 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), u_cnn : top (top.v)]", 3, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("QuantLaneNet_v1_0.v", 128, 143); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 130, 161); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 126, 152); // bP
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'v'); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 15,161 MB. GUI used memory: 400 MB. Current time: 11/8/22, 5:36:00 PM JST
// Elapsed time: 27 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 153, 153); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 226, 169); // bP
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// k (cr): Text Changed: addNotify
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectButton(RDIResource.ConfirmSaveTextEditsDialog_NO, "No"); // a
dismissDialog("Text Changed"); // k
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
// Elapsed time: 126 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 175, 648); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 175, 647, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 175, 617); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 175, 617, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 174, 617); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 173, 622); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 173, 622, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'c'); // bP
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "o_valid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "o_valid"); // l
selectCodeEditor("QuantLaneNet_v1_0.v", 155, 712); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 155, 712, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'c'); // bP
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "busy"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "busy"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "busy"); // l
selectCodeEditor("QuantLaneNet_v1_0.v", 190, 671); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 190, 671, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'c'); // bP
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ip_wready"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ip_wready"); // l
selectCodeEditor("QuantLaneNet_v1_0.v", 178, 582); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 178, 582, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 234, 616); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 234, 616, false, false, false, false, true); // bP - Double Click
// Elapsed time: 24 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 254, 485); // bP
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'v'); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 15,360 MB. GUI used memory: 338 MB. Current time: 11/8/22, 5:39:50 PM JST
// Elapsed time: 14 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 174, 265); // bP
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'v'); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("QuantLaneNet_v1_0.v", 17, 276); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 297, 330); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 300, 328); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("QuantLaneNet_v1_0.v", 476, 315); // bP
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 15,748 MB (+45563kb) [00:49:21]
// HMemoryUtils.trashcanNow. Engine heap size: 15,748 MB. GUI used memory: 335 MB. Current time: 11/8/22, 5:40:10 PM JST
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// G (cr): Invalid Top Module: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Invalid Top Module"); // G
selectCodeEditor("QuantLaneNet_v1_0.v", 177, 203); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 42 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 162, 169); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 311, 169); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 116, 543); // bP
typeControlKey((HResource) null, "QuantLaneNet_v1_0.v", 'v'); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 16,335 MB. GUI used memory: 334 MB. Current time: 11/8/22, 5:41:10 PM JST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 1); // D
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v), u_led : xil_defaultlib.activity_led_blink]", 4, false); // D
selectCodeEditor("QuantLaneNet_v1_0.v", 414, 290); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 66, 246); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("QuantLaneNet_v1_0.v", 391, 290, false, true, false, false, false); // bP - Control Key
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "u_led", true); // l
// HMemoryUtils.trashcanNow. Engine heap size: 16,527 MB. GUI used memory: 337 MB. Current time: 11/8/22, 5:41:40 PM JST
// Elapsed time: 14 seconds
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "u_led"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "u_led"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "u_led"); // l
selectComboBox(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "u_led", 1); // au
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "u_led"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "u_led"); // l
selectCodeEditor("QuantLaneNet_v1_0.v", 400, 233); // bP
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // x: TRUE
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // x: FALSE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 1, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_AXI (QuantLaneNet_AXI.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 25 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 5); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 5, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ak
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// bz (cr):  Set as Top : addNotify
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top QuantLaneNet_v1_0 [current_fileset] 
// TclEventType: DG_GRAPH_STALE
dismissDialog("Set as Top"); // bz
// [Engine Memory]: 16,619 MB (+88643kb) [00:51:53]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 5, true, false, false, false, false, true); // D - Double Click - Node
// HMemoryUtils.trashcanNow. Engine heap size: 16,621 MB. GUI used memory: 339 MB. Current time: 11/8/22, 5:42:40 PM JST
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
// Elapsed time: 90 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 24 
// Tcl Message: [Tue Nov  8 17:44:22 2022] Launched synth_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/edit_QuantLaneNet_v1_0.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bz
selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // h
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DESIGN_CLOSE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 16,815 MB. GUI used memory: 319 MB. Current time: 11/8/22, 5:44:24 PM JST
// Engine heap size: 16,816 MB. GUI used memory: 320 MB. Current time: 11/8/22, 5:44:24 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1481 ms.
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// bz (cr):  Closing : addNotify
dismissDialog("Closing"); // bz
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Failed: addNotify
// Elapsed time: 38 seconds
dismissDialog("Synthesis Failed"); // ag
// Elapsed time: 23 seconds
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // g: FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // g: FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-448] named port connection 'S_AXI_AWADDR_LATCH' does not exist for instance 'QuantLaneNet_v1_0_S00_AXI_inst' of module 'QuantLaneNet_v1_0_S00_AXI' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/hdl/QuantLaneNet_v1_0.v:95]. ]", 1, true); // ah - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/hdl/QuantLaneNet_v1_0.v;-;;-;16;-;line;-;95;-;;-;16;-;"); // ah
selectCodeEditor("QuantLaneNet_v1_0.v", 148, 235); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 137, 238); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 137, 238, false, false, false, false, true); // bP - Double Click
// Elapsed time: 37 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 29, 52); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 168, 129); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 9, 87); // bP
typeControlKey((HResource) null, "QuantLaneNet_v1_0_S00_AXI.v", 'v'); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 153, 111); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 5, 91); // bP
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u
// HMemoryUtils.trashcanNow. Engine heap size: 17,009 MB. GUI used memory: 201 MB. Current time: 11/8/22, 5:46:45 PM JST
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 24 
// Tcl Message: [Tue Nov  8 17:46:49 2022] Launched synth_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/edit_QuantLaneNet_v1_0.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Completed: addNotify
// Elapsed time: 772 seconds
dismissDialog("Synthesis Completed"); // ag
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_TABLE, "Table", 1); // f
// Elapsed time: 69 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - QuantLaneNet", 1); // m
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE, "IP has been modified."); // h
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 2 [ipx::current_core] 
// bz (cr):  Package IP : addNotify
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// bz (cr):  Package IP : addNotify
selectButton("OptionPane.button", "Yes"); // JButton
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 17,000 MB. GUI used memory: 203 MB. Current time: 11/8/22, 6:01:11 PM JST
// Tcl Message: close_project -delete 
dismissDialog("Add Sources"); // c
dismissDialog("Edit IP Parameter"); // W
dismissDialog("Package IP"); // bz
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -repo_path /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0' 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Create Block Design]", 6, false); // u
// Run Command: PAResourceCommand.PACommandNames_CREATE_NEW_DIAGRAM
// bq (cr): Create Block Design: addNotify
setText(PAResourceAtoD.CreateNewDiagramDialog_DESIGN_NAME, "SoC", true); // aa
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'N' command handler elapsed time: 4 seconds
dismissDialog("Create Block Design"); // bq
// bz (cr):  Create Block Design : addNotify
// Tcl Message: create_bd_design "SoC" 
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd>  
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 18843.852 ; gain = 0.000 ; free physical = 235881 ; free virtual = 246837 
dismissDialog("Create Block Design"); // bz
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, (String) null); // E
// Tcl Message: update_compile_order -fileset sources_1 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "xdma"); // OverlayTextField
applyEnter(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, (String) null); // L
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:4.1 xdma_0 
// bz (cr):  Add IP : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 18843.852 ; gain = 0.000 ; free physical = 235747 ; free virtual = 246723 
// Tcl Message: endgroup 
// Elapsed time: 16 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // E
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "Qu"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "QuantLaneNet_v1.0", 2, "QuantLaneNet_v1.0", 0, false); // L
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "QuantLaneNet_v1.0", 2); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "QuantLaneNet_v1.0", 2, "QuantLaneNet_v1.0", 0, false, false, false, false, false, true); // L - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// bz (cr):  Add IP : addNotify
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv comparch:user:QuantLaneNet:1.0 QuantLaneNet_0 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bz
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_BLOCK_AUTOMATION, "Run Block Automation"); // h
// ah (cr): Run Block Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Run Block Automation"); // ah
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// bz (cr):  Run Block Automation : addNotify
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:xdma -config { accel {1} auto_level {IP Level} axi_clk {Maximum Data Width} axi_intf {AXI Memory Mapped} bar_size {Disable} bypass_size {Disable} c2h {4} cache_size {128k} h2c {4} lane_width {X8} link_speed {16.0 GT/s (PCIe Gen 4)}}  [get_bd_cells xdma_0] 
// Tcl Message: INFO: [XDMA-105] pl_link_cap_max_link_width X1. INFO: [XDMA-105] enable_gen4 true. INFO: [XDMA-105] local_test true. INFO: [XDMA-105] pcie_blk_locn PCIE4C_X1Y0. INFO: [XDMA-105] range 2.5_GT/s,5.0_GT/s,8.0_GT/s,16.0_GT/s. 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 18843.852 ; gain = 0.000 ; free physical = 235696 ; free virtual = 246713 
// Elapsed time: 10 seconds
dismissDialog("Run Block Automation"); // bz
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h
// ah (cr): Run Connection Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Run Connection Automation"); // ah
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/xdma_0/axi_aclk (250 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/xdma_0/M_AXI} Slave {/QuantLaneNet_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins QuantLaneNet_0/S00_AXI] 
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// bz (cr):  Run Connection Automation : addNotify
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: Slave segment '/QuantLaneNet_0/S00_AXI/S00_AXI_mem' is being assigned into address space '/xdma_0/M_AXI' at <0x7600_0000 [ 64K ]>. 
dismissDialog("Run Connection Automation"); // bz
selectButton(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "System_regenerate_rsb_layout"); // E
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
// HMemoryUtils.trashcanNow. Engine heap size: 16,955 MB. GUI used memory: 216 MB. Current time: 11/8/22, 6:02:30 PM JST
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 1); // m
// Tcl Command: 'set_property range 1M [get_bd_addr_segs {xdma_0/M_AXI/SEG_QuantLaneNet_0_S00_AXI_mem}]'
// TclEventType: RSB_UPDATE_ADDRASSIGN
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: set_property range 1M [get_bd_addr_segs {xdma_0/M_AXI/SEG_QuantLaneNet_0_S00_AXI_mem}] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// bz (cr):  Save Design : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: save_bd_design 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd>  Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/ui/bd_53446aa7.ui>  
// Elapsed time: 17 seconds
dismissDialog("Save Design"); // bz
// TclEventType: FILE_SET_CHANGE
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC (SoC.bd)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC (SoC.bd)]", 1, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ak
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// a (cr): Create HDL Wrapper: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Create HDL Wrapper"); // a
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: make_wrapper -files [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -top 
// TclEventType: FILE_SET_CHANGE
// bz (cr):  Create HDL Wrapper : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd>  VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/sim/SoC.v VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v 
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 19674.035 ; gain = 0.000 ; free physical = 235639 ; free virtual = 246674 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v 
dismissDialog("Create HDL Wrapper"); // bz
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC (SoC.bd)]", 1, true, false, false, false, true, false); // D - Popup Trigger - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC (SoC.bd)]", 1); // D
// HMemoryUtils.trashcanNow. Engine heap size: 17,150 MB. GUI used memory: 213 MB. Current time: 11/8/22, 6:03:25 PM JST
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 17,541 MB (+94722kb) [01:12:41]
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v)]", 1, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ak
// Run Command: PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE
// aI (cr): Generate Output Products: addNotify
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property synth_checkpoint_mode None [get_files  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: generate_target all [get_files  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] 
// Tcl Message: Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd>  Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/ui/bd_53446aa7.ui>  VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/sim/SoC.v VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block QuantLaneNet_0 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Exporting to file /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/hw_handoff/SoC_axi_smc_0.hwh Generated Block Design Tcl file /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/hw_handoff/SoC_axi_smc_0_bd.tcl Generated Hardware Definition File /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/SoC_axi_smc_0.hwdef 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc . 
// Tcl Message: Exporting to file /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hw_handoff/SoC.hwh Generated Block Design Tcl file /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hw_handoff/SoC_bd.tcl Generated Hardware Definition File /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 20069.680 ; gain = 0.000 ; free physical = 235556 ; free virtual = 246640 
// Tcl Message: export_ip_user_files -of_objects [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// 'br' command handler elapsed time: 192 seconds
// Elapsed time: 191 seconds
selectButton("OptionPane.button", "OK"); // JButton
// HMemoryUtils.trashcanNow. Engine heap size: 17,566 MB. GUI used memory: 215 MB. Current time: 11/8/22, 6:06:50 PM JST
// Elapsed time: 45 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v)]", 3, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v)]", 3); // D
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// cD (cr): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A
selectComboBox(PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS, "28", 27); // e
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'cA' command handler elapsed time: 5 seconds
dismissDialog("Launch Runs"); // cD
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 28 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: [Tue Nov  8 18:07:44 2022] Launched synth_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/runme.log [Tue Nov  8 18:07:44 2022] Launched impl_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 1122 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // u - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
// HMemoryUtils.trashcanNow. Engine heap size: 16,686 MB. GUI used memory: 221 MB. Current time: 11/8/22, 6:36:50 PM JST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 220 MB. Current time: 11/8/22, 7:06:50 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 7:36:50 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 8:06:50 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 8:36:50 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 9:06:50 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 9:36:51 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 10:06:51 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 10:36:51 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 11:06:51 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/8/22, 11:36:51 PM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 12:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 12:36:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 1:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 1:36:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 2:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 2:36:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 3:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 3:36:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 4:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 4:36:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 5:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 5:36:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 6:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 6:36:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 7:06:51 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 7:36:52 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 8:06:52 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 8:36:52 AM JST
// HMemoryUtils.trashcanNow. Engine heap size: 16,681 MB. GUI used memory: 145 MB. Current time: 11/9/22, 9:06:52 AM JST
// Elapsed time: 54123 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ag
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 8); // D
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.. ]", 8, false, false, false, false, true, false); // ah - Popup Trigger
// Elapsed time: 126 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net SoC_i/QuantLaneNet_0/inst/QuantLaneNet_v1_0_S00_AXI_inst/s00_axi_rdata[10] has multiple drivers: SoC_i/QuantLaneNet_0/inst/QuantLaneNet_v1_0_S00_AXI_inst/s00_axi_rdata[10]_INST_1/O, and SoC_i/QuantLaneNet_0/inst/QuantLaneNet_v1_0_S00_AXI_inst/s00_axi_rdata[10]_INST_0/O.. ]", 7, true); // ah - Node
// Elapsed time: 73 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci)]", 4); // D
// A (cr): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A
// HMemoryUtils.trashcanNow. Engine heap size: 17,868 MB. GUI used memory: 144 MB. Current time: 11/9/22, 9:32:12 AM JST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v)]", 5); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6, true, false, false, false, false, true); // D - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6); // D
// Elapsed time: 13 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 214, 655); // G
selectCodeEditor("QuantLaneNet_v1_0.v", 214, 655, false, false, false, false, true); // G - Double Click
// Elapsed time: 40 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 191, 505); // G
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci)]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ak
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// j (cr): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Edit in IP Packager : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name QuantLaneNet_v1_0_project -directory /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.tmp/QuantLaneNet_v1_0_project /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2506 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 20684.613 ; gain = 0.000 ; free physical = 235566 ; free virtual = 246768 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 20684.613 ; gain = 0.000 ; free physical = 235572 ; free virtual = 246775 
// 'i' command handler elapsed time: 9 seconds
dismissDialog("Edit in IP Packager"); // bz
selectCodeEditor("QuantLaneNet_v1_0.v", 191, 507); // G
selectCodeEditor("QuantLaneNet_v1_0.v", 191, 507, false, false, false, false, true); // G - Double Click
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 17,916 MB. GUI used memory: 159 MB. Current time: 11/9/22, 9:33:37 AM JST
// WARNING: HEventQueue.dispatchEvent() is taking  2057 ms.
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("QuantLaneNet_v1_0.v", 166, 395); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 166, 395, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 194, 414); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 194, 413, false, false, false, false, true); // bP - Double Click
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("QuantLaneNet_v1_0.v", 190, 427); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 190, 427, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 183, 443); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 184, 443, false, false, false, false, true); // bP - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 18,116 MB. GUI used memory: 162 MB. Current time: 11/9/22, 9:33:57 AM JST
selectCodeEditor("QuantLaneNet_v1_0.v", 188, 461); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 188, 461, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 194, 477); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 194, 477, false, false, false, false, true); // bP - Double Click
selectCodeEditor("QuantLaneNet_v1_0.v", 196, 490); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 196, 490, false, false, false, false, true); // bP - Double Click
// Elapsed time: 41 seconds
selectCodeEditor("QuantLaneNet_v1_0.v", 214, 267); // bP
selectCodeEditor("QuantLaneNet_v1_0.v", 214, 267, false, false, false, false, true); // bP - Double Click
// Elapsed time: 17 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 315, 520); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 315, 520, false, false, false, false, true); // bP - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 308, 510); // bP
selectCodeEditor("QuantLaneNet_v1_0_S00_AXI.v", 308, 510, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 1, true); // D - Node
// Elapsed time: 26 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - QuantLaneNet", 1); // m
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'. 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE, "IP has been modified."); // h
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 3 [ipx::current_core] 
// bz (cr):  Package IP : addNotify
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
// bz (cr):  Package IP : addNotify
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 18,114 MB. GUI used memory: 239 MB. Current time: 11/9/22, 9:36:08 AM JST
// Tcl Message: close_project -delete 
dismissDialog("Package IP"); // bz
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -repo_path /home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0' 
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci)]", 4, true); // D - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_MORE_INFO, "more info"); // h
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci)]", 4, true); // D - Node
selectButton((HResource) null, "Properties_settings"); // x: TRUE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci)]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_REPORT_IP_STATUS, "Report IP Status"); // ak
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: upgrade_ip -vlnv comparch:user:QuantLaneNet:1.0 [get_ips  SoC_QuantLaneNet_0_0] -log ip_upgrade.log 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bz (cr):  Upgrade IP : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Upgrading '/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd' 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded SoC_QuantLaneNet_0_0 (QuantLaneNet_v1.0 1.0) from revision 2 to revision 3 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd>  Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/ui/bd_53446aa7.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips SoC_QuantLaneNet_0_0] -no_script -sync -force -quiet 
// aI (cr): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// HMemoryUtils.trashcanNow. Engine heap size: 18,189 MB. GUI used memory: 255 MB. Current time: 11/9/22, 9:37:17 AM JST
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd>  VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/sim/SoC.v VHDL Output written to : /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block QuantLaneNet_0 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 20819.473 ; gain = 0.000 ; free physical = 235547 ; free virtual = 246746 
// Tcl Message: export_ip_user_files -of_objects [get_files /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.srcs/sources_1/bd/SoC/SoC.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 180 seconds
selectButton("OptionPane.button", "OK"); // JButton
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v), QuantLaneNet_v1_0_S00_AXI_inst : QuantLaneNet_v1_0_S00_AXI (QuantLaneNet_v1_0_S00_AXI.v)]", 7, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SoC_wrapper (SoC_wrapper.v), SoC_i : SoC (SoC.bd), SoC (SoC.v), QuantLaneNet_0 : SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.xci), SoC_QuantLaneNet_0_0 (SoC_QuantLaneNet_0_0.v), inst : QuantLaneNet_v1_0 (QuantLaneNet_v1_0.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cD (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'cA' command handler elapsed time: 4 seconds
dismissDialog("Launch Runs"); // cD
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 28 
// Tcl Message: [Wed Nov  9 09:40:30 2022] Launched synth_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/runme.log [Wed Nov  9 09:40:30 2022] Launched impl_1... Run output will be captured here: /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 18,008 MB. GUI used memory: 251 MB. Current time: 11/9/22, 10:07:17 AM JST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 18,008 MB. GUI used memory: 176 MB. Current time: 11/9/22, 10:37:17 AM JST
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 17,227 MB. GUI used memory: 178 MB. Current time: 11/9/22, 11:07:17 AM JST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Completed: addNotify
// Elapsed time: 5907 seconds
dismissDialog("Bitstream Generation Completed"); // ag
// Elapsed time: 797 seconds
closeMainWindow("QuanNet_Alveo - [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.xpr] - Vivado 2020.2"); // cr
// Run Command: PAResourceCommand.PACommandNames_EXIT
// A (cr): Exit Vivado: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Tcl Command: 'exit'
// TclEventType: STOP_GUI
// HMemoryUtils.trashcanNow. Engine heap size: 17,217 MB. GUI used memory: 154 MB. Current time: 11/9/22, 11:32:17 AM JST
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: PA_SHUTDOWN
// HMemoryUtils.trashcanNow. Engine heap size: 18,091 MB. GUI used memory: 142 MB. Current time: 11/9/22, 11:32:18 AM JST

// Exiting Vivado with a status code 0 at 11/9/22, 11:32:18 AM JST...
// Elapsed time: 18:41:28
