{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476327675565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476327675566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 23:01:15 2016 " "Processing started: Wed Oct 12 23:01:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476327675566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476327675566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476327675567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476327675739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "/home/kyle/dev/verilog/test/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476327686386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476327686386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Test.v 1 1 " "Found 1 design units, including 1 entities, in source file Test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476327686387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476327686387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test " "Elaborating entity \"Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476327686444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Test.v(38) " "Verilog HDL assignment warning at Test.v(38): truncated value with size 32 to match size of target (1)" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476327686444 "|Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Test.v(39) " "Verilog HDL assignment warning at Test.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476327686445 "|Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Test.v(46) " "Verilog HDL assignment warning at Test.v(46): truncated value with size 32 to match size of target (1)" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476327686445 "|Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Test.v(47) " "Verilog HDL assignment warning at Test.v(47): truncated value with size 32 to match size of target (1)" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476327686445 "|Test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[0\] GND " "Pin \"data_out_pin\[0\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[1\] GND " "Pin \"data_out_pin\[1\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[2\] GND " "Pin \"data_out_pin\[2\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[3\] GND " "Pin \"data_out_pin\[3\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[4\] GND " "Pin \"data_out_pin\[4\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[5\] GND " "Pin \"data_out_pin\[5\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[6\] GND " "Pin \"data_out_pin\[6\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_pin\[7\] GND " "Pin \"data_out_pin\[7\]\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|data_out_pin[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw_pin VCC " "Pin \"rw_pin\" is stuck at VCC" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|rw_pin"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs_pin GND " "Pin \"rs_pin\" is stuck at GND" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|rs_pin"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable VCC " "Pin \"enable\" is stuck at VCC" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476327686720 "|Test|enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476327686720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1476327686791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476327687093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[0\] " "No output dependent on input pin \"instr_in\[0\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[1\] " "No output dependent on input pin \"instr_in\[1\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[2\] " "No output dependent on input pin \"instr_in\[2\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[3\] " "No output dependent on input pin \"instr_in\[3\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[4\] " "No output dependent on input pin \"instr_in\[4\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[5\] " "No output dependent on input pin \"instr_in\[5\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[6\] " "No output dependent on input pin \"instr_in\[6\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_in\[7\] " "No output dependent on input pin \"instr_in\[7\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|instr_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exec " "No output dependent on input pin \"exec\"" {  } { { "Test.v" "" { Text "/home/kyle/dev/verilog/test/Test.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476327687133 "|Test|exec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1476327687133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476327687134 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476327687134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476327687134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476327687134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1005 " "Peak virtual memory: 1005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476327687142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 23:01:27 2016 " "Processing ended: Wed Oct 12 23:01:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476327687142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476327687142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476327687142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476327687142 ""}
