// Seed: 3875517398
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input uwire module_0,
    input uwire id_5,
    output wor id_6,
    input tri1 id_7,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11,
    output uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input wand id_15,
    output tri0 id_16,
    output uwire id_17,
    input supply0 id_18,
    input uwire id_19,
    output supply0 id_20
);
  for (id_22 = -1; -1; id_22 = -1) begin : LABEL_0
    wire id_23;
  end
  assign id_8 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    input wor _id_3,
    output tri id_4,
    input tri1 id_5
);
  wire [id_3 : id_3] id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_4,
      id_0,
      id_1,
      id_4,
      id_5,
      id_2,
      id_1,
      id_5,
      id_1,
      id_2,
      id_1,
      id_4,
      id_5,
      id_4,
      id_4,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_15 = 0;
endmodule
