<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KallistiOS: Locations</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">KallistiOS<span id="projectnumber">&#160;##version##</span>
   </div>
   <div id="projectbrief">Independent SDK for the Sega Dreamcast</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__bba__regs__locs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Locations<div class="ingroups"><a class="el" href="group__networking.html">Networking</a> &raquo; <a class="el" href="group__networking__drivers.html">Drivers</a> &raquo; <a class="el" href="group__bba.html">Broadband Adapter</a> &raquo; <a class="el" href="group__bba__regs.html">Registers</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Locations for various broadband adapter registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga572bd31ff97389d27fed216f5072e066" id="r_ga572bd31ff97389d27fed216f5072e066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga572bd31ff97389d27fed216f5072e066">RT_IDR0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga572bd31ff97389d27fed216f5072e066"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address 0 (RW 32bit, RO 16/8)  <br /></td></tr>
<tr class="separator:ga572bd31ff97389d27fed216f5072e066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27941916bf287e23b4ad60dd225048a5" id="r_ga27941916bf287e23b4ad60dd225048a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga27941916bf287e23b4ad60dd225048a5">RT_IDR1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga27941916bf287e23b4ad60dd225048a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address 1 (Read-only)  <br /></td></tr>
<tr class="separator:ga27941916bf287e23b4ad60dd225048a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4022ff5b2d0d22c177b2fdebc983d5fa" id="r_ga4022ff5b2d0d22c177b2fdebc983d5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga4022ff5b2d0d22c177b2fdebc983d5fa">RT_IDR2</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga4022ff5b2d0d22c177b2fdebc983d5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address 2 (Read-only)  <br /></td></tr>
<tr class="separator:ga4022ff5b2d0d22c177b2fdebc983d5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf930bb4b8a34e8ff472872e54d4ef641" id="r_gaf930bb4b8a34e8ff472872e54d4ef641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gaf930bb4b8a34e8ff472872e54d4ef641">RT_IDR3</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:gaf930bb4b8a34e8ff472872e54d4ef641"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address 3 (Read-only)  <br /></td></tr>
<tr class="separator:gaf930bb4b8a34e8ff472872e54d4ef641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c44a26eea38ccf1ab139a1bf459f4b8" id="r_ga5c44a26eea38ccf1ab139a1bf459f4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga5c44a26eea38ccf1ab139a1bf459f4b8">RT_IDR4</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga5c44a26eea38ccf1ab139a1bf459f4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address 4 (RW 32bit, RO 16/8)  <br /></td></tr>
<tr class="separator:ga5c44a26eea38ccf1ab139a1bf459f4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483f8ed02034276947dfe5267ac01f7a" id="r_ga483f8ed02034276947dfe5267ac01f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga483f8ed02034276947dfe5267ac01f7a">RT_IDR5</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga483f8ed02034276947dfe5267ac01f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address 5 (Read-only)  <br /></td></tr>
<tr class="separator:ga483f8ed02034276947dfe5267ac01f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6912ad9fb98c78657eba14220d2e04" id="r_ga2e6912ad9fb98c78657eba14220d2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga2e6912ad9fb98c78657eba14220d2e04">RT_RES06</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ga2e6912ad9fb98c78657eba14220d2e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <br /></td></tr>
<tr class="separator:ga2e6912ad9fb98c78657eba14220d2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac925184988c155da5389893429632564" id="r_gac925184988c155da5389893429632564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gac925184988c155da5389893429632564">RT_RES07</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:gac925184988c155da5389893429632564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <br /></td></tr>
<tr class="separator:gac925184988c155da5389893429632564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11108c31b672f5703eb36de7e8adc663" id="r_ga11108c31b672f5703eb36de7e8adc663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga11108c31b672f5703eb36de7e8adc663">RT_MAR0</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga11108c31b672f5703eb36de7e8adc663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 0 (RW 32bit, RO 16/8)  <br /></td></tr>
<tr class="separator:ga11108c31b672f5703eb36de7e8adc663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ebf3326c2546ab97382d8ff5373b8f" id="r_ga14ebf3326c2546ab97382d8ff5373b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga14ebf3326c2546ab97382d8ff5373b8f">RT_MAR1</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:ga14ebf3326c2546ab97382d8ff5373b8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 1 (Read-only)  <br /></td></tr>
<tr class="separator:ga14ebf3326c2546ab97382d8ff5373b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f588e9688b144aa06dc99a854a406e9" id="r_ga2f588e9688b144aa06dc99a854a406e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga2f588e9688b144aa06dc99a854a406e9">RT_MAR2</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:ga2f588e9688b144aa06dc99a854a406e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 2 (Read-only)  <br /></td></tr>
<tr class="separator:ga2f588e9688b144aa06dc99a854a406e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fa3fe9dcc129b2e6fd2c502fdafaf2" id="r_ga23fa3fe9dcc129b2e6fd2c502fdafaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga23fa3fe9dcc129b2e6fd2c502fdafaf2">RT_MAR3</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:ga23fa3fe9dcc129b2e6fd2c502fdafaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 3 (Read-only)  <br /></td></tr>
<tr class="separator:ga23fa3fe9dcc129b2e6fd2c502fdafaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaecbcfcb07d05342db49ac6f0d35d2c" id="r_gaeaecbcfcb07d05342db49ac6f0d35d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gaeaecbcfcb07d05342db49ac6f0d35d2c">RT_MAR4</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:gaeaecbcfcb07d05342db49ac6f0d35d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 4 (RW 32bit, RO 16/8)  <br /></td></tr>
<tr class="separator:gaeaecbcfcb07d05342db49ac6f0d35d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb943e4c1ff89a241eca23a378aa4a33" id="r_gabb943e4c1ff89a241eca23a378aa4a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gabb943e4c1ff89a241eca23a378aa4a33">RT_MAR5</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:gabb943e4c1ff89a241eca23a378aa4a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 5 (Read-only)  <br /></td></tr>
<tr class="separator:gabb943e4c1ff89a241eca23a378aa4a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0214edd00b7c9aef9dd68bdd60df081" id="r_gab0214edd00b7c9aef9dd68bdd60df081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gab0214edd00b7c9aef9dd68bdd60df081">RT_MAR6</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:gab0214edd00b7c9aef9dd68bdd60df081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 6 (Read-only)  <br /></td></tr>
<tr class="separator:gab0214edd00b7c9aef9dd68bdd60df081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750c12018974b7dc6e055c11a43ddbec" id="r_ga750c12018974b7dc6e055c11a43ddbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga750c12018974b7dc6e055c11a43ddbec">RT_MAR7</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:ga750c12018974b7dc6e055c11a43ddbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast filter 7 (Read-only)  <br /></td></tr>
<tr class="separator:ga750c12018974b7dc6e055c11a43ddbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088bdda05f636f8cb9088f5d77045b3e" id="r_ga088bdda05f636f8cb9088f5d77045b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga088bdda05f636f8cb9088f5d77045b3e">RT_TXSTATUS0</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga088bdda05f636f8cb9088f5d77045b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit status 0 (32bit only)  <br /></td></tr>
<tr class="separator:ga088bdda05f636f8cb9088f5d77045b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47151b34f8eee199a4d68a0400985556" id="r_ga47151b34f8eee199a4d68a0400985556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga47151b34f8eee199a4d68a0400985556">RT_TXSTATUS1</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga47151b34f8eee199a4d68a0400985556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit status 1 (32bit only)  <br /></td></tr>
<tr class="separator:ga47151b34f8eee199a4d68a0400985556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd20793a74d9c10b8a4d47f09a116d0" id="r_ga1cd20793a74d9c10b8a4d47f09a116d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga1cd20793a74d9c10b8a4d47f09a116d0">RT_TXSTATUS2</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ga1cd20793a74d9c10b8a4d47f09a116d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit status 2 (32bit only)  <br /></td></tr>
<tr class="separator:ga1cd20793a74d9c10b8a4d47f09a116d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac017076c04ae08732106d6007326c94d" id="r_gac017076c04ae08732106d6007326c94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gac017076c04ae08732106d6007326c94d">RT_TXSTATUS3</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:gac017076c04ae08732106d6007326c94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit status 3 (32bit only)  <br /></td></tr>
<tr class="separator:gac017076c04ae08732106d6007326c94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea807df2882754626b3f401c2bb26987" id="r_gaea807df2882754626b3f401c2bb26987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gaea807df2882754626b3f401c2bb26987">RT_TXADDR0</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:gaea807df2882754626b3f401c2bb26987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx descriptor 0 (32bit only)  <br /></td></tr>
<tr class="separator:gaea807df2882754626b3f401c2bb26987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a495f79f475d6938122c99fa3f80784" id="r_ga1a495f79f475d6938122c99fa3f80784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga1a495f79f475d6938122c99fa3f80784">RT_TXADDR1</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:ga1a495f79f475d6938122c99fa3f80784"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx descriptor 1 (32bit only)  <br /></td></tr>
<tr class="separator:ga1a495f79f475d6938122c99fa3f80784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea8722b16d98cbfdb8f53028392b381" id="r_ga6ea8722b16d98cbfdb8f53028392b381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga6ea8722b16d98cbfdb8f53028392b381">RT_TXADDR2</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:ga6ea8722b16d98cbfdb8f53028392b381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx descriptor 2 (32bit only)  <br /></td></tr>
<tr class="separator:ga6ea8722b16d98cbfdb8f53028392b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403bbba51fbdfa5e48c5b79b811415cb" id="r_ga403bbba51fbdfa5e48c5b79b811415cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga403bbba51fbdfa5e48c5b79b811415cb">RT_TXADDR3</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:ga403bbba51fbdfa5e48c5b79b811415cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx descriptor 3 (32bit only)  <br /></td></tr>
<tr class="separator:ga403bbba51fbdfa5e48c5b79b811415cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2101655d96528a7cde260e3250e8e4" id="r_ga3e2101655d96528a7cde260e3250e8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga3e2101655d96528a7cde260e3250e8e4">RT_RXBUF</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:ga3e2101655d96528a7cde260e3250e8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer start address (32bit only)  <br /></td></tr>
<tr class="separator:ga3e2101655d96528a7cde260e3250e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0efd70ec686a8d46aacba87a9a53081" id="r_gaa0efd70ec686a8d46aacba87a9a53081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gaa0efd70ec686a8d46aacba87a9a53081">RT_RXEARLYCNT</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="memdesc:gaa0efd70ec686a8d46aacba87a9a53081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Early Rx byte count (RO 16bit)  <br /></td></tr>
<tr class="separator:gaa0efd70ec686a8d46aacba87a9a53081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102bed4ef0ed731cf8cc5c1437bb0570" id="r_ga102bed4ef0ed731cf8cc5c1437bb0570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga102bed4ef0ed731cf8cc5c1437bb0570">RT_RXEARLYSTATUS</a>&#160;&#160;&#160;0x36</td></tr>
<tr class="memdesc:ga102bed4ef0ed731cf8cc5c1437bb0570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Early Rx status (RO)  <br /></td></tr>
<tr class="separator:ga102bed4ef0ed731cf8cc5c1437bb0570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e20ebd6e6de74a322fd78aa129be0a" id="r_ga87e20ebd6e6de74a322fd78aa129be0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga87e20ebd6e6de74a322fd78aa129be0a">RT_CHIPCMD</a>&#160;&#160;&#160;0x37</td></tr>
<tr class="memdesc:ga87e20ebd6e6de74a322fd78aa129be0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command register.  <br /></td></tr>
<tr class="separator:ga87e20ebd6e6de74a322fd78aa129be0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc215b71b4445cb7f8af9d1673a4cf4" id="r_gaddc215b71b4445cb7f8af9d1673a4cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gaddc215b71b4445cb7f8af9d1673a4cf4">RT_RXBUFTAIL</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="memdesc:gaddc215b71b4445cb7f8af9d1673a4cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current address of packet read (queue tail) (16bit only)  <br /></td></tr>
<tr class="separator:gaddc215b71b4445cb7f8af9d1673a4cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ad12fc6f202cc305775c978e35c88f" id="r_ga00ad12fc6f202cc305775c978e35c88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga00ad12fc6f202cc305775c978e35c88f">RT_RXBUFHEAD</a>&#160;&#160;&#160;0x3A</td></tr>
<tr class="memdesc:ga00ad12fc6f202cc305775c978e35c88f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current buffer address (queue head) (RO 16bit)  <br /></td></tr>
<tr class="separator:ga00ad12fc6f202cc305775c978e35c88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ca4ae36788cc47f7d4d967ed5dc508" id="r_ga03ca4ae36788cc47f7d4d967ed5dc508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga03ca4ae36788cc47f7d4d967ed5dc508">RT_INTRMASK</a>&#160;&#160;&#160;0x3C</td></tr>
<tr class="memdesc:ga03ca4ae36788cc47f7d4d967ed5dc508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask (16bit only)  <br /></td></tr>
<tr class="separator:ga03ca4ae36788cc47f7d4d967ed5dc508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c6187b4f13cf7b32fd22bac2ad0db4" id="r_ga43c6187b4f13cf7b32fd22bac2ad0db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga43c6187b4f13cf7b32fd22bac2ad0db4">RT_INTRSTATUS</a>&#160;&#160;&#160;0x3E</td></tr>
<tr class="memdesc:ga43c6187b4f13cf7b32fd22bac2ad0db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status (16bit only)  <br /></td></tr>
<tr class="separator:ga43c6187b4f13cf7b32fd22bac2ad0db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b4e66d20fdaf483409f55d7cbdcd03" id="r_gac0b4e66d20fdaf483409f55d7cbdcd03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gac0b4e66d20fdaf483409f55d7cbdcd03">RT_TXCONFIG</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:gac0b4e66d20fdaf483409f55d7cbdcd03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx config (32bit only)  <br /></td></tr>
<tr class="separator:gac0b4e66d20fdaf483409f55d7cbdcd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6406edf33211d127a3e1627c7778eb" id="r_ga2c6406edf33211d127a3e1627c7778eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga2c6406edf33211d127a3e1627c7778eb">RT_RXCONFIG</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="memdesc:ga2c6406edf33211d127a3e1627c7778eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx config (32bit only)  <br /></td></tr>
<tr class="separator:ga2c6406edf33211d127a3e1627c7778eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ecdf1696159035156e1fb11e0ea3e" id="r_ga986ecdf1696159035156e1fb11e0ea3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga986ecdf1696159035156e1fb11e0ea3e">RT_TIMER</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="memdesc:ga986ecdf1696159035156e1fb11e0ea3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">A general purpose counter, any write clears (32bit only)  <br /></td></tr>
<tr class="separator:ga986ecdf1696159035156e1fb11e0ea3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bc003d66bae9334d415eedd27f50af" id="r_ga14bc003d66bae9334d415eedd27f50af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga14bc003d66bae9334d415eedd27f50af">RT_RXMISSED</a>&#160;&#160;&#160;0x4C</td></tr>
<tr class="memdesc:ga14bc003d66bae9334d415eedd27f50af"><td class="mdescLeft">&#160;</td><td class="mdescRight">24 bits valid, write clears (32bit only)  <br /></td></tr>
<tr class="separator:ga14bc003d66bae9334d415eedd27f50af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407523d115e18e81fdd477294b5d2199" id="r_ga407523d115e18e81fdd477294b5d2199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga407523d115e18e81fdd477294b5d2199">RT_CFG9346</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="memdesc:ga407523d115e18e81fdd477294b5d2199"><td class="mdescLeft">&#160;</td><td class="mdescRight">93C46 command register  <br /></td></tr>
<tr class="separator:ga407523d115e18e81fdd477294b5d2199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabfc887d205ad198903fc11709c5688" id="r_gacabfc887d205ad198903fc11709c5688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gacabfc887d205ad198903fc11709c5688">RT_CONFIG0</a>&#160;&#160;&#160;0x51</td></tr>
<tr class="memdesc:gacabfc887d205ad198903fc11709c5688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration reg 0.  <br /></td></tr>
<tr class="separator:gacabfc887d205ad198903fc11709c5688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f783ea7d35dfb177a11850362c89b65" id="r_ga6f783ea7d35dfb177a11850362c89b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga6f783ea7d35dfb177a11850362c89b65">RT_CONFIG1</a>&#160;&#160;&#160;0x52</td></tr>
<tr class="memdesc:ga6f783ea7d35dfb177a11850362c89b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration reg 1.  <br /></td></tr>
<tr class="separator:ga6f783ea7d35dfb177a11850362c89b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43b49e818640bddab57753e0d1d9b52" id="r_gab43b49e818640bddab57753e0d1d9b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gab43b49e818640bddab57753e0d1d9b52">RT_RES53</a>&#160;&#160;&#160;0x53</td></tr>
<tr class="memdesc:gab43b49e818640bddab57753e0d1d9b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <br /></td></tr>
<tr class="separator:gab43b49e818640bddab57753e0d1d9b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc6e570f4f0526b68c6f4a8d0265ef4" id="r_ga2bc6e570f4f0526b68c6f4a8d0265ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga2bc6e570f4f0526b68c6f4a8d0265ef4">RT_TIMERINT</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="memdesc:ga2bc6e570f4f0526b68c6f4a8d0265ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer interrupt register (32bit only)  <br /></td></tr>
<tr class="separator:ga2bc6e570f4f0526b68c6f4a8d0265ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0419a1ae80a3b4835382add1999f521f" id="r_ga0419a1ae80a3b4835382add1999f521f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga0419a1ae80a3b4835382add1999f521f">RT_MEDIASTATUS</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:ga0419a1ae80a3b4835382add1999f521f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Media status register.  <br /></td></tr>
<tr class="separator:ga0419a1ae80a3b4835382add1999f521f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3fa569f89c5626a915400560c1eadf" id="r_ga0f3fa569f89c5626a915400560c1eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga0f3fa569f89c5626a915400560c1eadf">RT_CONFIG3</a>&#160;&#160;&#160;0x59</td></tr>
<tr class="memdesc:ga0f3fa569f89c5626a915400560c1eadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Config register 3.  <br /></td></tr>
<tr class="separator:ga0f3fa569f89c5626a915400560c1eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1156df172d349e7f859603e133da49b2" id="r_ga1156df172d349e7f859603e133da49b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga1156df172d349e7f859603e133da49b2">RT_CONFIG4</a>&#160;&#160;&#160;0x5A</td></tr>
<tr class="memdesc:ga1156df172d349e7f859603e133da49b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Config register 4.  <br /></td></tr>
<tr class="separator:ga1156df172d349e7f859603e133da49b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24f3f1fb3d2346f36076943082d2e34" id="r_gad24f3f1fb3d2346f36076943082d2e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gad24f3f1fb3d2346f36076943082d2e34">RT_RES5B</a>&#160;&#160;&#160;0x5B</td></tr>
<tr class="memdesc:gad24f3f1fb3d2346f36076943082d2e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <br /></td></tr>
<tr class="separator:gad24f3f1fb3d2346f36076943082d2e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0472bfacad86be4df2249e0387c9e63d" id="r_ga0472bfacad86be4df2249e0387c9e63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga0472bfacad86be4df2249e0387c9e63d">RT_MULTIINTR</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:ga0472bfacad86be4df2249e0387c9e63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple interrupt select (32bit only)  <br /></td></tr>
<tr class="separator:ga0472bfacad86be4df2249e0387c9e63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f052c2bd36336dcee78dae6c0acfdc" id="r_ga47f052c2bd36336dcee78dae6c0acfdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga47f052c2bd36336dcee78dae6c0acfdc">RT_RERID</a>&#160;&#160;&#160;0x5E</td></tr>
<tr class="memdesc:ga47f052c2bd36336dcee78dae6c0acfdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCI Revision ID (10h) (Read-only)  <br /></td></tr>
<tr class="separator:ga47f052c2bd36336dcee78dae6c0acfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08113eb88f3574616f1517fb5c17d6a6" id="r_ga08113eb88f3574616f1517fb5c17d6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga08113eb88f3574616f1517fb5c17d6a6">RT_RES5F</a>&#160;&#160;&#160;0x5F</td></tr>
<tr class="memdesc:ga08113eb88f3574616f1517fb5c17d6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <br /></td></tr>
<tr class="separator:ga08113eb88f3574616f1517fb5c17d6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823e257185166304d93a73aacd527c62" id="r_ga823e257185166304d93a73aacd527c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga823e257185166304d93a73aacd527c62">RT_MII_TSAD</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="memdesc:ga823e257185166304d93a73aacd527c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit status of all descriptors (RO 16bit)  <br /></td></tr>
<tr class="separator:ga823e257185166304d93a73aacd527c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee238698114173a9cc662324d050dab4" id="r_gaee238698114173a9cc662324d050dab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gaee238698114173a9cc662324d050dab4">RT_MII_BMCR</a>&#160;&#160;&#160;0x62</td></tr>
<tr class="memdesc:gaee238698114173a9cc662324d050dab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic Mode Control Register (16bit only)  <br /></td></tr>
<tr class="separator:gaee238698114173a9cc662324d050dab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54584a926c1c28f24704b11cc28b77e8" id="r_ga54584a926c1c28f24704b11cc28b77e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga54584a926c1c28f24704b11cc28b77e8">RT_MII_BMSR</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="memdesc:ga54584a926c1c28f24704b11cc28b77e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic Mode Status Register (RO 16bit)  <br /></td></tr>
<tr class="separator:ga54584a926c1c28f24704b11cc28b77e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e40f7a9b55f6c5ba49b8beeb1f7e85" id="r_ga18e40f7a9b55f6c5ba49b8beeb1f7e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga18e40f7a9b55f6c5ba49b8beeb1f7e85">RT_AS_ADVERT</a>&#160;&#160;&#160;0x66</td></tr>
<tr class="memdesc:ga18e40f7a9b55f6c5ba49b8beeb1f7e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-negotiation advertisement reg (16bit only)  <br /></td></tr>
<tr class="separator:ga18e40f7a9b55f6c5ba49b8beeb1f7e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab629cf9880ae25d14ed34d2eb6a3d225" id="r_gab629cf9880ae25d14ed34d2eb6a3d225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gab629cf9880ae25d14ed34d2eb6a3d225">RT_AS_LPAR</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="memdesc:gab629cf9880ae25d14ed34d2eb6a3d225"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-negotiation link partner reg (RO 16bit)  <br /></td></tr>
<tr class="separator:gab629cf9880ae25d14ed34d2eb6a3d225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff088701f82f0a9daa65cec5a0b4beb2" id="r_gaff088701f82f0a9daa65cec5a0b4beb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#gaff088701f82f0a9daa65cec5a0b4beb2">RT_AS_EXPANSION</a>&#160;&#160;&#160;0x6A</td></tr>
<tr class="memdesc:gaff088701f82f0a9daa65cec5a0b4beb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-negotiation expansion reg (RO 16bit)  <br /></td></tr>
<tr class="separator:gaff088701f82f0a9daa65cec5a0b4beb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f982e5355d96a0ecee906ff2e934708" id="r_ga7f982e5355d96a0ecee906ff2e934708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bba__regs__locs.html#ga7f982e5355d96a0ecee906ff2e934708">RT_CONFIG5</a>&#160;&#160;&#160;0xD8</td></tr>
<tr class="memdesc:ga7f982e5355d96a0ecee906ff2e934708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Config register 5.  <br /></td></tr>
<tr class="separator:ga7f982e5355d96a0ecee906ff2e934708"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Locations for various broadband adapter registers. </p>
<p>The default assumption is that these are all RW at any aligned size unless otherwise noted. ex (RW 32bit, RO 16/8) indicates read/write at 32bit and read-only at 16 or 8bits. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga18e40f7a9b55f6c5ba49b8beeb1f7e85" name="ga18e40f7a9b55f6c5ba49b8beeb1f7e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18e40f7a9b55f6c5ba49b8beeb1f7e85">&#9670;&#160;</a></span>RT_AS_ADVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_AS_ADVERT&#160;&#160;&#160;0x66</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-negotiation advertisement reg (16bit only) </p>

</div>
</div>
<a id="gaff088701f82f0a9daa65cec5a0b4beb2" name="gaff088701f82f0a9daa65cec5a0b4beb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff088701f82f0a9daa65cec5a0b4beb2">&#9670;&#160;</a></span>RT_AS_EXPANSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_AS_EXPANSION&#160;&#160;&#160;0x6A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-negotiation expansion reg (RO 16bit) </p>

</div>
</div>
<a id="gab629cf9880ae25d14ed34d2eb6a3d225" name="gab629cf9880ae25d14ed34d2eb6a3d225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab629cf9880ae25d14ed34d2eb6a3d225">&#9670;&#160;</a></span>RT_AS_LPAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_AS_LPAR&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-negotiation link partner reg (RO 16bit) </p>

</div>
</div>
<a id="ga407523d115e18e81fdd477294b5d2199" name="ga407523d115e18e81fdd477294b5d2199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407523d115e18e81fdd477294b5d2199">&#9670;&#160;</a></span>RT_CFG9346</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_CFG9346&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>93C46 command register </p>

</div>
</div>
<a id="ga87e20ebd6e6de74a322fd78aa129be0a" name="ga87e20ebd6e6de74a322fd78aa129be0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e20ebd6e6de74a322fd78aa129be0a">&#9670;&#160;</a></span>RT_CHIPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_CHIPCMD&#160;&#160;&#160;0x37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command register. </p>

</div>
</div>
<a id="gacabfc887d205ad198903fc11709c5688" name="gacabfc887d205ad198903fc11709c5688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabfc887d205ad198903fc11709c5688">&#9670;&#160;</a></span>RT_CONFIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_CONFIG0&#160;&#160;&#160;0x51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration reg 0. </p>

</div>
</div>
<a id="ga6f783ea7d35dfb177a11850362c89b65" name="ga6f783ea7d35dfb177a11850362c89b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f783ea7d35dfb177a11850362c89b65">&#9670;&#160;</a></span>RT_CONFIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_CONFIG1&#160;&#160;&#160;0x52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration reg 1. </p>

</div>
</div>
<a id="ga0f3fa569f89c5626a915400560c1eadf" name="ga0f3fa569f89c5626a915400560c1eadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f3fa569f89c5626a915400560c1eadf">&#9670;&#160;</a></span>RT_CONFIG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_CONFIG3&#160;&#160;&#160;0x59</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Config register 3. </p>

</div>
</div>
<a id="ga1156df172d349e7f859603e133da49b2" name="ga1156df172d349e7f859603e133da49b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1156df172d349e7f859603e133da49b2">&#9670;&#160;</a></span>RT_CONFIG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_CONFIG4&#160;&#160;&#160;0x5A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Config register 4. </p>

</div>
</div>
<a id="ga7f982e5355d96a0ecee906ff2e934708" name="ga7f982e5355d96a0ecee906ff2e934708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f982e5355d96a0ecee906ff2e934708">&#9670;&#160;</a></span>RT_CONFIG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_CONFIG5&#160;&#160;&#160;0xD8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Config register 5. </p>

</div>
</div>
<a id="ga572bd31ff97389d27fed216f5072e066" name="ga572bd31ff97389d27fed216f5072e066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga572bd31ff97389d27fed216f5072e066">&#9670;&#160;</a></span>RT_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_IDR0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAC address 0 (RW 32bit, RO 16/8) </p>

</div>
</div>
<a id="ga27941916bf287e23b4ad60dd225048a5" name="ga27941916bf287e23b4ad60dd225048a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27941916bf287e23b4ad60dd225048a5">&#9670;&#160;</a></span>RT_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_IDR1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAC address 1 (Read-only) </p>

</div>
</div>
<a id="ga4022ff5b2d0d22c177b2fdebc983d5fa" name="ga4022ff5b2d0d22c177b2fdebc983d5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4022ff5b2d0d22c177b2fdebc983d5fa">&#9670;&#160;</a></span>RT_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_IDR2&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAC address 2 (Read-only) </p>

</div>
</div>
<a id="gaf930bb4b8a34e8ff472872e54d4ef641" name="gaf930bb4b8a34e8ff472872e54d4ef641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf930bb4b8a34e8ff472872e54d4ef641">&#9670;&#160;</a></span>RT_IDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_IDR3&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAC address 3 (Read-only) </p>

</div>
</div>
<a id="ga5c44a26eea38ccf1ab139a1bf459f4b8" name="ga5c44a26eea38ccf1ab139a1bf459f4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c44a26eea38ccf1ab139a1bf459f4b8">&#9670;&#160;</a></span>RT_IDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_IDR4&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAC address 4 (RW 32bit, RO 16/8) </p>

</div>
</div>
<a id="ga483f8ed02034276947dfe5267ac01f7a" name="ga483f8ed02034276947dfe5267ac01f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga483f8ed02034276947dfe5267ac01f7a">&#9670;&#160;</a></span>RT_IDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_IDR5&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAC address 5 (Read-only) </p>

</div>
</div>
<a id="ga03ca4ae36788cc47f7d4d967ed5dc508" name="ga03ca4ae36788cc47f7d4d967ed5dc508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03ca4ae36788cc47f7d4d967ed5dc508">&#9670;&#160;</a></span>RT_INTRMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_INTRMASK&#160;&#160;&#160;0x3C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt mask (16bit only) </p>

</div>
</div>
<a id="ga43c6187b4f13cf7b32fd22bac2ad0db4" name="ga43c6187b4f13cf7b32fd22bac2ad0db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c6187b4f13cf7b32fd22bac2ad0db4">&#9670;&#160;</a></span>RT_INTRSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_INTRSTATUS&#160;&#160;&#160;0x3E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status (16bit only) </p>

</div>
</div>
<a id="ga11108c31b672f5703eb36de7e8adc663" name="ga11108c31b672f5703eb36de7e8adc663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11108c31b672f5703eb36de7e8adc663">&#9670;&#160;</a></span>RT_MAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR0&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 0 (RW 32bit, RO 16/8) </p>

</div>
</div>
<a id="ga14ebf3326c2546ab97382d8ff5373b8f" name="ga14ebf3326c2546ab97382d8ff5373b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ebf3326c2546ab97382d8ff5373b8f">&#9670;&#160;</a></span>RT_MAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR1&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 1 (Read-only) </p>

</div>
</div>
<a id="ga2f588e9688b144aa06dc99a854a406e9" name="ga2f588e9688b144aa06dc99a854a406e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f588e9688b144aa06dc99a854a406e9">&#9670;&#160;</a></span>RT_MAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR2&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 2 (Read-only) </p>

</div>
</div>
<a id="ga23fa3fe9dcc129b2e6fd2c502fdafaf2" name="ga23fa3fe9dcc129b2e6fd2c502fdafaf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23fa3fe9dcc129b2e6fd2c502fdafaf2">&#9670;&#160;</a></span>RT_MAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR3&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 3 (Read-only) </p>

</div>
</div>
<a id="gaeaecbcfcb07d05342db49ac6f0d35d2c" name="gaeaecbcfcb07d05342db49ac6f0d35d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaecbcfcb07d05342db49ac6f0d35d2c">&#9670;&#160;</a></span>RT_MAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR4&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 4 (RW 32bit, RO 16/8) </p>

</div>
</div>
<a id="gabb943e4c1ff89a241eca23a378aa4a33" name="gabb943e4c1ff89a241eca23a378aa4a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb943e4c1ff89a241eca23a378aa4a33">&#9670;&#160;</a></span>RT_MAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR5&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 5 (Read-only) </p>

</div>
</div>
<a id="gab0214edd00b7c9aef9dd68bdd60df081" name="gab0214edd00b7c9aef9dd68bdd60df081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0214edd00b7c9aef9dd68bdd60df081">&#9670;&#160;</a></span>RT_MAR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR6&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 6 (Read-only) </p>

</div>
</div>
<a id="ga750c12018974b7dc6e055c11a43ddbec" name="ga750c12018974b7dc6e055c11a43ddbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga750c12018974b7dc6e055c11a43ddbec">&#9670;&#160;</a></span>RT_MAR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MAR7&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast filter 7 (Read-only) </p>

</div>
</div>
<a id="ga0419a1ae80a3b4835382add1999f521f" name="ga0419a1ae80a3b4835382add1999f521f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0419a1ae80a3b4835382add1999f521f">&#9670;&#160;</a></span>RT_MEDIASTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MEDIASTATUS&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Media status register. </p>

</div>
</div>
<a id="gaee238698114173a9cc662324d050dab4" name="gaee238698114173a9cc662324d050dab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee238698114173a9cc662324d050dab4">&#9670;&#160;</a></span>RT_MII_BMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MII_BMCR&#160;&#160;&#160;0x62</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Basic Mode Control Register (16bit only) </p>

</div>
</div>
<a id="ga54584a926c1c28f24704b11cc28b77e8" name="ga54584a926c1c28f24704b11cc28b77e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54584a926c1c28f24704b11cc28b77e8">&#9670;&#160;</a></span>RT_MII_BMSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MII_BMSR&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Basic Mode Status Register (RO 16bit) </p>

</div>
</div>
<a id="ga823e257185166304d93a73aacd527c62" name="ga823e257185166304d93a73aacd527c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga823e257185166304d93a73aacd527c62">&#9670;&#160;</a></span>RT_MII_TSAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MII_TSAD&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit status of all descriptors (RO 16bit) </p>

</div>
</div>
<a id="ga0472bfacad86be4df2249e0387c9e63d" name="ga0472bfacad86be4df2249e0387c9e63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0472bfacad86be4df2249e0387c9e63d">&#9670;&#160;</a></span>RT_MULTIINTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_MULTIINTR&#160;&#160;&#160;0x5C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiple interrupt select (32bit only) </p>

</div>
</div>
<a id="ga47f052c2bd36336dcee78dae6c0acfdc" name="ga47f052c2bd36336dcee78dae6c0acfdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47f052c2bd36336dcee78dae6c0acfdc">&#9670;&#160;</a></span>RT_RERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RERID&#160;&#160;&#160;0x5E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCI Revision ID (10h) (Read-only) </p>

</div>
</div>
<a id="ga2e6912ad9fb98c78657eba14220d2e04" name="ga2e6912ad9fb98c78657eba14220d2e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e6912ad9fb98c78657eba14220d2e04">&#9670;&#160;</a></span>RT_RES06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RES06&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="gac925184988c155da5389893429632564" name="gac925184988c155da5389893429632564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac925184988c155da5389893429632564">&#9670;&#160;</a></span>RT_RES07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RES07&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="gab43b49e818640bddab57753e0d1d9b52" name="gab43b49e818640bddab57753e0d1d9b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab43b49e818640bddab57753e0d1d9b52">&#9670;&#160;</a></span>RT_RES53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RES53&#160;&#160;&#160;0x53</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="gad24f3f1fb3d2346f36076943082d2e34" name="gad24f3f1fb3d2346f36076943082d2e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24f3f1fb3d2346f36076943082d2e34">&#9670;&#160;</a></span>RT_RES5B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RES5B&#160;&#160;&#160;0x5B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="ga08113eb88f3574616f1517fb5c17d6a6" name="ga08113eb88f3574616f1517fb5c17d6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08113eb88f3574616f1517fb5c17d6a6">&#9670;&#160;</a></span>RT_RES5F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RES5F&#160;&#160;&#160;0x5F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="ga3e2101655d96528a7cde260e3250e8e4" name="ga3e2101655d96528a7cde260e3250e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e2101655d96528a7cde260e3250e8e4">&#9670;&#160;</a></span>RT_RXBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RXBUF&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive buffer start address (32bit only) </p>

</div>
</div>
<a id="ga00ad12fc6f202cc305775c978e35c88f" name="ga00ad12fc6f202cc305775c978e35c88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ad12fc6f202cc305775c978e35c88f">&#9670;&#160;</a></span>RT_RXBUFHEAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RXBUFHEAD&#160;&#160;&#160;0x3A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current buffer address (queue head) (RO 16bit) </p>

</div>
</div>
<a id="gaddc215b71b4445cb7f8af9d1673a4cf4" name="gaddc215b71b4445cb7f8af9d1673a4cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc215b71b4445cb7f8af9d1673a4cf4">&#9670;&#160;</a></span>RT_RXBUFTAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RXBUFTAIL&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current address of packet read (queue tail) (16bit only) </p>

</div>
</div>
<a id="ga2c6406edf33211d127a3e1627c7778eb" name="ga2c6406edf33211d127a3e1627c7778eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6406edf33211d127a3e1627c7778eb">&#9670;&#160;</a></span>RT_RXCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RXCONFIG&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx config (32bit only) </p>

</div>
</div>
<a id="gaa0efd70ec686a8d46aacba87a9a53081" name="gaa0efd70ec686a8d46aacba87a9a53081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0efd70ec686a8d46aacba87a9a53081">&#9670;&#160;</a></span>RT_RXEARLYCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RXEARLYCNT&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Early Rx byte count (RO 16bit) </p>

</div>
</div>
<a id="ga102bed4ef0ed731cf8cc5c1437bb0570" name="ga102bed4ef0ed731cf8cc5c1437bb0570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102bed4ef0ed731cf8cc5c1437bb0570">&#9670;&#160;</a></span>RT_RXEARLYSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RXEARLYSTATUS&#160;&#160;&#160;0x36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Early Rx status (RO) </p>

</div>
</div>
<a id="ga14bc003d66bae9334d415eedd27f50af" name="ga14bc003d66bae9334d415eedd27f50af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14bc003d66bae9334d415eedd27f50af">&#9670;&#160;</a></span>RT_RXMISSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_RXMISSED&#160;&#160;&#160;0x4C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24 bits valid, write clears (32bit only) </p>

</div>
</div>
<a id="ga986ecdf1696159035156e1fb11e0ea3e" name="ga986ecdf1696159035156e1fb11e0ea3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986ecdf1696159035156e1fb11e0ea3e">&#9670;&#160;</a></span>RT_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TIMER&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A general purpose counter, any write clears (32bit only) </p>

</div>
</div>
<a id="ga2bc6e570f4f0526b68c6f4a8d0265ef4" name="ga2bc6e570f4f0526b68c6f4a8d0265ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bc6e570f4f0526b68c6f4a8d0265ef4">&#9670;&#160;</a></span>RT_TIMERINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TIMERINT&#160;&#160;&#160;0x54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer interrupt register (32bit only) </p>

</div>
</div>
<a id="gaea807df2882754626b3f401c2bb26987" name="gaea807df2882754626b3f401c2bb26987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea807df2882754626b3f401c2bb26987">&#9670;&#160;</a></span>RT_TXADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXADDR0&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx descriptor 0 (32bit only) </p>

</div>
</div>
<a id="ga1a495f79f475d6938122c99fa3f80784" name="ga1a495f79f475d6938122c99fa3f80784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a495f79f475d6938122c99fa3f80784">&#9670;&#160;</a></span>RT_TXADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXADDR1&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx descriptor 1 (32bit only) </p>

</div>
</div>
<a id="ga6ea8722b16d98cbfdb8f53028392b381" name="ga6ea8722b16d98cbfdb8f53028392b381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea8722b16d98cbfdb8f53028392b381">&#9670;&#160;</a></span>RT_TXADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXADDR2&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx descriptor 2 (32bit only) </p>

</div>
</div>
<a id="ga403bbba51fbdfa5e48c5b79b811415cb" name="ga403bbba51fbdfa5e48c5b79b811415cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403bbba51fbdfa5e48c5b79b811415cb">&#9670;&#160;</a></span>RT_TXADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXADDR3&#160;&#160;&#160;0x2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx descriptor 3 (32bit only) </p>

</div>
</div>
<a id="gac0b4e66d20fdaf483409f55d7cbdcd03" name="gac0b4e66d20fdaf483409f55d7cbdcd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0b4e66d20fdaf483409f55d7cbdcd03">&#9670;&#160;</a></span>RT_TXCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXCONFIG&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx config (32bit only) </p>

</div>
</div>
<a id="ga088bdda05f636f8cb9088f5d77045b3e" name="ga088bdda05f636f8cb9088f5d77045b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga088bdda05f636f8cb9088f5d77045b3e">&#9670;&#160;</a></span>RT_TXSTATUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXSTATUS0&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit status 0 (32bit only) </p>

</div>
</div>
<a id="ga47151b34f8eee199a4d68a0400985556" name="ga47151b34f8eee199a4d68a0400985556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47151b34f8eee199a4d68a0400985556">&#9670;&#160;</a></span>RT_TXSTATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXSTATUS1&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit status 1 (32bit only) </p>

</div>
</div>
<a id="ga1cd20793a74d9c10b8a4d47f09a116d0" name="ga1cd20793a74d9c10b8a4d47f09a116d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd20793a74d9c10b8a4d47f09a116d0">&#9670;&#160;</a></span>RT_TXSTATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXSTATUS2&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit status 2 (32bit only) </p>

</div>
</div>
<a id="gac017076c04ae08732106d6007326c94d" name="gac017076c04ae08732106d6007326c94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac017076c04ae08732106d6007326c94d">&#9670;&#160;</a></span>RT_TXSTATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT_TXSTATUS3&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit status 3 (32bit only) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
