<img style="float: right;" src="/res/Klessydra_Logo.png" width="400">

### Welcome to Klessydra ðŸ‘‹
Klessydra is a family of RISC-V processing cores and accelerators developed at the Digital Systems Lab at Sapienza University of Rome.
Klessydra since its begnning has evolved a great deal, and continues to evolve at an accelerated pace.

<img style="float: right;" src="/res/Klessydra_Evolution_Timeline.png" width="900">

Some of our works:
- [The Microarchitecture of a Multi-threaded RISC-V Compliant Processing Core Family for IoT End-Nodes](https://link.springer.com/chapter/10.1007/978-3-319-93082-4_12)
- [Klessydra-T: Designing Vector Coprocessors for Multithreaded Edge-Computing Cores](https://ieeexplore.ieee.org/abstract/document/9320564)
- [Customizable Vector Acceleration in Extreme-Edge Computing: A RISC-V Software/Hardware Architecture Study on VGG-16 Implementation](https://www.mdpi.com/2079-9292/10/4/518)
- [Design and Evaluation of Buffered Triple Modular Redundancy in Interleaved-Multi-Threading Processors](https://ieeexplore.ieee.org/abstract/document/9968000)
- [Evaluation of Dynamic Triple Modular Redundancy in an Interleaved-Multi-Threading RISC-V Core](https://www.mdpi.com/2079-9268/13/1/2)
- [Fault-Tolerant Hardware Acceleration for High-Performance Edge-Computing Nodes](https://www.mdpi.com/2079-9292/12/17/3574)

Cite and Share if you use the Klessydra Architecture IPs for an academic publication.

