

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_partialsum'
================================================================
* Date:           Wed Apr 12 06:54:11 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |       67|       67|         5|          1|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_90 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_91 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_92 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_93 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_94 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_95 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_96 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_97 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_98 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_99 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_100 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_101 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_102 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_103 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_104 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%AB_load_1_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_1"   --->   Operation 26 'read' 'AB_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AB_load_2_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_2"   --->   Operation 27 'read' 'AB_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%AB_load_3_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_3"   --->   Operation 28 'read' 'AB_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AB_load_4_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_4"   --->   Operation 29 'read' 'AB_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AB_load_5_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_5"   --->   Operation 30 'read' 'AB_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%AB_load_6_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_6"   --->   Operation 31 'read' 'AB_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%AB_load_7_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_7"   --->   Operation 32 'read' 'AB_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AB_load_8_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_8"   --->   Operation 33 'read' 'AB_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%AB_load_9_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_9"   --->   Operation 34 'read' 'AB_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%AB_load_10_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_10"   --->   Operation 35 'read' 'AB_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%AB_load_11_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_11"   --->   Operation 36 'read' 'AB_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%AB_load_12_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_12"   --->   Operation 37 'read' 'AB_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%AB_load_13_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_13"   --->   Operation 38 'read' 'AB_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_load_14_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_14"   --->   Operation 39 'read' 'AB_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%AB_load_15_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_15"   --->   Operation 40 'read' 'AB_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%AB_load_16_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %AB_load_16"   --->   Operation 41 'read' 'AB_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_16_read, i512 %empty_104"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_15_read, i512 %empty_103"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_14_read, i512 %empty_102"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_13_read, i512 %empty_101"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_12_read, i512 %empty_100"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_11_read, i512 %empty_99"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_10_read, i512 %empty_98"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_9_read, i512 %empty_97"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_8_read, i512 %empty_96"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_7_read, i512 %empty_95"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_6_read, i512 %empty_94"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_5_read, i512 %empty_93"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_4_read, i512 %empty_92"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_3_read, i512 %empty_91"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_2_read, i512 %empty_90"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %AB_load_1_read, i512 %empty"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond13"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 60 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln23 = icmp_eq  i7 %k_1, i7 64" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 61 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 62 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %k_1, i7 1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 63 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc42.15, void %for.end50.exitStub" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 64 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %k_1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 65 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 66 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 68 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 69 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 70 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 72 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 74 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 76 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 78 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 80 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 81 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 82 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr = getelementptr i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 84 'getelementptr' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 86 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'load' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 88 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 90 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106 = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 92 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107 = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 93 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 94 'getelementptr' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108 = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_109 = getelementptr i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15, i64 0, i64 %zext_ln23" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 96 'getelementptr' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_109' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110 = load i6 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_109" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln23, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 98 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 99 [1/1] (3.47ns)   --->   "%Bcols_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Bcols" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'Bcols_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tempB_a = trunc i512 %Bcols_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'trunc' 'tempB_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'partselect' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tempB_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'partselect' 'tempB_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 116 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 118 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 119 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 120 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 120 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 123 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 124 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load = load i6 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'load' 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 126 [1/2] (3.25ns)   --->   "%p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'load' 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 127 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 128 [1/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106 = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 128 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107 = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 130 [1/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108 = load i6 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 131 [1/2] (3.25ns)   --->   "%blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110 = load i6 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_109" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 131 'load' 'blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 132 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 132 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 135 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 136 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 137 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 138 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 139 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 140 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 141 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 142 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 143 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 144 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 145 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 146 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 147 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [2/2] (6.91ns)   --->   "%mul_ln28_31 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 148 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [2/2] (6.91ns)   --->   "%mul_ln28_30 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 149 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [2/2] (6.91ns)   --->   "%mul_ln28_29 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 150 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [2/2] (6.91ns)   --->   "%mul_ln28_28 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 151 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [2/2] (6.91ns)   --->   "%mul_ln28_27 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 152 'mul' 'mul_ln28_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [2/2] (6.91ns)   --->   "%mul_ln28_26 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 153 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [2/2] (6.91ns)   --->   "%mul_ln28_25 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 154 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [2/2] (6.91ns)   --->   "%mul_ln28_24 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 155 'mul' 'mul_ln28_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [2/2] (6.91ns)   --->   "%mul_ln28_23 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 156 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [2/2] (6.91ns)   --->   "%mul_ln28_22 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 157 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [2/2] (6.91ns)   --->   "%mul_ln28_21 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 158 'mul' 'mul_ln28_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [2/2] (6.91ns)   --->   "%mul_ln28_20 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 159 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [2/2] (6.91ns)   --->   "%mul_ln28_19 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 160 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [2/2] (6.91ns)   --->   "%mul_ln28_18 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 161 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [2/2] (6.91ns)   --->   "%mul_ln28_17 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 162 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [2/2] (6.91ns)   --->   "%mul_ln28_16 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 163 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [2/2] (6.91ns)   --->   "%mul_ln28_47 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 164 'mul' 'mul_ln28_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [2/2] (6.91ns)   --->   "%mul_ln28_46 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 165 'mul' 'mul_ln28_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [2/2] (6.91ns)   --->   "%mul_ln28_45 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 166 'mul' 'mul_ln28_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [2/2] (6.91ns)   --->   "%mul_ln28_44 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 167 'mul' 'mul_ln28_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [2/2] (6.91ns)   --->   "%mul_ln28_43 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 168 'mul' 'mul_ln28_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [2/2] (6.91ns)   --->   "%mul_ln28_42 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 169 'mul' 'mul_ln28_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [2/2] (6.91ns)   --->   "%mul_ln28_41 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 170 'mul' 'mul_ln28_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [2/2] (6.91ns)   --->   "%mul_ln28_40 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 171 'mul' 'mul_ln28_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [2/2] (6.91ns)   --->   "%mul_ln28_39 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 172 'mul' 'mul_ln28_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [2/2] (6.91ns)   --->   "%mul_ln28_38 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 173 'mul' 'mul_ln28_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [2/2] (6.91ns)   --->   "%mul_ln28_37 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 174 'mul' 'mul_ln28_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [2/2] (6.91ns)   --->   "%mul_ln28_36 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 175 'mul' 'mul_ln28_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [2/2] (6.91ns)   --->   "%mul_ln28_35 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 176 'mul' 'mul_ln28_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [2/2] (6.91ns)   --->   "%mul_ln28_34 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 177 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln28_33 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 178 'mul' 'mul_ln28_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [2/2] (6.91ns)   --->   "%mul_ln28_32 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 179 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln28_63 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 180 'mul' 'mul_ln28_63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln28_62 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 181 'mul' 'mul_ln28_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln28_61 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 182 'mul' 'mul_ln28_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [2/2] (6.91ns)   --->   "%mul_ln28_60 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 183 'mul' 'mul_ln28_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [2/2] (6.91ns)   --->   "%mul_ln28_59 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 184 'mul' 'mul_ln28_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln28_58 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 185 'mul' 'mul_ln28_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [2/2] (6.91ns)   --->   "%mul_ln28_57 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 186 'mul' 'mul_ln28_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [2/2] (6.91ns)   --->   "%mul_ln28_56 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 187 'mul' 'mul_ln28_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [2/2] (6.91ns)   --->   "%mul_ln28_55 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 188 'mul' 'mul_ln28_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [2/2] (6.91ns)   --->   "%mul_ln28_54 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 189 'mul' 'mul_ln28_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [2/2] (6.91ns)   --->   "%mul_ln28_53 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 190 'mul' 'mul_ln28_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [2/2] (6.91ns)   --->   "%mul_ln28_52 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 191 'mul' 'mul_ln28_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [2/2] (6.91ns)   --->   "%mul_ln28_51 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 192 'mul' 'mul_ln28_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [2/2] (6.91ns)   --->   "%mul_ln28_50 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 193 'mul' 'mul_ln28_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [2/2] (6.91ns)   --->   "%mul_ln28_49 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 194 'mul' 'mul_ln28_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [2/2] (6.91ns)   --->   "%mul_ln28_48 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 195 'mul' 'mul_ln28_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [2/2] (6.91ns)   --->   "%mul_ln28_79 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 196 'mul' 'mul_ln28_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [2/2] (6.91ns)   --->   "%mul_ln28_78 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 197 'mul' 'mul_ln28_78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [2/2] (6.91ns)   --->   "%mul_ln28_77 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 198 'mul' 'mul_ln28_77' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [2/2] (6.91ns)   --->   "%mul_ln28_76 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 199 'mul' 'mul_ln28_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [2/2] (6.91ns)   --->   "%mul_ln28_75 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 200 'mul' 'mul_ln28_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [2/2] (6.91ns)   --->   "%mul_ln28_74 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 201 'mul' 'mul_ln28_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [2/2] (6.91ns)   --->   "%mul_ln28_73 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 202 'mul' 'mul_ln28_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [2/2] (6.91ns)   --->   "%mul_ln28_72 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 203 'mul' 'mul_ln28_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [2/2] (6.91ns)   --->   "%mul_ln28_71 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 204 'mul' 'mul_ln28_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [2/2] (6.91ns)   --->   "%mul_ln28_70 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 205 'mul' 'mul_ln28_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [2/2] (6.91ns)   --->   "%mul_ln28_69 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 206 'mul' 'mul_ln28_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [2/2] (6.91ns)   --->   "%mul_ln28_68 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 207 'mul' 'mul_ln28_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [2/2] (6.91ns)   --->   "%mul_ln28_67 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 208 'mul' 'mul_ln28_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln28_66 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 209 'mul' 'mul_ln28_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [2/2] (6.91ns)   --->   "%mul_ln28_65 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 210 'mul' 'mul_ln28_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [2/2] (6.91ns)   --->   "%mul_ln28_64 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 211 'mul' 'mul_ln28_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [2/2] (6.91ns)   --->   "%mul_ln28_95 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 212 'mul' 'mul_ln28_95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [2/2] (6.91ns)   --->   "%mul_ln28_94 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 213 'mul' 'mul_ln28_94' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [2/2] (6.91ns)   --->   "%mul_ln28_93 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 214 'mul' 'mul_ln28_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [2/2] (6.91ns)   --->   "%mul_ln28_92 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 215 'mul' 'mul_ln28_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [2/2] (6.91ns)   --->   "%mul_ln28_91 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 216 'mul' 'mul_ln28_91' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [2/2] (6.91ns)   --->   "%mul_ln28_90 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 217 'mul' 'mul_ln28_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [2/2] (6.91ns)   --->   "%mul_ln28_89 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 218 'mul' 'mul_ln28_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [2/2] (6.91ns)   --->   "%mul_ln28_88 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 219 'mul' 'mul_ln28_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [2/2] (6.91ns)   --->   "%mul_ln28_87 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 220 'mul' 'mul_ln28_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [2/2] (6.91ns)   --->   "%mul_ln28_86 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 221 'mul' 'mul_ln28_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [2/2] (6.91ns)   --->   "%mul_ln28_85 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 222 'mul' 'mul_ln28_85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [2/2] (6.91ns)   --->   "%mul_ln28_84 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 223 'mul' 'mul_ln28_84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [2/2] (6.91ns)   --->   "%mul_ln28_83 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 224 'mul' 'mul_ln28_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [2/2] (6.91ns)   --->   "%mul_ln28_82 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 225 'mul' 'mul_ln28_82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [2/2] (6.91ns)   --->   "%mul_ln28_81 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 226 'mul' 'mul_ln28_81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [2/2] (6.91ns)   --->   "%mul_ln28_80 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 227 'mul' 'mul_ln28_80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [2/2] (6.91ns)   --->   "%mul_ln28_111 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 228 'mul' 'mul_ln28_111' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [2/2] (6.91ns)   --->   "%mul_ln28_110 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 229 'mul' 'mul_ln28_110' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [2/2] (6.91ns)   --->   "%mul_ln28_109 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 230 'mul' 'mul_ln28_109' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [2/2] (6.91ns)   --->   "%mul_ln28_108 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 231 'mul' 'mul_ln28_108' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [2/2] (6.91ns)   --->   "%mul_ln28_107 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 232 'mul' 'mul_ln28_107' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [2/2] (6.91ns)   --->   "%mul_ln28_106 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 233 'mul' 'mul_ln28_106' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [2/2] (6.91ns)   --->   "%mul_ln28_105 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 234 'mul' 'mul_ln28_105' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [2/2] (6.91ns)   --->   "%mul_ln28_104 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 235 'mul' 'mul_ln28_104' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [2/2] (6.91ns)   --->   "%mul_ln28_103 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 236 'mul' 'mul_ln28_103' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [2/2] (6.91ns)   --->   "%mul_ln28_102 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 237 'mul' 'mul_ln28_102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [2/2] (6.91ns)   --->   "%mul_ln28_101 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 238 'mul' 'mul_ln28_101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [2/2] (6.91ns)   --->   "%mul_ln28_100 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 239 'mul' 'mul_ln28_100' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [2/2] (6.91ns)   --->   "%mul_ln28_99 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 240 'mul' 'mul_ln28_99' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [2/2] (6.91ns)   --->   "%mul_ln28_98 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 241 'mul' 'mul_ln28_98' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [2/2] (6.91ns)   --->   "%mul_ln28_97 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 242 'mul' 'mul_ln28_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [2/2] (6.91ns)   --->   "%mul_ln28_96 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 243 'mul' 'mul_ln28_96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [2/2] (6.91ns)   --->   "%mul_ln28_127 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 244 'mul' 'mul_ln28_127' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [2/2] (6.91ns)   --->   "%mul_ln28_126 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 245 'mul' 'mul_ln28_126' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [2/2] (6.91ns)   --->   "%mul_ln28_125 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 246 'mul' 'mul_ln28_125' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [2/2] (6.91ns)   --->   "%mul_ln28_124 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 247 'mul' 'mul_ln28_124' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [2/2] (6.91ns)   --->   "%mul_ln28_123 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 248 'mul' 'mul_ln28_123' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [2/2] (6.91ns)   --->   "%mul_ln28_122 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 249 'mul' 'mul_ln28_122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [2/2] (6.91ns)   --->   "%mul_ln28_121 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 250 'mul' 'mul_ln28_121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [2/2] (6.91ns)   --->   "%mul_ln28_120 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 251 'mul' 'mul_ln28_120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [2/2] (6.91ns)   --->   "%mul_ln28_119 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 252 'mul' 'mul_ln28_119' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [2/2] (6.91ns)   --->   "%mul_ln28_118 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 253 'mul' 'mul_ln28_118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [2/2] (6.91ns)   --->   "%mul_ln28_117 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 254 'mul' 'mul_ln28_117' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [2/2] (6.91ns)   --->   "%mul_ln28_116 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 255 'mul' 'mul_ln28_116' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [2/2] (6.91ns)   --->   "%mul_ln28_115 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 256 'mul' 'mul_ln28_115' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [2/2] (6.91ns)   --->   "%mul_ln28_114 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 257 'mul' 'mul_ln28_114' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [2/2] (6.91ns)   --->   "%mul_ln28_113 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 258 'mul' 'mul_ln28_113' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [2/2] (6.91ns)   --->   "%mul_ln28_112 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 259 'mul' 'mul_ln28_112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [2/2] (6.91ns)   --->   "%mul_ln28_143 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 260 'mul' 'mul_ln28_143' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [2/2] (6.91ns)   --->   "%mul_ln28_142 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 261 'mul' 'mul_ln28_142' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [2/2] (6.91ns)   --->   "%mul_ln28_141 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 262 'mul' 'mul_ln28_141' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [2/2] (6.91ns)   --->   "%mul_ln28_140 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 263 'mul' 'mul_ln28_140' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [2/2] (6.91ns)   --->   "%mul_ln28_139 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 264 'mul' 'mul_ln28_139' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [2/2] (6.91ns)   --->   "%mul_ln28_138 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 265 'mul' 'mul_ln28_138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [2/2] (6.91ns)   --->   "%mul_ln28_137 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 266 'mul' 'mul_ln28_137' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [2/2] (6.91ns)   --->   "%mul_ln28_136 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 267 'mul' 'mul_ln28_136' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [2/2] (6.91ns)   --->   "%mul_ln28_135 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 268 'mul' 'mul_ln28_135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [2/2] (6.91ns)   --->   "%mul_ln28_134 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 269 'mul' 'mul_ln28_134' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [2/2] (6.91ns)   --->   "%mul_ln28_133 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 270 'mul' 'mul_ln28_133' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [2/2] (6.91ns)   --->   "%mul_ln28_132 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 271 'mul' 'mul_ln28_132' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [2/2] (6.91ns)   --->   "%mul_ln28_131 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 272 'mul' 'mul_ln28_131' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [2/2] (6.91ns)   --->   "%mul_ln28_130 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 273 'mul' 'mul_ln28_130' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [2/2] (6.91ns)   --->   "%mul_ln28_129 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 274 'mul' 'mul_ln28_129' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [2/2] (6.91ns)   --->   "%mul_ln28_128 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 275 'mul' 'mul_ln28_128' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [2/2] (6.91ns)   --->   "%mul_ln28_159 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 276 'mul' 'mul_ln28_159' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [2/2] (6.91ns)   --->   "%mul_ln28_158 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 277 'mul' 'mul_ln28_158' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [2/2] (6.91ns)   --->   "%mul_ln28_157 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 278 'mul' 'mul_ln28_157' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [2/2] (6.91ns)   --->   "%mul_ln28_156 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 279 'mul' 'mul_ln28_156' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [2/2] (6.91ns)   --->   "%mul_ln28_155 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 280 'mul' 'mul_ln28_155' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [2/2] (6.91ns)   --->   "%mul_ln28_154 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 281 'mul' 'mul_ln28_154' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [2/2] (6.91ns)   --->   "%mul_ln28_153 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 282 'mul' 'mul_ln28_153' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [2/2] (6.91ns)   --->   "%mul_ln28_152 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 283 'mul' 'mul_ln28_152' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [2/2] (6.91ns)   --->   "%mul_ln28_151 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 284 'mul' 'mul_ln28_151' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [2/2] (6.91ns)   --->   "%mul_ln28_150 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 285 'mul' 'mul_ln28_150' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [2/2] (6.91ns)   --->   "%mul_ln28_149 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 286 'mul' 'mul_ln28_149' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [2/2] (6.91ns)   --->   "%mul_ln28_148 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 287 'mul' 'mul_ln28_148' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [2/2] (6.91ns)   --->   "%mul_ln28_147 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 288 'mul' 'mul_ln28_147' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln28_146 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 289 'mul' 'mul_ln28_146' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [2/2] (6.91ns)   --->   "%mul_ln28_145 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 290 'mul' 'mul_ln28_145' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [2/2] (6.91ns)   --->   "%mul_ln28_144 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 291 'mul' 'mul_ln28_144' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [2/2] (6.91ns)   --->   "%mul_ln28_175 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 292 'mul' 'mul_ln28_175' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [2/2] (6.91ns)   --->   "%mul_ln28_174 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 293 'mul' 'mul_ln28_174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [2/2] (6.91ns)   --->   "%mul_ln28_173 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 294 'mul' 'mul_ln28_173' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [2/2] (6.91ns)   --->   "%mul_ln28_172 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 295 'mul' 'mul_ln28_172' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [2/2] (6.91ns)   --->   "%mul_ln28_171 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 296 'mul' 'mul_ln28_171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [2/2] (6.91ns)   --->   "%mul_ln28_170 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 297 'mul' 'mul_ln28_170' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [2/2] (6.91ns)   --->   "%mul_ln28_169 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 298 'mul' 'mul_ln28_169' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [2/2] (6.91ns)   --->   "%mul_ln28_168 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 299 'mul' 'mul_ln28_168' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [2/2] (6.91ns)   --->   "%mul_ln28_167 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 300 'mul' 'mul_ln28_167' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [2/2] (6.91ns)   --->   "%mul_ln28_166 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 301 'mul' 'mul_ln28_166' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [2/2] (6.91ns)   --->   "%mul_ln28_165 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 302 'mul' 'mul_ln28_165' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [2/2] (6.91ns)   --->   "%mul_ln28_164 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 303 'mul' 'mul_ln28_164' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [2/2] (6.91ns)   --->   "%mul_ln28_163 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 304 'mul' 'mul_ln28_163' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [2/2] (6.91ns)   --->   "%mul_ln28_162 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 305 'mul' 'mul_ln28_162' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [2/2] (6.91ns)   --->   "%mul_ln28_161 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 306 'mul' 'mul_ln28_161' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [2/2] (6.91ns)   --->   "%mul_ln28_160 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 307 'mul' 'mul_ln28_160' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [2/2] (6.91ns)   --->   "%mul_ln28_191 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 308 'mul' 'mul_ln28_191' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [2/2] (6.91ns)   --->   "%mul_ln28_190 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 309 'mul' 'mul_ln28_190' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [2/2] (6.91ns)   --->   "%mul_ln28_189 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 310 'mul' 'mul_ln28_189' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [2/2] (6.91ns)   --->   "%mul_ln28_188 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 311 'mul' 'mul_ln28_188' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [2/2] (6.91ns)   --->   "%mul_ln28_187 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 312 'mul' 'mul_ln28_187' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [2/2] (6.91ns)   --->   "%mul_ln28_186 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 313 'mul' 'mul_ln28_186' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [2/2] (6.91ns)   --->   "%mul_ln28_185 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 314 'mul' 'mul_ln28_185' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [2/2] (6.91ns)   --->   "%mul_ln28_184 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 315 'mul' 'mul_ln28_184' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [2/2] (6.91ns)   --->   "%mul_ln28_183 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 316 'mul' 'mul_ln28_183' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [2/2] (6.91ns)   --->   "%mul_ln28_182 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 317 'mul' 'mul_ln28_182' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [2/2] (6.91ns)   --->   "%mul_ln28_181 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 318 'mul' 'mul_ln28_181' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [2/2] (6.91ns)   --->   "%mul_ln28_180 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 319 'mul' 'mul_ln28_180' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [2/2] (6.91ns)   --->   "%mul_ln28_179 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 320 'mul' 'mul_ln28_179' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [2/2] (6.91ns)   --->   "%mul_ln28_178 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 321 'mul' 'mul_ln28_178' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [2/2] (6.91ns)   --->   "%mul_ln28_177 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 322 'mul' 'mul_ln28_177' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [2/2] (6.91ns)   --->   "%mul_ln28_176 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 323 'mul' 'mul_ln28_176' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [2/2] (6.91ns)   --->   "%mul_ln28_207 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 324 'mul' 'mul_ln28_207' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [2/2] (6.91ns)   --->   "%mul_ln28_206 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 325 'mul' 'mul_ln28_206' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [2/2] (6.91ns)   --->   "%mul_ln28_205 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 326 'mul' 'mul_ln28_205' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [2/2] (6.91ns)   --->   "%mul_ln28_204 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 327 'mul' 'mul_ln28_204' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [2/2] (6.91ns)   --->   "%mul_ln28_203 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 328 'mul' 'mul_ln28_203' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [2/2] (6.91ns)   --->   "%mul_ln28_202 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 329 'mul' 'mul_ln28_202' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [2/2] (6.91ns)   --->   "%mul_ln28_201 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 330 'mul' 'mul_ln28_201' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [2/2] (6.91ns)   --->   "%mul_ln28_200 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 331 'mul' 'mul_ln28_200' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [2/2] (6.91ns)   --->   "%mul_ln28_199 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 332 'mul' 'mul_ln28_199' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [2/2] (6.91ns)   --->   "%mul_ln28_198 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 333 'mul' 'mul_ln28_198' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [2/2] (6.91ns)   --->   "%mul_ln28_197 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 334 'mul' 'mul_ln28_197' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [2/2] (6.91ns)   --->   "%mul_ln28_196 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 335 'mul' 'mul_ln28_196' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [2/2] (6.91ns)   --->   "%mul_ln28_195 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 336 'mul' 'mul_ln28_195' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [2/2] (6.91ns)   --->   "%mul_ln28_194 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 337 'mul' 'mul_ln28_194' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [2/2] (6.91ns)   --->   "%mul_ln28_193 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 338 'mul' 'mul_ln28_193' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [2/2] (6.91ns)   --->   "%mul_ln28_192 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 339 'mul' 'mul_ln28_192' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [2/2] (6.91ns)   --->   "%mul_ln28_223 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 340 'mul' 'mul_ln28_223' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [2/2] (6.91ns)   --->   "%mul_ln28_222 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 341 'mul' 'mul_ln28_222' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [2/2] (6.91ns)   --->   "%mul_ln28_221 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 342 'mul' 'mul_ln28_221' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [2/2] (6.91ns)   --->   "%mul_ln28_220 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 343 'mul' 'mul_ln28_220' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [2/2] (6.91ns)   --->   "%mul_ln28_219 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 344 'mul' 'mul_ln28_219' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [2/2] (6.91ns)   --->   "%mul_ln28_218 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 345 'mul' 'mul_ln28_218' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [2/2] (6.91ns)   --->   "%mul_ln28_217 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 346 'mul' 'mul_ln28_217' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [2/2] (6.91ns)   --->   "%mul_ln28_216 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 347 'mul' 'mul_ln28_216' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [2/2] (6.91ns)   --->   "%mul_ln28_215 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 348 'mul' 'mul_ln28_215' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [2/2] (6.91ns)   --->   "%mul_ln28_214 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 349 'mul' 'mul_ln28_214' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [2/2] (6.91ns)   --->   "%mul_ln28_213 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 350 'mul' 'mul_ln28_213' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [2/2] (6.91ns)   --->   "%mul_ln28_212 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 351 'mul' 'mul_ln28_212' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [2/2] (6.91ns)   --->   "%mul_ln28_211 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 352 'mul' 'mul_ln28_211' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [2/2] (6.91ns)   --->   "%mul_ln28_210 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 353 'mul' 'mul_ln28_210' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [2/2] (6.91ns)   --->   "%mul_ln28_209 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 354 'mul' 'mul_ln28_209' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [2/2] (6.91ns)   --->   "%mul_ln28_208 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 355 'mul' 'mul_ln28_208' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [2/2] (6.91ns)   --->   "%mul_ln28_239 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 356 'mul' 'mul_ln28_239' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [2/2] (6.91ns)   --->   "%mul_ln28_238 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 357 'mul' 'mul_ln28_238' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [2/2] (6.91ns)   --->   "%mul_ln28_237 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 358 'mul' 'mul_ln28_237' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [2/2] (6.91ns)   --->   "%mul_ln28_236 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 359 'mul' 'mul_ln28_236' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [2/2] (6.91ns)   --->   "%mul_ln28_235 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 360 'mul' 'mul_ln28_235' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [2/2] (6.91ns)   --->   "%mul_ln28_234 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 361 'mul' 'mul_ln28_234' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [2/2] (6.91ns)   --->   "%mul_ln28_233 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 362 'mul' 'mul_ln28_233' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [2/2] (6.91ns)   --->   "%mul_ln28_232 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 363 'mul' 'mul_ln28_232' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [2/2] (6.91ns)   --->   "%mul_ln28_231 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 364 'mul' 'mul_ln28_231' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [2/2] (6.91ns)   --->   "%mul_ln28_230 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 365 'mul' 'mul_ln28_230' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [2/2] (6.91ns)   --->   "%mul_ln28_229 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 366 'mul' 'mul_ln28_229' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [2/2] (6.91ns)   --->   "%mul_ln28_228 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 367 'mul' 'mul_ln28_228' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [2/2] (6.91ns)   --->   "%mul_ln28_227 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 368 'mul' 'mul_ln28_227' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [2/2] (6.91ns)   --->   "%mul_ln28_226 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 369 'mul' 'mul_ln28_226' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [2/2] (6.91ns)   --->   "%mul_ln28_225 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 370 'mul' 'mul_ln28_225' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [2/2] (6.91ns)   --->   "%mul_ln28_224 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 371 'mul' 'mul_ln28_224' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [2/2] (6.91ns)   --->   "%mul_ln28_255 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 372 'mul' 'mul_ln28_255' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [2/2] (6.91ns)   --->   "%mul_ln28_254 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 373 'mul' 'mul_ln28_254' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [2/2] (6.91ns)   --->   "%mul_ln28_253 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 374 'mul' 'mul_ln28_253' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [2/2] (6.91ns)   --->   "%mul_ln28_252 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 375 'mul' 'mul_ln28_252' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [2/2] (6.91ns)   --->   "%mul_ln28_251 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 376 'mul' 'mul_ln28_251' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [2/2] (6.91ns)   --->   "%mul_ln28_250 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 377 'mul' 'mul_ln28_250' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [2/2] (6.91ns)   --->   "%mul_ln28_249 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 378 'mul' 'mul_ln28_249' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [2/2] (6.91ns)   --->   "%mul_ln28_248 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 379 'mul' 'mul_ln28_248' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [2/2] (6.91ns)   --->   "%mul_ln28_247 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 380 'mul' 'mul_ln28_247' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [2/2] (6.91ns)   --->   "%mul_ln28_246 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 381 'mul' 'mul_ln28_246' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [2/2] (6.91ns)   --->   "%mul_ln28_245 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 382 'mul' 'mul_ln28_245' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [2/2] (6.91ns)   --->   "%mul_ln28_244 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 383 'mul' 'mul_ln28_244' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [2/2] (6.91ns)   --->   "%mul_ln28_243 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 384 'mul' 'mul_ln28_243' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [2/2] (6.91ns)   --->   "%mul_ln28_242 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 385 'mul' 'mul_ln28_242' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [2/2] (6.91ns)   --->   "%mul_ln28_241 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 386 'mul' 'mul_ln28_241' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [2/2] (6.91ns)   --->   "%mul_ln28_240 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 387 'mul' 'mul_ln28_240' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 388 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 388 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 389 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 390 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 391 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 392 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 393 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 394 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 395 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 396 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 397 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 398 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 399 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 400 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 401 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 402 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 403 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/2] (6.91ns)   --->   "%mul_ln28_31 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 404 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/2] (6.91ns)   --->   "%mul_ln28_30 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 405 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/2] (6.91ns)   --->   "%mul_ln28_29 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 406 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/2] (6.91ns)   --->   "%mul_ln28_28 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 407 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/2] (6.91ns)   --->   "%mul_ln28_27 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 408 'mul' 'mul_ln28_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/2] (6.91ns)   --->   "%mul_ln28_26 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 409 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/2] (6.91ns)   --->   "%mul_ln28_25 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 410 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/2] (6.91ns)   --->   "%mul_ln28_24 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 411 'mul' 'mul_ln28_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/2] (6.91ns)   --->   "%mul_ln28_23 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 412 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/2] (6.91ns)   --->   "%mul_ln28_22 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 413 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/2] (6.91ns)   --->   "%mul_ln28_21 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 414 'mul' 'mul_ln28_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/2] (6.91ns)   --->   "%mul_ln28_20 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 415 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/2] (6.91ns)   --->   "%mul_ln28_19 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 416 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/2] (6.91ns)   --->   "%mul_ln28_18 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 417 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/2] (6.91ns)   --->   "%mul_ln28_17 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 418 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/2] (6.91ns)   --->   "%mul_ln28_16 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 419 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/2] (6.91ns)   --->   "%mul_ln28_47 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 420 'mul' 'mul_ln28_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/2] (6.91ns)   --->   "%mul_ln28_46 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 421 'mul' 'mul_ln28_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/2] (6.91ns)   --->   "%mul_ln28_45 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 422 'mul' 'mul_ln28_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/2] (6.91ns)   --->   "%mul_ln28_44 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 423 'mul' 'mul_ln28_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/2] (6.91ns)   --->   "%mul_ln28_43 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 424 'mul' 'mul_ln28_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/2] (6.91ns)   --->   "%mul_ln28_42 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 425 'mul' 'mul_ln28_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/2] (6.91ns)   --->   "%mul_ln28_41 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 426 'mul' 'mul_ln28_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/2] (6.91ns)   --->   "%mul_ln28_40 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 427 'mul' 'mul_ln28_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/2] (6.91ns)   --->   "%mul_ln28_39 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 428 'mul' 'mul_ln28_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/2] (6.91ns)   --->   "%mul_ln28_38 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 429 'mul' 'mul_ln28_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/2] (6.91ns)   --->   "%mul_ln28_37 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 430 'mul' 'mul_ln28_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/2] (6.91ns)   --->   "%mul_ln28_36 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 431 'mul' 'mul_ln28_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/2] (6.91ns)   --->   "%mul_ln28_35 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 432 'mul' 'mul_ln28_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/2] (6.91ns)   --->   "%mul_ln28_34 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 433 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/2] (6.91ns)   --->   "%mul_ln28_33 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 434 'mul' 'mul_ln28_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/2] (6.91ns)   --->   "%mul_ln28_32 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 435 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/2] (6.91ns)   --->   "%mul_ln28_63 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 436 'mul' 'mul_ln28_63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/2] (6.91ns)   --->   "%mul_ln28_62 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 437 'mul' 'mul_ln28_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/2] (6.91ns)   --->   "%mul_ln28_61 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 438 'mul' 'mul_ln28_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/2] (6.91ns)   --->   "%mul_ln28_60 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 439 'mul' 'mul_ln28_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/2] (6.91ns)   --->   "%mul_ln28_59 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 440 'mul' 'mul_ln28_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/2] (6.91ns)   --->   "%mul_ln28_58 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 441 'mul' 'mul_ln28_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/2] (6.91ns)   --->   "%mul_ln28_57 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 442 'mul' 'mul_ln28_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/2] (6.91ns)   --->   "%mul_ln28_56 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 443 'mul' 'mul_ln28_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/2] (6.91ns)   --->   "%mul_ln28_55 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 444 'mul' 'mul_ln28_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/2] (6.91ns)   --->   "%mul_ln28_54 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 445 'mul' 'mul_ln28_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/2] (6.91ns)   --->   "%mul_ln28_53 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 446 'mul' 'mul_ln28_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/2] (6.91ns)   --->   "%mul_ln28_52 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 447 'mul' 'mul_ln28_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/2] (6.91ns)   --->   "%mul_ln28_51 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 448 'mul' 'mul_ln28_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/2] (6.91ns)   --->   "%mul_ln28_50 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 449 'mul' 'mul_ln28_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/2] (6.91ns)   --->   "%mul_ln28_49 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 450 'mul' 'mul_ln28_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/2] (6.91ns)   --->   "%mul_ln28_48 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 451 'mul' 'mul_ln28_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/2] (6.91ns)   --->   "%mul_ln28_79 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 452 'mul' 'mul_ln28_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/2] (6.91ns)   --->   "%mul_ln28_78 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 453 'mul' 'mul_ln28_78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/2] (6.91ns)   --->   "%mul_ln28_77 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 454 'mul' 'mul_ln28_77' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/2] (6.91ns)   --->   "%mul_ln28_76 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 455 'mul' 'mul_ln28_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/2] (6.91ns)   --->   "%mul_ln28_75 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 456 'mul' 'mul_ln28_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/2] (6.91ns)   --->   "%mul_ln28_74 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 457 'mul' 'mul_ln28_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/2] (6.91ns)   --->   "%mul_ln28_73 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 458 'mul' 'mul_ln28_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/2] (6.91ns)   --->   "%mul_ln28_72 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 459 'mul' 'mul_ln28_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/2] (6.91ns)   --->   "%mul_ln28_71 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 460 'mul' 'mul_ln28_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/2] (6.91ns)   --->   "%mul_ln28_70 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 461 'mul' 'mul_ln28_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/2] (6.91ns)   --->   "%mul_ln28_69 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 462 'mul' 'mul_ln28_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/2] (6.91ns)   --->   "%mul_ln28_68 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 463 'mul' 'mul_ln28_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/2] (6.91ns)   --->   "%mul_ln28_67 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 464 'mul' 'mul_ln28_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/2] (6.91ns)   --->   "%mul_ln28_66 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 465 'mul' 'mul_ln28_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/2] (6.91ns)   --->   "%mul_ln28_65 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 466 'mul' 'mul_ln28_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/2] (6.91ns)   --->   "%mul_ln28_64 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 467 'mul' 'mul_ln28_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/2] (6.91ns)   --->   "%mul_ln28_95 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 468 'mul' 'mul_ln28_95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/2] (6.91ns)   --->   "%mul_ln28_94 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 469 'mul' 'mul_ln28_94' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/2] (6.91ns)   --->   "%mul_ln28_93 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 470 'mul' 'mul_ln28_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/2] (6.91ns)   --->   "%mul_ln28_92 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 471 'mul' 'mul_ln28_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/2] (6.91ns)   --->   "%mul_ln28_91 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 472 'mul' 'mul_ln28_91' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/2] (6.91ns)   --->   "%mul_ln28_90 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 473 'mul' 'mul_ln28_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/2] (6.91ns)   --->   "%mul_ln28_89 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 474 'mul' 'mul_ln28_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/2] (6.91ns)   --->   "%mul_ln28_88 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 475 'mul' 'mul_ln28_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/2] (6.91ns)   --->   "%mul_ln28_87 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 476 'mul' 'mul_ln28_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/2] (6.91ns)   --->   "%mul_ln28_86 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 477 'mul' 'mul_ln28_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/2] (6.91ns)   --->   "%mul_ln28_85 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 478 'mul' 'mul_ln28_85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [1/2] (6.91ns)   --->   "%mul_ln28_84 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 479 'mul' 'mul_ln28_84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/2] (6.91ns)   --->   "%mul_ln28_83 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 480 'mul' 'mul_ln28_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/2] (6.91ns)   --->   "%mul_ln28_82 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 481 'mul' 'mul_ln28_82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/2] (6.91ns)   --->   "%mul_ln28_81 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 482 'mul' 'mul_ln28_81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/2] (6.91ns)   --->   "%mul_ln28_80 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 483 'mul' 'mul_ln28_80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/2] (6.91ns)   --->   "%mul_ln28_111 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 484 'mul' 'mul_ln28_111' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/2] (6.91ns)   --->   "%mul_ln28_110 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 485 'mul' 'mul_ln28_110' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/2] (6.91ns)   --->   "%mul_ln28_109 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 486 'mul' 'mul_ln28_109' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/2] (6.91ns)   --->   "%mul_ln28_108 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 487 'mul' 'mul_ln28_108' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/2] (6.91ns)   --->   "%mul_ln28_107 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 488 'mul' 'mul_ln28_107' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/2] (6.91ns)   --->   "%mul_ln28_106 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 489 'mul' 'mul_ln28_106' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/2] (6.91ns)   --->   "%mul_ln28_105 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 490 'mul' 'mul_ln28_105' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/2] (6.91ns)   --->   "%mul_ln28_104 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 491 'mul' 'mul_ln28_104' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/2] (6.91ns)   --->   "%mul_ln28_103 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 492 'mul' 'mul_ln28_103' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/2] (6.91ns)   --->   "%mul_ln28_102 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 493 'mul' 'mul_ln28_102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/2] (6.91ns)   --->   "%mul_ln28_101 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 494 'mul' 'mul_ln28_101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/2] (6.91ns)   --->   "%mul_ln28_100 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 495 'mul' 'mul_ln28_100' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/2] (6.91ns)   --->   "%mul_ln28_99 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 496 'mul' 'mul_ln28_99' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/2] (6.91ns)   --->   "%mul_ln28_98 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 497 'mul' 'mul_ln28_98' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/2] (6.91ns)   --->   "%mul_ln28_97 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 498 'mul' 'mul_ln28_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/2] (6.91ns)   --->   "%mul_ln28_96 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 499 'mul' 'mul_ln28_96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/2] (6.91ns)   --->   "%mul_ln28_127 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 500 'mul' 'mul_ln28_127' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/2] (6.91ns)   --->   "%mul_ln28_126 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 501 'mul' 'mul_ln28_126' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/2] (6.91ns)   --->   "%mul_ln28_125 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 502 'mul' 'mul_ln28_125' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/2] (6.91ns)   --->   "%mul_ln28_124 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 503 'mul' 'mul_ln28_124' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [1/2] (6.91ns)   --->   "%mul_ln28_123 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 504 'mul' 'mul_ln28_123' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/2] (6.91ns)   --->   "%mul_ln28_122 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 505 'mul' 'mul_ln28_122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/2] (6.91ns)   --->   "%mul_ln28_121 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 506 'mul' 'mul_ln28_121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/2] (6.91ns)   --->   "%mul_ln28_120 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 507 'mul' 'mul_ln28_120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/2] (6.91ns)   --->   "%mul_ln28_119 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 508 'mul' 'mul_ln28_119' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/2] (6.91ns)   --->   "%mul_ln28_118 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 509 'mul' 'mul_ln28_118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/2] (6.91ns)   --->   "%mul_ln28_117 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 510 'mul' 'mul_ln28_117' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [1/2] (6.91ns)   --->   "%mul_ln28_116 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 511 'mul' 'mul_ln28_116' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [1/2] (6.91ns)   --->   "%mul_ln28_115 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 512 'mul' 'mul_ln28_115' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/2] (6.91ns)   --->   "%mul_ln28_114 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 513 'mul' 'mul_ln28_114' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/2] (6.91ns)   --->   "%mul_ln28_113 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 514 'mul' 'mul_ln28_113' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/2] (6.91ns)   --->   "%mul_ln28_112 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 515 'mul' 'mul_ln28_112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/2] (6.91ns)   --->   "%mul_ln28_143 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 516 'mul' 'mul_ln28_143' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [1/2] (6.91ns)   --->   "%mul_ln28_142 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 517 'mul' 'mul_ln28_142' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/2] (6.91ns)   --->   "%mul_ln28_141 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 518 'mul' 'mul_ln28_141' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [1/2] (6.91ns)   --->   "%mul_ln28_140 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 519 'mul' 'mul_ln28_140' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/2] (6.91ns)   --->   "%mul_ln28_139 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 520 'mul' 'mul_ln28_139' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/2] (6.91ns)   --->   "%mul_ln28_138 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 521 'mul' 'mul_ln28_138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/2] (6.91ns)   --->   "%mul_ln28_137 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 522 'mul' 'mul_ln28_137' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/2] (6.91ns)   --->   "%mul_ln28_136 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 523 'mul' 'mul_ln28_136' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/2] (6.91ns)   --->   "%mul_ln28_135 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 524 'mul' 'mul_ln28_135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [1/2] (6.91ns)   --->   "%mul_ln28_134 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 525 'mul' 'mul_ln28_134' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/2] (6.91ns)   --->   "%mul_ln28_133 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 526 'mul' 'mul_ln28_133' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/2] (6.91ns)   --->   "%mul_ln28_132 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 527 'mul' 'mul_ln28_132' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/2] (6.91ns)   --->   "%mul_ln28_131 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 528 'mul' 'mul_ln28_131' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/2] (6.91ns)   --->   "%mul_ln28_130 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 529 'mul' 'mul_ln28_130' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/2] (6.91ns)   --->   "%mul_ln28_129 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 530 'mul' 'mul_ln28_129' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/2] (6.91ns)   --->   "%mul_ln28_128 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 531 'mul' 'mul_ln28_128' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/2] (6.91ns)   --->   "%mul_ln28_159 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 532 'mul' 'mul_ln28_159' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/2] (6.91ns)   --->   "%mul_ln28_158 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 533 'mul' 'mul_ln28_158' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/2] (6.91ns)   --->   "%mul_ln28_157 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 534 'mul' 'mul_ln28_157' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 535 [1/2] (6.91ns)   --->   "%mul_ln28_156 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 535 'mul' 'mul_ln28_156' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 536 [1/2] (6.91ns)   --->   "%mul_ln28_155 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 536 'mul' 'mul_ln28_155' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/2] (6.91ns)   --->   "%mul_ln28_154 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 537 'mul' 'mul_ln28_154' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/2] (6.91ns)   --->   "%mul_ln28_153 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 538 'mul' 'mul_ln28_153' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 539 [1/2] (6.91ns)   --->   "%mul_ln28_152 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 539 'mul' 'mul_ln28_152' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/2] (6.91ns)   --->   "%mul_ln28_151 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 540 'mul' 'mul_ln28_151' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/2] (6.91ns)   --->   "%mul_ln28_150 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 541 'mul' 'mul_ln28_150' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/2] (6.91ns)   --->   "%mul_ln28_149 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 542 'mul' 'mul_ln28_149' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/2] (6.91ns)   --->   "%mul_ln28_148 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 543 'mul' 'mul_ln28_148' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/2] (6.91ns)   --->   "%mul_ln28_147 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 544 'mul' 'mul_ln28_147' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/2] (6.91ns)   --->   "%mul_ln28_146 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 545 'mul' 'mul_ln28_146' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/2] (6.91ns)   --->   "%mul_ln28_145 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 546 'mul' 'mul_ln28_145' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/2] (6.91ns)   --->   "%mul_ln28_144 = mul i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 547 'mul' 'mul_ln28_144' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/2] (6.91ns)   --->   "%mul_ln28_175 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 548 'mul' 'mul_ln28_175' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/2] (6.91ns)   --->   "%mul_ln28_174 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 549 'mul' 'mul_ln28_174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 550 [1/2] (6.91ns)   --->   "%mul_ln28_173 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 550 'mul' 'mul_ln28_173' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/2] (6.91ns)   --->   "%mul_ln28_172 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 551 'mul' 'mul_ln28_172' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/2] (6.91ns)   --->   "%mul_ln28_171 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 552 'mul' 'mul_ln28_171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/2] (6.91ns)   --->   "%mul_ln28_170 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 553 'mul' 'mul_ln28_170' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/2] (6.91ns)   --->   "%mul_ln28_169 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 554 'mul' 'mul_ln28_169' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/2] (6.91ns)   --->   "%mul_ln28_168 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 555 'mul' 'mul_ln28_168' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/2] (6.91ns)   --->   "%mul_ln28_167 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 556 'mul' 'mul_ln28_167' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/2] (6.91ns)   --->   "%mul_ln28_166 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 557 'mul' 'mul_ln28_166' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/2] (6.91ns)   --->   "%mul_ln28_165 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 558 'mul' 'mul_ln28_165' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/2] (6.91ns)   --->   "%mul_ln28_164 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 559 'mul' 'mul_ln28_164' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/2] (6.91ns)   --->   "%mul_ln28_163 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 560 'mul' 'mul_ln28_163' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/2] (6.91ns)   --->   "%mul_ln28_162 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 561 'mul' 'mul_ln28_162' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/2] (6.91ns)   --->   "%mul_ln28_161 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 562 'mul' 'mul_ln28_161' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/2] (6.91ns)   --->   "%mul_ln28_160 = mul i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_load, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 563 'mul' 'mul_ln28_160' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/2] (6.91ns)   --->   "%mul_ln28_191 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 564 'mul' 'mul_ln28_191' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/2] (6.91ns)   --->   "%mul_ln28_190 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 565 'mul' 'mul_ln28_190' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/2] (6.91ns)   --->   "%mul_ln28_189 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 566 'mul' 'mul_ln28_189' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/2] (6.91ns)   --->   "%mul_ln28_188 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 567 'mul' 'mul_ln28_188' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/2] (6.91ns)   --->   "%mul_ln28_187 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 568 'mul' 'mul_ln28_187' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/2] (6.91ns)   --->   "%mul_ln28_186 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 569 'mul' 'mul_ln28_186' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/2] (6.91ns)   --->   "%mul_ln28_185 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 570 'mul' 'mul_ln28_185' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 571 [1/2] (6.91ns)   --->   "%mul_ln28_184 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 571 'mul' 'mul_ln28_184' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 572 [1/2] (6.91ns)   --->   "%mul_ln28_183 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 572 'mul' 'mul_ln28_183' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/2] (6.91ns)   --->   "%mul_ln28_182 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 573 'mul' 'mul_ln28_182' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/2] (6.91ns)   --->   "%mul_ln28_181 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 574 'mul' 'mul_ln28_181' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 575 [1/2] (6.91ns)   --->   "%mul_ln28_180 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 575 'mul' 'mul_ln28_180' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/2] (6.91ns)   --->   "%mul_ln28_179 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 576 'mul' 'mul_ln28_179' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 577 [1/2] (6.91ns)   --->   "%mul_ln28_178 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 577 'mul' 'mul_ln28_178' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/2] (6.91ns)   --->   "%mul_ln28_177 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 578 'mul' 'mul_ln28_177' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/2] (6.91ns)   --->   "%mul_ln28_176 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 579 'mul' 'mul_ln28_176' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/2] (6.91ns)   --->   "%mul_ln28_207 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 580 'mul' 'mul_ln28_207' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/2] (6.91ns)   --->   "%mul_ln28_206 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 581 'mul' 'mul_ln28_206' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/2] (6.91ns)   --->   "%mul_ln28_205 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 582 'mul' 'mul_ln28_205' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/2] (6.91ns)   --->   "%mul_ln28_204 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 583 'mul' 'mul_ln28_204' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/2] (6.91ns)   --->   "%mul_ln28_203 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 584 'mul' 'mul_ln28_203' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/2] (6.91ns)   --->   "%mul_ln28_202 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 585 'mul' 'mul_ln28_202' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/2] (6.91ns)   --->   "%mul_ln28_201 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 586 'mul' 'mul_ln28_201' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/2] (6.91ns)   --->   "%mul_ln28_200 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 587 'mul' 'mul_ln28_200' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/2] (6.91ns)   --->   "%mul_ln28_199 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 588 'mul' 'mul_ln28_199' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/2] (6.91ns)   --->   "%mul_ln28_198 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 589 'mul' 'mul_ln28_198' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/2] (6.91ns)   --->   "%mul_ln28_197 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 590 'mul' 'mul_ln28_197' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/2] (6.91ns)   --->   "%mul_ln28_196 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 591 'mul' 'mul_ln28_196' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/2] (6.91ns)   --->   "%mul_ln28_195 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 592 'mul' 'mul_ln28_195' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/2] (6.91ns)   --->   "%mul_ln28_194 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 593 'mul' 'mul_ln28_194' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/2] (6.91ns)   --->   "%mul_ln28_193 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 594 'mul' 'mul_ln28_193' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/2] (6.91ns)   --->   "%mul_ln28_192 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_106, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 595 'mul' 'mul_ln28_192' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/2] (6.91ns)   --->   "%mul_ln28_223 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 596 'mul' 'mul_ln28_223' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/2] (6.91ns)   --->   "%mul_ln28_222 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 597 'mul' 'mul_ln28_222' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/2] (6.91ns)   --->   "%mul_ln28_221 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 598 'mul' 'mul_ln28_221' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/2] (6.91ns)   --->   "%mul_ln28_220 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 599 'mul' 'mul_ln28_220' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/2] (6.91ns)   --->   "%mul_ln28_219 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 600 'mul' 'mul_ln28_219' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/2] (6.91ns)   --->   "%mul_ln28_218 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 601 'mul' 'mul_ln28_218' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 602 [1/2] (6.91ns)   --->   "%mul_ln28_217 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 602 'mul' 'mul_ln28_217' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/2] (6.91ns)   --->   "%mul_ln28_216 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 603 'mul' 'mul_ln28_216' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/2] (6.91ns)   --->   "%mul_ln28_215 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 604 'mul' 'mul_ln28_215' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/2] (6.91ns)   --->   "%mul_ln28_214 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 605 'mul' 'mul_ln28_214' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/2] (6.91ns)   --->   "%mul_ln28_213 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 606 'mul' 'mul_ln28_213' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/2] (6.91ns)   --->   "%mul_ln28_212 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 607 'mul' 'mul_ln28_212' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/2] (6.91ns)   --->   "%mul_ln28_211 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 608 'mul' 'mul_ln28_211' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/2] (6.91ns)   --->   "%mul_ln28_210 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 609 'mul' 'mul_ln28_210' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 610 [1/2] (6.91ns)   --->   "%mul_ln28_209 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 610 'mul' 'mul_ln28_209' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 611 [1/2] (6.91ns)   --->   "%mul_ln28_208 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_107, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 611 'mul' 'mul_ln28_208' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/2] (6.91ns)   --->   "%mul_ln28_239 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 612 'mul' 'mul_ln28_239' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 613 [1/2] (6.91ns)   --->   "%mul_ln28_238 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 613 'mul' 'mul_ln28_238' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 614 [1/2] (6.91ns)   --->   "%mul_ln28_237 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 614 'mul' 'mul_ln28_237' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 615 [1/2] (6.91ns)   --->   "%mul_ln28_236 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 615 'mul' 'mul_ln28_236' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 616 [1/2] (6.91ns)   --->   "%mul_ln28_235 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 616 'mul' 'mul_ln28_235' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/2] (6.91ns)   --->   "%mul_ln28_234 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 617 'mul' 'mul_ln28_234' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/2] (6.91ns)   --->   "%mul_ln28_233 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 618 'mul' 'mul_ln28_233' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 619 [1/2] (6.91ns)   --->   "%mul_ln28_232 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 619 'mul' 'mul_ln28_232' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 620 [1/2] (6.91ns)   --->   "%mul_ln28_231 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 620 'mul' 'mul_ln28_231' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 621 [1/2] (6.91ns)   --->   "%mul_ln28_230 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 621 'mul' 'mul_ln28_230' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 622 [1/2] (6.91ns)   --->   "%mul_ln28_229 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 622 'mul' 'mul_ln28_229' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/2] (6.91ns)   --->   "%mul_ln28_228 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 623 'mul' 'mul_ln28_228' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/2] (6.91ns)   --->   "%mul_ln28_227 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 624 'mul' 'mul_ln28_227' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 625 [1/2] (6.91ns)   --->   "%mul_ln28_226 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 625 'mul' 'mul_ln28_226' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 626 [1/2] (6.91ns)   --->   "%mul_ln28_225 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 626 'mul' 'mul_ln28_225' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/2] (6.91ns)   --->   "%mul_ln28_224 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_108, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 627 'mul' 'mul_ln28_224' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/2] (6.91ns)   --->   "%mul_ln28_255 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %trunc_ln145_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 628 'mul' 'mul_ln28_255' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 629 [1/2] (6.91ns)   --->   "%mul_ln28_254 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %trunc_ln145_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 629 'mul' 'mul_ln28_254' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/2] (6.91ns)   --->   "%mul_ln28_253 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 630 'mul' 'mul_ln28_253' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 631 [1/2] (6.91ns)   --->   "%mul_ln28_252 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 631 'mul' 'mul_ln28_252' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/2] (6.91ns)   --->   "%mul_ln28_251 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 632 'mul' 'mul_ln28_251' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/2] (6.91ns)   --->   "%mul_ln28_250 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 633 'mul' 'mul_ln28_250' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/2] (6.91ns)   --->   "%mul_ln28_249 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 634 'mul' 'mul_ln28_249' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 635 [1/2] (6.91ns)   --->   "%mul_ln28_248 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 635 'mul' 'mul_ln28_248' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/2] (6.91ns)   --->   "%mul_ln28_247 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 636 'mul' 'mul_ln28_247' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/2] (6.91ns)   --->   "%mul_ln28_246 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 637 'mul' 'mul_ln28_246' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 638 [1/2] (6.91ns)   --->   "%mul_ln28_245 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 638 'mul' 'mul_ln28_245' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 639 [1/2] (6.91ns)   --->   "%mul_ln28_244 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 639 'mul' 'mul_ln28_244' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 640 [1/2] (6.91ns)   --->   "%mul_ln28_243 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 640 'mul' 'mul_ln28_243' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 641 [1/2] (6.91ns)   --->   "%mul_ln28_242 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 641 'mul' 'mul_ln28_242' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 642 [1/2] (6.91ns)   --->   "%mul_ln28_241 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tempB_a_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 642 'mul' 'mul_ln28_241' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/2] (6.91ns)   --->   "%mul_ln28_240 = mul i32 %blockmatmul_hls_stream_blockvec_0_hls_stream_blockvec_0_blockmat_int_A_110, i32 %tempB_a" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 643 'mul' 'mul_ln28_240' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%p_load302 = load i512 %empty"   --->   Operation 1207 'load' 'p_load302' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1208 [1/1] (0.00ns)   --->   "%p_load300 = load i512 %empty_90"   --->   Operation 1208 'load' 'p_load300' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1209 [1/1] (0.00ns)   --->   "%p_load298 = load i512 %empty_91"   --->   Operation 1209 'load' 'p_load298' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1210 [1/1] (0.00ns)   --->   "%p_load296 = load i512 %empty_92"   --->   Operation 1210 'load' 'p_load296' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%p_load294 = load i512 %empty_93"   --->   Operation 1211 'load' 'p_load294' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (0.00ns)   --->   "%p_load292 = load i512 %empty_94"   --->   Operation 1212 'load' 'p_load292' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1213 [1/1] (0.00ns)   --->   "%p_load290 = load i512 %empty_95"   --->   Operation 1213 'load' 'p_load290' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%p_load288 = load i512 %empty_96"   --->   Operation 1214 'load' 'p_load288' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%p_load286 = load i512 %empty_97"   --->   Operation 1215 'load' 'p_load286' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%p_load284 = load i512 %empty_98"   --->   Operation 1216 'load' 'p_load284' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%p_load282 = load i512 %empty_99"   --->   Operation 1217 'load' 'p_load282' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.00ns)   --->   "%p_load280 = load i512 %empty_100"   --->   Operation 1218 'load' 'p_load280' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%p_load278 = load i512 %empty_101"   --->   Operation 1219 'load' 'p_load278' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (0.00ns)   --->   "%p_load276 = load i512 %empty_102"   --->   Operation 1220 'load' 'p_load276' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%p_load274 = load i512 %empty_103"   --->   Operation 1221 'load' 'p_load274' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%p_load272 = load i512 %empty_104"   --->   Operation 1222 'load' 'p_load272' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out, i512 %p_load272"   --->   Operation 1223 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out1, i512 %p_load274"   --->   Operation 1224 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1225 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out2, i512 %p_load276"   --->   Operation 1225 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out3, i512 %p_load278"   --->   Operation 1226 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1227 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out4, i512 %p_load280"   --->   Operation 1227 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1228 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out5, i512 %p_load282"   --->   Operation 1228 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out6, i512 %p_load284"   --->   Operation 1229 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out7, i512 %p_load286"   --->   Operation 1230 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out8, i512 %p_load288"   --->   Operation 1231 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out9, i512 %p_load290"   --->   Operation 1232 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out10, i512 %p_load292"   --->   Operation 1233 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out11, i512 %p_load294"   --->   Operation 1234 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out12, i512 %p_load296"   --->   Operation 1235 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out13, i512 %p_load298"   --->   Operation 1236 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out14, i512 %p_load300"   --->   Operation 1237 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out15, i512 %p_load302"   --->   Operation 1238 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1239 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%p_load301 = load i512 %empty" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 644 'load' 'p_load301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%p_load299 = load i512 %empty_90" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 645 'load' 'p_load299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%p_load297 = load i512 %empty_91" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 646 'load' 'p_load297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%p_load295 = load i512 %empty_92" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 647 'load' 'p_load295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%p_load293 = load i512 %empty_93" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 648 'load' 'p_load293' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%p_load291 = load i512 %empty_94" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 649 'load' 'p_load291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%p_load289 = load i512 %empty_95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 650 'load' 'p_load289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%p_load287 = load i512 %empty_96" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 651 'load' 'p_load287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%p_load285 = load i512 %empty_97" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 652 'load' 'p_load285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%p_load283 = load i512 %empty_98" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 653 'load' 'p_load283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%p_load281 = load i512 %empty_99" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 654 'load' 'p_load281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%p_load279 = load i512 %empty_100" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 655 'load' 'p_load279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%p_load277 = load i512 %empty_101" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 656 'load' 'p_load277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%p_load275 = load i512 %empty_102" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 657 'load' 'p_load275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%p_load273 = load i512 %empty_103" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 658 'load' 'p_load273' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%p_load = load i512 %empty_104" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 659 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [E:/Xilinx/Vitis/LabB/solution5/directives.tcl:9]   --->   Operation 660 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 661 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i512 %p_load301" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 662 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %mul_ln28, i32 %trunc_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 663 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 664 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %tmp_12, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 665 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 666 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %tmp_13, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 667 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 668 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %tmp_14, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 669 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 670 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %tmp_15, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 671 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 672 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %tmp_16, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 673 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 674 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %tmp_17, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 675 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 676 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 677 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %tmp_18, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 677 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 678 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %tmp_19, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 679 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 680 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %tmp_20, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 681 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 682 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %tmp_21, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 683 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 684 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %tmp_22, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 685 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 686 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %tmp_23, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 687 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 688 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %tmp_24, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 689 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 690 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %tmp_25, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 691 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load301, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 692 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %tmp_26, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 693 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_15, i32 %add_ln28_14, i32 %add_ln28_13, i32 %add_ln28_12, i32 %add_ln28_11, i32 %add_ln28_10, i32 %add_ln28_9, i32 %add_ln28_8, i32 %add_ln28_7, i32 %add_ln28_6, i32 %add_ln28_5, i32 %add_ln28_4, i32 %add_ln28_3, i32 %add_ln28_2, i32 %add_ln28_1, i32 %add_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 694 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i512 %p_load299" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 695 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (2.55ns)   --->   "%add_ln28_16 = add i32 %mul_ln28_16, i32 %trunc_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 696 'add' 'add_ln28_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 697 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (2.55ns)   --->   "%add_ln28_17 = add i32 %tmp_28, i32 %mul_ln28_17" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 698 'add' 'add_ln28_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 699 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (2.55ns)   --->   "%add_ln28_18 = add i32 %tmp_29, i32 %mul_ln28_18" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 700 'add' 'add_ln28_18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 701 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (2.55ns)   --->   "%add_ln28_19 = add i32 %tmp_30, i32 %mul_ln28_19" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 702 'add' 'add_ln28_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 703 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (2.55ns)   --->   "%add_ln28_20 = add i32 %tmp_31, i32 %mul_ln28_20" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 704 'add' 'add_ln28_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 705 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (2.55ns)   --->   "%add_ln28_21 = add i32 %tmp_32, i32 %mul_ln28_21" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 706 'add' 'add_ln28_21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 707 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (2.55ns)   --->   "%add_ln28_22 = add i32 %tmp_33, i32 %mul_ln28_22" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 708 'add' 'add_ln28_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 709 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (2.55ns)   --->   "%add_ln28_23 = add i32 %tmp_34, i32 %mul_ln28_23" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 710 'add' 'add_ln28_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 711 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (2.55ns)   --->   "%add_ln28_24 = add i32 %tmp_35, i32 %mul_ln28_24" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 712 'add' 'add_ln28_24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 713 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (2.55ns)   --->   "%add_ln28_25 = add i32 %tmp_36, i32 %mul_ln28_25" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 714 'add' 'add_ln28_25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 715 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (2.55ns)   --->   "%add_ln28_26 = add i32 %tmp_37, i32 %mul_ln28_26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 716 'add' 'add_ln28_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 717 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (2.55ns)   --->   "%add_ln28_27 = add i32 %tmp_38, i32 %mul_ln28_27" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 718 'add' 'add_ln28_27' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 719 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (2.55ns)   --->   "%add_ln28_28 = add i32 %tmp_39, i32 %mul_ln28_28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 720 'add' 'add_ln28_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 721 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 722 [1/1] (2.55ns)   --->   "%add_ln28_29 = add i32 %tmp_40, i32 %mul_ln28_29" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 722 'add' 'add_ln28_29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 723 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (2.55ns)   --->   "%add_ln28_30 = add i32 %tmp_41, i32 %mul_ln28_30" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 724 'add' 'add_ln28_30' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load299, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 725 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (2.55ns)   --->   "%add_ln28_31 = add i32 %tmp_42, i32 %mul_ln28_31" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 726 'add' 'add_ln28_31' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_31, i32 %add_ln28_30, i32 %add_ln28_29, i32 %add_ln28_28, i32 %add_ln28_27, i32 %add_ln28_26, i32 %add_ln28_25, i32 %add_ln28_24, i32 %add_ln28_23, i32 %add_ln28_22, i32 %add_ln28_21, i32 %add_ln28_20, i32 %add_ln28_19, i32 %add_ln28_18, i32 %add_ln28_17, i32 %add_ln28_16" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 727 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i512 %p_load297" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 728 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (2.55ns)   --->   "%add_ln28_32 = add i32 %mul_ln28_32, i32 %trunc_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 729 'add' 'add_ln28_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 730 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 731 [1/1] (2.55ns)   --->   "%add_ln28_33 = add i32 %tmp_44, i32 %mul_ln28_33" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 731 'add' 'add_ln28_33' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 732 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 733 [1/1] (2.55ns)   --->   "%add_ln28_34 = add i32 %tmp_45, i32 %mul_ln28_34" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 733 'add' 'add_ln28_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 734 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 735 [1/1] (2.55ns)   --->   "%add_ln28_35 = add i32 %tmp_46, i32 %mul_ln28_35" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 735 'add' 'add_ln28_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 736 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 737 [1/1] (2.55ns)   --->   "%add_ln28_36 = add i32 %tmp_47, i32 %mul_ln28_36" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 737 'add' 'add_ln28_36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 738 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (2.55ns)   --->   "%add_ln28_37 = add i32 %tmp_48, i32 %mul_ln28_37" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 739 'add' 'add_ln28_37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 740 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 741 [1/1] (2.55ns)   --->   "%add_ln28_38 = add i32 %tmp_49, i32 %mul_ln28_38" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 741 'add' 'add_ln28_38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 742 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (2.55ns)   --->   "%add_ln28_39 = add i32 %tmp_50, i32 %mul_ln28_39" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 743 'add' 'add_ln28_39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 744 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 745 [1/1] (2.55ns)   --->   "%add_ln28_40 = add i32 %tmp_51, i32 %mul_ln28_40" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 745 'add' 'add_ln28_40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 746 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 747 [1/1] (2.55ns)   --->   "%add_ln28_41 = add i32 %tmp_52, i32 %mul_ln28_41" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 747 'add' 'add_ln28_41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 748 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 749 [1/1] (2.55ns)   --->   "%add_ln28_42 = add i32 %tmp_53, i32 %mul_ln28_42" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 749 'add' 'add_ln28_42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 750 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 751 [1/1] (2.55ns)   --->   "%add_ln28_43 = add i32 %tmp_54, i32 %mul_ln28_43" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 751 'add' 'add_ln28_43' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 752 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (2.55ns)   --->   "%add_ln28_44 = add i32 %tmp_55, i32 %mul_ln28_44" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 753 'add' 'add_ln28_44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 754 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (2.55ns)   --->   "%add_ln28_45 = add i32 %tmp_56, i32 %mul_ln28_45" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 755 'add' 'add_ln28_45' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 756 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (2.55ns)   --->   "%add_ln28_46 = add i32 %tmp_57, i32 %mul_ln28_46" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 757 'add' 'add_ln28_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load297, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 758 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 759 [1/1] (2.55ns)   --->   "%add_ln28_47 = add i32 %tmp_58, i32 %mul_ln28_47" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 759 'add' 'add_ln28_47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_47, i32 %add_ln28_46, i32 %add_ln28_45, i32 %add_ln28_44, i32 %add_ln28_43, i32 %add_ln28_42, i32 %add_ln28_41, i32 %add_ln28_40, i32 %add_ln28_39, i32 %add_ln28_38, i32 %add_ln28_37, i32 %add_ln28_36, i32 %add_ln28_35, i32 %add_ln28_34, i32 %add_ln28_33, i32 %add_ln28_32" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 760 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i512 %p_load295" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 761 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (2.55ns)   --->   "%add_ln28_48 = add i32 %mul_ln28_48, i32 %trunc_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 762 'add' 'add_ln28_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 763 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (2.55ns)   --->   "%add_ln28_49 = add i32 %tmp_60, i32 %mul_ln28_49" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 764 'add' 'add_ln28_49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 765 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (2.55ns)   --->   "%add_ln28_50 = add i32 %tmp_61, i32 %mul_ln28_50" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 766 'add' 'add_ln28_50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 767 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (2.55ns)   --->   "%add_ln28_51 = add i32 %tmp_62, i32 %mul_ln28_51" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 768 'add' 'add_ln28_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 769 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (2.55ns)   --->   "%add_ln28_52 = add i32 %tmp_63, i32 %mul_ln28_52" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 770 'add' 'add_ln28_52' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 771 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 772 [1/1] (2.55ns)   --->   "%add_ln28_53 = add i32 %tmp_64, i32 %mul_ln28_53" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 772 'add' 'add_ln28_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 773 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (2.55ns)   --->   "%add_ln28_54 = add i32 %tmp_65, i32 %mul_ln28_54" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 774 'add' 'add_ln28_54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 775 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (2.55ns)   --->   "%add_ln28_55 = add i32 %tmp_66, i32 %mul_ln28_55" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 776 'add' 'add_ln28_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 777 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (2.55ns)   --->   "%add_ln28_56 = add i32 %tmp_67, i32 %mul_ln28_56" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 778 'add' 'add_ln28_56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 779 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (2.55ns)   --->   "%add_ln28_57 = add i32 %tmp_68, i32 %mul_ln28_57" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 780 'add' 'add_ln28_57' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 781 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (2.55ns)   --->   "%add_ln28_58 = add i32 %tmp_69, i32 %mul_ln28_58" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 782 'add' 'add_ln28_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 783 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 784 [1/1] (2.55ns)   --->   "%add_ln28_59 = add i32 %tmp_70, i32 %mul_ln28_59" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 784 'add' 'add_ln28_59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 785 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (2.55ns)   --->   "%add_ln28_60 = add i32 %tmp_71, i32 %mul_ln28_60" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 786 'add' 'add_ln28_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 787 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (2.55ns)   --->   "%add_ln28_61 = add i32 %tmp_72, i32 %mul_ln28_61" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 788 'add' 'add_ln28_61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 789 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (2.55ns)   --->   "%add_ln28_62 = add i32 %tmp_73, i32 %mul_ln28_62" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 790 'add' 'add_ln28_62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load295, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 791 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (2.55ns)   --->   "%add_ln28_63 = add i32 %tmp_74, i32 %mul_ln28_63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 792 'add' 'add_ln28_63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_63, i32 %add_ln28_62, i32 %add_ln28_61, i32 %add_ln28_60, i32 %add_ln28_59, i32 %add_ln28_58, i32 %add_ln28_57, i32 %add_ln28_56, i32 %add_ln28_55, i32 %add_ln28_54, i32 %add_ln28_53, i32 %add_ln28_52, i32 %add_ln28_51, i32 %add_ln28_50, i32 %add_ln28_49, i32 %add_ln28_48" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 793 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i512 %p_load293" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 794 'trunc' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (2.55ns)   --->   "%add_ln28_64 = add i32 %mul_ln28_64, i32 %trunc_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 795 'add' 'add_ln28_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 796 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 797 [1/1] (2.55ns)   --->   "%add_ln28_65 = add i32 %tmp_76, i32 %mul_ln28_65" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 797 'add' 'add_ln28_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 798 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (2.55ns)   --->   "%add_ln28_66 = add i32 %tmp_77, i32 %mul_ln28_66" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 799 'add' 'add_ln28_66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 800 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (2.55ns)   --->   "%add_ln28_67 = add i32 %tmp_78, i32 %mul_ln28_67" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 801 'add' 'add_ln28_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 802 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (2.55ns)   --->   "%add_ln28_68 = add i32 %tmp_79, i32 %mul_ln28_68" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 803 'add' 'add_ln28_68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 804 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (2.55ns)   --->   "%add_ln28_69 = add i32 %tmp_80, i32 %mul_ln28_69" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 805 'add' 'add_ln28_69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 806 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (2.55ns)   --->   "%add_ln28_70 = add i32 %tmp_81, i32 %mul_ln28_70" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 807 'add' 'add_ln28_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 808 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 809 [1/1] (2.55ns)   --->   "%add_ln28_71 = add i32 %tmp_82, i32 %mul_ln28_71" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 809 'add' 'add_ln28_71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 810 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (2.55ns)   --->   "%add_ln28_72 = add i32 %tmp_83, i32 %mul_ln28_72" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 811 'add' 'add_ln28_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 812 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (2.55ns)   --->   "%add_ln28_73 = add i32 %tmp_84, i32 %mul_ln28_73" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 813 'add' 'add_ln28_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 814 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 815 [1/1] (2.55ns)   --->   "%add_ln28_74 = add i32 %tmp_85, i32 %mul_ln28_74" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 815 'add' 'add_ln28_74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 816 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 817 [1/1] (2.55ns)   --->   "%add_ln28_75 = add i32 %tmp_86, i32 %mul_ln28_75" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 817 'add' 'add_ln28_75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 818 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 819 [1/1] (2.55ns)   --->   "%add_ln28_76 = add i32 %tmp_87, i32 %mul_ln28_76" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 819 'add' 'add_ln28_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 820 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 821 [1/1] (2.55ns)   --->   "%add_ln28_77 = add i32 %tmp_88, i32 %mul_ln28_77" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 821 'add' 'add_ln28_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 822 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 823 [1/1] (2.55ns)   --->   "%add_ln28_78 = add i32 %tmp_89, i32 %mul_ln28_78" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 823 'add' 'add_ln28_78' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load293, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 824 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 825 [1/1] (2.55ns)   --->   "%add_ln28_79 = add i32 %tmp_90, i32 %mul_ln28_79" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 825 'add' 'add_ln28_79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_79, i32 %add_ln28_78, i32 %add_ln28_77, i32 %add_ln28_76, i32 %add_ln28_75, i32 %add_ln28_74, i32 %add_ln28_73, i32 %add_ln28_72, i32 %add_ln28_71, i32 %add_ln28_70, i32 %add_ln28_69, i32 %add_ln28_68, i32 %add_ln28_67, i32 %add_ln28_66, i32 %add_ln28_65, i32 %add_ln28_64" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 826 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i512 %p_load291" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 827 'trunc' 'trunc_ln28_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (2.55ns)   --->   "%add_ln28_80 = add i32 %mul_ln28_80, i32 %trunc_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 828 'add' 'add_ln28_80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 829 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 830 [1/1] (2.55ns)   --->   "%add_ln28_81 = add i32 %tmp_92, i32 %mul_ln28_81" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 830 'add' 'add_ln28_81' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 831 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 832 [1/1] (2.55ns)   --->   "%add_ln28_82 = add i32 %tmp_93, i32 %mul_ln28_82" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 832 'add' 'add_ln28_82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 833 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (2.55ns)   --->   "%add_ln28_83 = add i32 %tmp_94, i32 %mul_ln28_83" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 834 'add' 'add_ln28_83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 835 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 836 [1/1] (2.55ns)   --->   "%add_ln28_84 = add i32 %tmp_95, i32 %mul_ln28_84" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 836 'add' 'add_ln28_84' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 837 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (2.55ns)   --->   "%add_ln28_85 = add i32 %tmp_96, i32 %mul_ln28_85" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 838 'add' 'add_ln28_85' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 839 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 840 [1/1] (2.55ns)   --->   "%add_ln28_86 = add i32 %tmp_97, i32 %mul_ln28_86" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 840 'add' 'add_ln28_86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 841 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (2.55ns)   --->   "%add_ln28_87 = add i32 %tmp_98, i32 %mul_ln28_87" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 842 'add' 'add_ln28_87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 843 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 844 [1/1] (2.55ns)   --->   "%add_ln28_88 = add i32 %tmp_99, i32 %mul_ln28_88" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 844 'add' 'add_ln28_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 845 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (2.55ns)   --->   "%add_ln28_89 = add i32 %tmp_100, i32 %mul_ln28_89" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 846 'add' 'add_ln28_89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 847 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (2.55ns)   --->   "%add_ln28_90 = add i32 %tmp_101, i32 %mul_ln28_90" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 848 'add' 'add_ln28_90' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 849 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (2.55ns)   --->   "%add_ln28_91 = add i32 %tmp_102, i32 %mul_ln28_91" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 850 'add' 'add_ln28_91' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 851 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 852 [1/1] (2.55ns)   --->   "%add_ln28_92 = add i32 %tmp_103, i32 %mul_ln28_92" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 852 'add' 'add_ln28_92' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 853 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 854 [1/1] (2.55ns)   --->   "%add_ln28_93 = add i32 %tmp_104, i32 %mul_ln28_93" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 854 'add' 'add_ln28_93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 855 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 856 [1/1] (2.55ns)   --->   "%add_ln28_94 = add i32 %tmp_105, i32 %mul_ln28_94" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 856 'add' 'add_ln28_94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load291, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 857 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 858 [1/1] (2.55ns)   --->   "%add_ln28_95 = add i32 %tmp_106, i32 %mul_ln28_95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 858 'add' 'add_ln28_95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_95, i32 %add_ln28_94, i32 %add_ln28_93, i32 %add_ln28_92, i32 %add_ln28_91, i32 %add_ln28_90, i32 %add_ln28_89, i32 %add_ln28_88, i32 %add_ln28_87, i32 %add_ln28_86, i32 %add_ln28_85, i32 %add_ln28_84, i32 %add_ln28_83, i32 %add_ln28_82, i32 %add_ln28_81, i32 %add_ln28_80" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 859 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i512 %p_load289" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 860 'trunc' 'trunc_ln28_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 861 [1/1] (2.55ns)   --->   "%add_ln28_96 = add i32 %mul_ln28_96, i32 %trunc_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 861 'add' 'add_ln28_96' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 862 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (2.55ns)   --->   "%add_ln28_97 = add i32 %tmp_108, i32 %mul_ln28_97" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 863 'add' 'add_ln28_97' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 864 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 865 [1/1] (2.55ns)   --->   "%add_ln28_98 = add i32 %tmp_109, i32 %mul_ln28_98" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 865 'add' 'add_ln28_98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 866 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 867 [1/1] (2.55ns)   --->   "%add_ln28_99 = add i32 %tmp_110, i32 %mul_ln28_99" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 867 'add' 'add_ln28_99' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 868 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 869 [1/1] (2.55ns)   --->   "%add_ln28_100 = add i32 %tmp_111, i32 %mul_ln28_100" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 869 'add' 'add_ln28_100' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 870 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 871 [1/1] (2.55ns)   --->   "%add_ln28_101 = add i32 %tmp_112, i32 %mul_ln28_101" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 871 'add' 'add_ln28_101' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 872 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 873 [1/1] (2.55ns)   --->   "%add_ln28_102 = add i32 %tmp_113, i32 %mul_ln28_102" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 873 'add' 'add_ln28_102' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 874 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 875 [1/1] (2.55ns)   --->   "%add_ln28_103 = add i32 %tmp_114, i32 %mul_ln28_103" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 875 'add' 'add_ln28_103' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 876 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 877 [1/1] (2.55ns)   --->   "%add_ln28_104 = add i32 %tmp_115, i32 %mul_ln28_104" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 877 'add' 'add_ln28_104' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 878 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 879 [1/1] (2.55ns)   --->   "%add_ln28_105 = add i32 %tmp_116, i32 %mul_ln28_105" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 879 'add' 'add_ln28_105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 880 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 881 [1/1] (2.55ns)   --->   "%add_ln28_106 = add i32 %tmp_117, i32 %mul_ln28_106" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 881 'add' 'add_ln28_106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 882 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 883 [1/1] (2.55ns)   --->   "%add_ln28_107 = add i32 %tmp_118, i32 %mul_ln28_107" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 883 'add' 'add_ln28_107' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 884 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 885 [1/1] (2.55ns)   --->   "%add_ln28_108 = add i32 %tmp_119, i32 %mul_ln28_108" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 885 'add' 'add_ln28_108' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 886 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 887 [1/1] (2.55ns)   --->   "%add_ln28_109 = add i32 %tmp_120, i32 %mul_ln28_109" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 887 'add' 'add_ln28_109' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 888 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 889 [1/1] (2.55ns)   --->   "%add_ln28_110 = add i32 %tmp_121, i32 %mul_ln28_110" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 889 'add' 'add_ln28_110' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load289, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 890 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 891 [1/1] (2.55ns)   --->   "%add_ln28_111 = add i32 %tmp_122, i32 %mul_ln28_111" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 891 'add' 'add_ln28_111' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_111, i32 %add_ln28_110, i32 %add_ln28_109, i32 %add_ln28_108, i32 %add_ln28_107, i32 %add_ln28_106, i32 %add_ln28_105, i32 %add_ln28_104, i32 %add_ln28_103, i32 %add_ln28_102, i32 %add_ln28_101, i32 %add_ln28_100, i32 %add_ln28_99, i32 %add_ln28_98, i32 %add_ln28_97, i32 %add_ln28_96" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 892 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i512 %p_load287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 893 'trunc' 'trunc_ln28_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 894 [1/1] (2.55ns)   --->   "%add_ln28_112 = add i32 %mul_ln28_112, i32 %trunc_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 894 'add' 'add_ln28_112' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 895 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 896 [1/1] (2.55ns)   --->   "%add_ln28_113 = add i32 %tmp_124, i32 %mul_ln28_113" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 896 'add' 'add_ln28_113' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 897 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 898 [1/1] (2.55ns)   --->   "%add_ln28_114 = add i32 %tmp_125, i32 %mul_ln28_114" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 898 'add' 'add_ln28_114' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 899 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 900 [1/1] (2.55ns)   --->   "%add_ln28_115 = add i32 %tmp_126, i32 %mul_ln28_115" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 900 'add' 'add_ln28_115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 901 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 902 [1/1] (2.55ns)   --->   "%add_ln28_116 = add i32 %tmp_127, i32 %mul_ln28_116" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 902 'add' 'add_ln28_116' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 903 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 904 [1/1] (2.55ns)   --->   "%add_ln28_117 = add i32 %tmp_128, i32 %mul_ln28_117" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 904 'add' 'add_ln28_117' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 905 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 906 [1/1] (2.55ns)   --->   "%add_ln28_118 = add i32 %tmp_129, i32 %mul_ln28_118" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 906 'add' 'add_ln28_118' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 907 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (2.55ns)   --->   "%add_ln28_119 = add i32 %tmp_130, i32 %mul_ln28_119" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 908 'add' 'add_ln28_119' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 909 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 910 [1/1] (2.55ns)   --->   "%add_ln28_120 = add i32 %tmp_131, i32 %mul_ln28_120" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 910 'add' 'add_ln28_120' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 911 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 912 [1/1] (2.55ns)   --->   "%add_ln28_121 = add i32 %tmp_132, i32 %mul_ln28_121" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 912 'add' 'add_ln28_121' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 913 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 914 [1/1] (2.55ns)   --->   "%add_ln28_122 = add i32 %tmp_133, i32 %mul_ln28_122" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 914 'add' 'add_ln28_122' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 915 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 916 [1/1] (2.55ns)   --->   "%add_ln28_123 = add i32 %tmp_134, i32 %mul_ln28_123" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 916 'add' 'add_ln28_123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 917 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (2.55ns)   --->   "%add_ln28_124 = add i32 %tmp_135, i32 %mul_ln28_124" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 918 'add' 'add_ln28_124' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 919 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (2.55ns)   --->   "%add_ln28_125 = add i32 %tmp_136, i32 %mul_ln28_125" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 920 'add' 'add_ln28_125' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 921 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 922 [1/1] (2.55ns)   --->   "%add_ln28_126 = add i32 %tmp_137, i32 %mul_ln28_126" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 922 'add' 'add_ln28_126' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load287, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 923 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 924 [1/1] (2.55ns)   --->   "%add_ln28_127 = add i32 %tmp_138, i32 %mul_ln28_127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 924 'add' 'add_ln28_127' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_139 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_127, i32 %add_ln28_126, i32 %add_ln28_125, i32 %add_ln28_124, i32 %add_ln28_123, i32 %add_ln28_122, i32 %add_ln28_121, i32 %add_ln28_120, i32 %add_ln28_119, i32 %add_ln28_118, i32 %add_ln28_117, i32 %add_ln28_116, i32 %add_ln28_115, i32 %add_ln28_114, i32 %add_ln28_113, i32 %add_ln28_112" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 925 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i512 %p_load285" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 926 'trunc' 'trunc_ln28_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 927 [1/1] (2.55ns)   --->   "%add_ln28_128 = add i32 %mul_ln28_128, i32 %trunc_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 927 'add' 'add_ln28_128' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 928 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 929 [1/1] (2.55ns)   --->   "%add_ln28_129 = add i32 %tmp_140, i32 %mul_ln28_129" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 929 'add' 'add_ln28_129' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 930 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 931 [1/1] (2.55ns)   --->   "%add_ln28_130 = add i32 %tmp_141, i32 %mul_ln28_130" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 931 'add' 'add_ln28_130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 932 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 933 [1/1] (2.55ns)   --->   "%add_ln28_131 = add i32 %tmp_142, i32 %mul_ln28_131" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 933 'add' 'add_ln28_131' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 934 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 935 [1/1] (2.55ns)   --->   "%add_ln28_132 = add i32 %tmp_143, i32 %mul_ln28_132" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 935 'add' 'add_ln28_132' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 936 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 937 [1/1] (2.55ns)   --->   "%add_ln28_133 = add i32 %tmp_144, i32 %mul_ln28_133" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 937 'add' 'add_ln28_133' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 938 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 939 [1/1] (2.55ns)   --->   "%add_ln28_134 = add i32 %tmp_145, i32 %mul_ln28_134" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 939 'add' 'add_ln28_134' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 940 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 941 [1/1] (2.55ns)   --->   "%add_ln28_135 = add i32 %tmp_146, i32 %mul_ln28_135" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 941 'add' 'add_ln28_135' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 942 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 943 [1/1] (2.55ns)   --->   "%add_ln28_136 = add i32 %tmp_147, i32 %mul_ln28_136" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 943 'add' 'add_ln28_136' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 944 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 945 [1/1] (2.55ns)   --->   "%add_ln28_137 = add i32 %tmp_148, i32 %mul_ln28_137" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 945 'add' 'add_ln28_137' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 946 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (2.55ns)   --->   "%add_ln28_138 = add i32 %tmp_149, i32 %mul_ln28_138" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 947 'add' 'add_ln28_138' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 948 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 949 [1/1] (2.55ns)   --->   "%add_ln28_139 = add i32 %tmp_150, i32 %mul_ln28_139" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 949 'add' 'add_ln28_139' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 950 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 951 [1/1] (2.55ns)   --->   "%add_ln28_140 = add i32 %tmp_151, i32 %mul_ln28_140" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 951 'add' 'add_ln28_140' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 952 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 953 [1/1] (2.55ns)   --->   "%add_ln28_141 = add i32 %tmp_152, i32 %mul_ln28_141" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 953 'add' 'add_ln28_141' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 954 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (2.55ns)   --->   "%add_ln28_142 = add i32 %tmp_153, i32 %mul_ln28_142" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 955 'add' 'add_ln28_142' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load285, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 956 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 957 [1/1] (2.55ns)   --->   "%add_ln28_143 = add i32 %tmp_154, i32 %mul_ln28_143" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 957 'add' 'add_ln28_143' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_143, i32 %add_ln28_142, i32 %add_ln28_141, i32 %add_ln28_140, i32 %add_ln28_139, i32 %add_ln28_138, i32 %add_ln28_137, i32 %add_ln28_136, i32 %add_ln28_135, i32 %add_ln28_134, i32 %add_ln28_133, i32 %add_ln28_132, i32 %add_ln28_131, i32 %add_ln28_130, i32 %add_ln28_129, i32 %add_ln28_128" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 958 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i512 %p_load283" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 959 'trunc' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (2.55ns)   --->   "%add_ln28_144 = add i32 %mul_ln28_144, i32 %trunc_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 960 'add' 'add_ln28_144' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 961 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (2.55ns)   --->   "%add_ln28_145 = add i32 %tmp_156, i32 %mul_ln28_145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 962 'add' 'add_ln28_145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 963 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 964 [1/1] (2.55ns)   --->   "%add_ln28_146 = add i32 %tmp_157, i32 %mul_ln28_146" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 964 'add' 'add_ln28_146' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 965 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (2.55ns)   --->   "%add_ln28_147 = add i32 %tmp_158, i32 %mul_ln28_147" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 966 'add' 'add_ln28_147' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 967 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 968 [1/1] (2.55ns)   --->   "%add_ln28_148 = add i32 %tmp_159, i32 %mul_ln28_148" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 968 'add' 'add_ln28_148' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 969 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 970 [1/1] (2.55ns)   --->   "%add_ln28_149 = add i32 %tmp_160, i32 %mul_ln28_149" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 970 'add' 'add_ln28_149' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 971 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 972 [1/1] (2.55ns)   --->   "%add_ln28_150 = add i32 %tmp_161, i32 %mul_ln28_150" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 972 'add' 'add_ln28_150' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 973 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (2.55ns)   --->   "%add_ln28_151 = add i32 %tmp_162, i32 %mul_ln28_151" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 974 'add' 'add_ln28_151' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 975 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 976 [1/1] (2.55ns)   --->   "%add_ln28_152 = add i32 %tmp_163, i32 %mul_ln28_152" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 976 'add' 'add_ln28_152' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 977 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 978 [1/1] (2.55ns)   --->   "%add_ln28_153 = add i32 %tmp_164, i32 %mul_ln28_153" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 978 'add' 'add_ln28_153' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 979 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (2.55ns)   --->   "%add_ln28_154 = add i32 %tmp_165, i32 %mul_ln28_154" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 980 'add' 'add_ln28_154' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 981 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (2.55ns)   --->   "%add_ln28_155 = add i32 %tmp_166, i32 %mul_ln28_155" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 982 'add' 'add_ln28_155' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 983 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 984 [1/1] (2.55ns)   --->   "%add_ln28_156 = add i32 %tmp_167, i32 %mul_ln28_156" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 984 'add' 'add_ln28_156' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 985 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (2.55ns)   --->   "%add_ln28_157 = add i32 %tmp_168, i32 %mul_ln28_157" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 986 'add' 'add_ln28_157' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 987 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 988 [1/1] (2.55ns)   --->   "%add_ln28_158 = add i32 %tmp_169, i32 %mul_ln28_158" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 988 'add' 'add_ln28_158' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load283, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 989 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (2.55ns)   --->   "%add_ln28_159 = add i32 %tmp_170, i32 %mul_ln28_159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 990 'add' 'add_ln28_159' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_171 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_159, i32 %add_ln28_158, i32 %add_ln28_157, i32 %add_ln28_156, i32 %add_ln28_155, i32 %add_ln28_154, i32 %add_ln28_153, i32 %add_ln28_152, i32 %add_ln28_151, i32 %add_ln28_150, i32 %add_ln28_149, i32 %add_ln28_148, i32 %add_ln28_147, i32 %add_ln28_146, i32 %add_ln28_145, i32 %add_ln28_144" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 991 'bitconcatenate' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i512 %p_load281" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 992 'trunc' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 993 [1/1] (2.55ns)   --->   "%add_ln28_160 = add i32 %mul_ln28_160, i32 %trunc_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 993 'add' 'add_ln28_160' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 994 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (2.55ns)   --->   "%add_ln28_161 = add i32 %tmp_172, i32 %mul_ln28_161" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 995 'add' 'add_ln28_161' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 996 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 997 [1/1] (2.55ns)   --->   "%add_ln28_162 = add i32 %tmp_173, i32 %mul_ln28_162" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 997 'add' 'add_ln28_162' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 998 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 999 [1/1] (2.55ns)   --->   "%add_ln28_163 = add i32 %tmp_174, i32 %mul_ln28_163" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 999 'add' 'add_ln28_163' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1000 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1001 [1/1] (2.55ns)   --->   "%add_ln28_164 = add i32 %tmp_175, i32 %mul_ln28_164" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1001 'add' 'add_ln28_164' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1002 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1003 [1/1] (2.55ns)   --->   "%add_ln28_165 = add i32 %tmp_176, i32 %mul_ln28_165" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1003 'add' 'add_ln28_165' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1004 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1005 [1/1] (2.55ns)   --->   "%add_ln28_166 = add i32 %tmp_177, i32 %mul_ln28_166" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1005 'add' 'add_ln28_166' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1006 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1007 [1/1] (2.55ns)   --->   "%add_ln28_167 = add i32 %tmp_178, i32 %mul_ln28_167" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1007 'add' 'add_ln28_167' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1008 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1009 [1/1] (2.55ns)   --->   "%add_ln28_168 = add i32 %tmp_179, i32 %mul_ln28_168" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1009 'add' 'add_ln28_168' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1010 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1011 [1/1] (2.55ns)   --->   "%add_ln28_169 = add i32 %tmp_180, i32 %mul_ln28_169" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1011 'add' 'add_ln28_169' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1012 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1013 [1/1] (2.55ns)   --->   "%add_ln28_170 = add i32 %tmp_181, i32 %mul_ln28_170" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1013 'add' 'add_ln28_170' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1014 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1015 [1/1] (2.55ns)   --->   "%add_ln28_171 = add i32 %tmp_182, i32 %mul_ln28_171" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1015 'add' 'add_ln28_171' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1016 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1017 [1/1] (2.55ns)   --->   "%add_ln28_172 = add i32 %tmp_183, i32 %mul_ln28_172" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1017 'add' 'add_ln28_172' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1018 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1019 [1/1] (2.55ns)   --->   "%add_ln28_173 = add i32 %tmp_184, i32 %mul_ln28_173" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1019 'add' 'add_ln28_173' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1020 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1021 [1/1] (2.55ns)   --->   "%add_ln28_174 = add i32 %tmp_185, i32 %mul_ln28_174" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1021 'add' 'add_ln28_174' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load281, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1022 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1023 [1/1] (2.55ns)   --->   "%add_ln28_175 = add i32 %tmp_186, i32 %mul_ln28_175" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1023 'add' 'add_ln28_175' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_187 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_175, i32 %add_ln28_174, i32 %add_ln28_173, i32 %add_ln28_172, i32 %add_ln28_171, i32 %add_ln28_170, i32 %add_ln28_169, i32 %add_ln28_168, i32 %add_ln28_167, i32 %add_ln28_166, i32 %add_ln28_165, i32 %add_ln28_164, i32 %add_ln28_163, i32 %add_ln28_162, i32 %add_ln28_161, i32 %add_ln28_160" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1024 'bitconcatenate' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i512 %p_load279" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1025 'trunc' 'trunc_ln28_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1026 [1/1] (2.55ns)   --->   "%add_ln28_176 = add i32 %mul_ln28_176, i32 %trunc_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1026 'add' 'add_ln28_176' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1027 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1028 [1/1] (2.55ns)   --->   "%add_ln28_177 = add i32 %tmp_188, i32 %mul_ln28_177" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1028 'add' 'add_ln28_177' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1029 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1030 [1/1] (2.55ns)   --->   "%add_ln28_178 = add i32 %tmp_189, i32 %mul_ln28_178" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1030 'add' 'add_ln28_178' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1031 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1032 [1/1] (2.55ns)   --->   "%add_ln28_179 = add i32 %tmp_190, i32 %mul_ln28_179" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1032 'add' 'add_ln28_179' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1033 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1034 [1/1] (2.55ns)   --->   "%add_ln28_180 = add i32 %tmp_191, i32 %mul_ln28_180" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1034 'add' 'add_ln28_180' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1035 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1036 [1/1] (2.55ns)   --->   "%add_ln28_181 = add i32 %tmp_192, i32 %mul_ln28_181" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1036 'add' 'add_ln28_181' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1037 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1038 [1/1] (2.55ns)   --->   "%add_ln28_182 = add i32 %tmp_193, i32 %mul_ln28_182" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1038 'add' 'add_ln28_182' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1039 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1040 [1/1] (2.55ns)   --->   "%add_ln28_183 = add i32 %tmp_194, i32 %mul_ln28_183" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1040 'add' 'add_ln28_183' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1041 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1042 [1/1] (2.55ns)   --->   "%add_ln28_184 = add i32 %tmp_195, i32 %mul_ln28_184" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1042 'add' 'add_ln28_184' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1043 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1044 [1/1] (2.55ns)   --->   "%add_ln28_185 = add i32 %tmp_196, i32 %mul_ln28_185" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1044 'add' 'add_ln28_185' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1045 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1046 [1/1] (2.55ns)   --->   "%add_ln28_186 = add i32 %tmp_197, i32 %mul_ln28_186" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1046 'add' 'add_ln28_186' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1047 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1048 [1/1] (2.55ns)   --->   "%add_ln28_187 = add i32 %tmp_198, i32 %mul_ln28_187" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1048 'add' 'add_ln28_187' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1049 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1050 [1/1] (2.55ns)   --->   "%add_ln28_188 = add i32 %tmp_199, i32 %mul_ln28_188" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1050 'add' 'add_ln28_188' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1051 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1052 [1/1] (2.55ns)   --->   "%add_ln28_189 = add i32 %tmp_200, i32 %mul_ln28_189" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1052 'add' 'add_ln28_189' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1053 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1054 [1/1] (2.55ns)   --->   "%add_ln28_190 = add i32 %tmp_201, i32 %mul_ln28_190" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1054 'add' 'add_ln28_190' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load279, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1055 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1056 [1/1] (2.55ns)   --->   "%add_ln28_191 = add i32 %tmp_202, i32 %mul_ln28_191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1056 'add' 'add_ln28_191' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_203 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_191, i32 %add_ln28_190, i32 %add_ln28_189, i32 %add_ln28_188, i32 %add_ln28_187, i32 %add_ln28_186, i32 %add_ln28_185, i32 %add_ln28_184, i32 %add_ln28_183, i32 %add_ln28_182, i32 %add_ln28_181, i32 %add_ln28_180, i32 %add_ln28_179, i32 %add_ln28_178, i32 %add_ln28_177, i32 %add_ln28_176" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1057 'bitconcatenate' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i512 %p_load277" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1058 'trunc' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1059 [1/1] (2.55ns)   --->   "%add_ln28_192 = add i32 %mul_ln28_192, i32 %trunc_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1059 'add' 'add_ln28_192' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1060 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1061 [1/1] (2.55ns)   --->   "%add_ln28_193 = add i32 %tmp_204, i32 %mul_ln28_193" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1061 'add' 'add_ln28_193' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1062 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1063 [1/1] (2.55ns)   --->   "%add_ln28_194 = add i32 %tmp_205, i32 %mul_ln28_194" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1063 'add' 'add_ln28_194' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1064 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1065 [1/1] (2.55ns)   --->   "%add_ln28_195 = add i32 %tmp_206, i32 %mul_ln28_195" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1065 'add' 'add_ln28_195' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1066 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1067 [1/1] (2.55ns)   --->   "%add_ln28_196 = add i32 %tmp_207, i32 %mul_ln28_196" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1067 'add' 'add_ln28_196' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1068 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1069 [1/1] (2.55ns)   --->   "%add_ln28_197 = add i32 %tmp_208, i32 %mul_ln28_197" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1069 'add' 'add_ln28_197' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1070 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1071 [1/1] (2.55ns)   --->   "%add_ln28_198 = add i32 %tmp_209, i32 %mul_ln28_198" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1071 'add' 'add_ln28_198' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1072 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1073 [1/1] (2.55ns)   --->   "%add_ln28_199 = add i32 %tmp_210, i32 %mul_ln28_199" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1073 'add' 'add_ln28_199' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1074 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1075 [1/1] (2.55ns)   --->   "%add_ln28_200 = add i32 %tmp_211, i32 %mul_ln28_200" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1075 'add' 'add_ln28_200' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1076 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1077 [1/1] (2.55ns)   --->   "%add_ln28_201 = add i32 %tmp_212, i32 %mul_ln28_201" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1077 'add' 'add_ln28_201' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1078 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1079 [1/1] (2.55ns)   --->   "%add_ln28_202 = add i32 %tmp_213, i32 %mul_ln28_202" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1079 'add' 'add_ln28_202' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1080 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1081 [1/1] (2.55ns)   --->   "%add_ln28_203 = add i32 %tmp_214, i32 %mul_ln28_203" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1081 'add' 'add_ln28_203' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1082 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1083 [1/1] (2.55ns)   --->   "%add_ln28_204 = add i32 %tmp_215, i32 %mul_ln28_204" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1083 'add' 'add_ln28_204' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1084 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1085 [1/1] (2.55ns)   --->   "%add_ln28_205 = add i32 %tmp_216, i32 %mul_ln28_205" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1085 'add' 'add_ln28_205' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1086 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1087 [1/1] (2.55ns)   --->   "%add_ln28_206 = add i32 %tmp_217, i32 %mul_ln28_206" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1087 'add' 'add_ln28_206' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load277, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1088 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1089 [1/1] (2.55ns)   --->   "%add_ln28_207 = add i32 %tmp_218, i32 %mul_ln28_207" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1089 'add' 'add_ln28_207' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_219 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_207, i32 %add_ln28_206, i32 %add_ln28_205, i32 %add_ln28_204, i32 %add_ln28_203, i32 %add_ln28_202, i32 %add_ln28_201, i32 %add_ln28_200, i32 %add_ln28_199, i32 %add_ln28_198, i32 %add_ln28_197, i32 %add_ln28_196, i32 %add_ln28_195, i32 %add_ln28_194, i32 %add_ln28_193, i32 %add_ln28_192" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1090 'bitconcatenate' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i512 %p_load275" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1091 'trunc' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1092 [1/1] (2.55ns)   --->   "%add_ln28_208 = add i32 %mul_ln28_208, i32 %trunc_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1092 'add' 'add_ln28_208' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1093 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1094 [1/1] (2.55ns)   --->   "%add_ln28_209 = add i32 %tmp_220, i32 %mul_ln28_209" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1094 'add' 'add_ln28_209' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1095 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1096 [1/1] (2.55ns)   --->   "%add_ln28_210 = add i32 %tmp_221, i32 %mul_ln28_210" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1096 'add' 'add_ln28_210' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1097 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1098 [1/1] (2.55ns)   --->   "%add_ln28_211 = add i32 %tmp_222, i32 %mul_ln28_211" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1098 'add' 'add_ln28_211' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1099 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (2.55ns)   --->   "%add_ln28_212 = add i32 %tmp_223, i32 %mul_ln28_212" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1100 'add' 'add_ln28_212' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1101 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (2.55ns)   --->   "%add_ln28_213 = add i32 %tmp_224, i32 %mul_ln28_213" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1102 'add' 'add_ln28_213' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1103 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1104 [1/1] (2.55ns)   --->   "%add_ln28_214 = add i32 %tmp_225, i32 %mul_ln28_214" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1104 'add' 'add_ln28_214' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1105 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1106 [1/1] (2.55ns)   --->   "%add_ln28_215 = add i32 %tmp_226, i32 %mul_ln28_215" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1106 'add' 'add_ln28_215' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1107 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1108 [1/1] (2.55ns)   --->   "%add_ln28_216 = add i32 %tmp_227, i32 %mul_ln28_216" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1108 'add' 'add_ln28_216' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1109 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1110 [1/1] (2.55ns)   --->   "%add_ln28_217 = add i32 %tmp_228, i32 %mul_ln28_217" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1110 'add' 'add_ln28_217' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1111 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1112 [1/1] (2.55ns)   --->   "%add_ln28_218 = add i32 %tmp_229, i32 %mul_ln28_218" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1112 'add' 'add_ln28_218' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1113 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1114 [1/1] (2.55ns)   --->   "%add_ln28_219 = add i32 %tmp_230, i32 %mul_ln28_219" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1114 'add' 'add_ln28_219' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1115 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1116 [1/1] (2.55ns)   --->   "%add_ln28_220 = add i32 %tmp_231, i32 %mul_ln28_220" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1116 'add' 'add_ln28_220' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1117 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1118 [1/1] (2.55ns)   --->   "%add_ln28_221 = add i32 %tmp_232, i32 %mul_ln28_221" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1118 'add' 'add_ln28_221' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1119 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1120 [1/1] (2.55ns)   --->   "%add_ln28_222 = add i32 %tmp_233, i32 %mul_ln28_222" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1120 'add' 'add_ln28_222' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load275, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1121 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (2.55ns)   --->   "%add_ln28_223 = add i32 %tmp_234, i32 %mul_ln28_223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1122 'add' 'add_ln28_223' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_235 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_223, i32 %add_ln28_222, i32 %add_ln28_221, i32 %add_ln28_220, i32 %add_ln28_219, i32 %add_ln28_218, i32 %add_ln28_217, i32 %add_ln28_216, i32 %add_ln28_215, i32 %add_ln28_214, i32 %add_ln28_213, i32 %add_ln28_212, i32 %add_ln28_211, i32 %add_ln28_210, i32 %add_ln28_209, i32 %add_ln28_208" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1123 'bitconcatenate' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i512 %p_load273" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1124 'trunc' 'trunc_ln28_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1125 [1/1] (2.55ns)   --->   "%add_ln28_224 = add i32 %mul_ln28_224, i32 %trunc_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1125 'add' 'add_ln28_224' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1126 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1127 [1/1] (2.55ns)   --->   "%add_ln28_225 = add i32 %tmp_236, i32 %mul_ln28_225" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1127 'add' 'add_ln28_225' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1128 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1129 [1/1] (2.55ns)   --->   "%add_ln28_226 = add i32 %tmp_237, i32 %mul_ln28_226" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1129 'add' 'add_ln28_226' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1130 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1131 [1/1] (2.55ns)   --->   "%add_ln28_227 = add i32 %tmp_238, i32 %mul_ln28_227" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1131 'add' 'add_ln28_227' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1132 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1133 [1/1] (2.55ns)   --->   "%add_ln28_228 = add i32 %tmp_239, i32 %mul_ln28_228" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1133 'add' 'add_ln28_228' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1134 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (2.55ns)   --->   "%add_ln28_229 = add i32 %tmp_240, i32 %mul_ln28_229" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1135 'add' 'add_ln28_229' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1136 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1137 [1/1] (2.55ns)   --->   "%add_ln28_230 = add i32 %tmp_241, i32 %mul_ln28_230" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1137 'add' 'add_ln28_230' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1138 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1139 [1/1] (2.55ns)   --->   "%add_ln28_231 = add i32 %tmp_242, i32 %mul_ln28_231" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1139 'add' 'add_ln28_231' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1140 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1141 [1/1] (2.55ns)   --->   "%add_ln28_232 = add i32 %tmp_243, i32 %mul_ln28_232" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1141 'add' 'add_ln28_232' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1142 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1143 [1/1] (2.55ns)   --->   "%add_ln28_233 = add i32 %tmp_244, i32 %mul_ln28_233" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1143 'add' 'add_ln28_233' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1144 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1145 [1/1] (2.55ns)   --->   "%add_ln28_234 = add i32 %tmp_245, i32 %mul_ln28_234" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1145 'add' 'add_ln28_234' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1146 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1147 [1/1] (2.55ns)   --->   "%add_ln28_235 = add i32 %tmp_246, i32 %mul_ln28_235" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1147 'add' 'add_ln28_235' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1148 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1149 [1/1] (2.55ns)   --->   "%add_ln28_236 = add i32 %tmp_247, i32 %mul_ln28_236" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1149 'add' 'add_ln28_236' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1150 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (2.55ns)   --->   "%add_ln28_237 = add i32 %tmp_248, i32 %mul_ln28_237" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1151 'add' 'add_ln28_237' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1152 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1153 [1/1] (2.55ns)   --->   "%add_ln28_238 = add i32 %tmp_249, i32 %mul_ln28_238" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1153 'add' 'add_ln28_238' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load273, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1154 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (2.55ns)   --->   "%add_ln28_239 = add i32 %tmp_250, i32 %mul_ln28_239" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1155 'add' 'add_ln28_239' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_251 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_239, i32 %add_ln28_238, i32 %add_ln28_237, i32 %add_ln28_236, i32 %add_ln28_235, i32 %add_ln28_234, i32 %add_ln28_233, i32 %add_ln28_232, i32 %add_ln28_231, i32 %add_ln28_230, i32 %add_ln28_229, i32 %add_ln28_228, i32 %add_ln28_227, i32 %add_ln28_226, i32 %add_ln28_225, i32 %add_ln28_224" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1156 'bitconcatenate' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i512 %p_load" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1157 'trunc' 'trunc_ln28_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1158 [1/1] (2.55ns)   --->   "%add_ln28_240 = add i32 %mul_ln28_240, i32 %trunc_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1158 'add' 'add_ln28_240' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1159 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1160 [1/1] (2.55ns)   --->   "%add_ln28_241 = add i32 %tmp_252, i32 %mul_ln28_241" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1160 'add' 'add_ln28_241' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1161 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1162 [1/1] (2.55ns)   --->   "%add_ln28_242 = add i32 %tmp_253, i32 %mul_ln28_242" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1162 'add' 'add_ln28_242' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1163 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1164 [1/1] (2.55ns)   --->   "%add_ln28_243 = add i32 %tmp_254, i32 %mul_ln28_243" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1164 'add' 'add_ln28_243' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1165 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (2.55ns)   --->   "%add_ln28_244 = add i32 %tmp_255, i32 %mul_ln28_244" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1166 'add' 'add_ln28_244' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1167 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1168 [1/1] (2.55ns)   --->   "%add_ln28_245 = add i32 %tmp_256, i32 %mul_ln28_245" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1168 'add' 'add_ln28_245' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1169 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (2.55ns)   --->   "%add_ln28_246 = add i32 %tmp_257, i32 %mul_ln28_246" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1170 'add' 'add_ln28_246' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1171 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1172 [1/1] (2.55ns)   --->   "%add_ln28_247 = add i32 %tmp_258, i32 %mul_ln28_247" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1172 'add' 'add_ln28_247' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1173 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1174 [1/1] (2.55ns)   --->   "%add_ln28_248 = add i32 %tmp_259, i32 %mul_ln28_248" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1174 'add' 'add_ln28_248' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1175 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1176 [1/1] (2.55ns)   --->   "%add_ln28_249 = add i32 %tmp_260, i32 %mul_ln28_249" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1176 'add' 'add_ln28_249' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1177 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1178 [1/1] (2.55ns)   --->   "%add_ln28_250 = add i32 %tmp_261, i32 %mul_ln28_250" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1178 'add' 'add_ln28_250' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1179 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1180 [1/1] (2.55ns)   --->   "%add_ln28_251 = add i32 %tmp_262, i32 %mul_ln28_251" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1180 'add' 'add_ln28_251' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1181 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (2.55ns)   --->   "%add_ln28_252 = add i32 %tmp_263, i32 %mul_ln28_252" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1182 'add' 'add_ln28_252' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1183 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1184 [1/1] (2.55ns)   --->   "%add_ln28_253 = add i32 %tmp_264, i32 %mul_ln28_253" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1184 'add' 'add_ln28_253' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1185 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1186 [1/1] (2.55ns)   --->   "%add_ln28_254 = add i32 %tmp_265, i32 %mul_ln28_254" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1186 'add' 'add_ln28_254' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_load, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1187 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1188 [1/1] (2.55ns)   --->   "%add_ln28_255 = add i32 %tmp_266, i32 %mul_ln28_255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1188 'add' 'add_ln28_255' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_267 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_255, i32 %add_ln28_254, i32 %add_ln28_253, i32 %add_ln28_252, i32 %add_ln28_251, i32 %add_ln28_250, i32 %add_ln28_249, i32 %add_ln28_248, i32 %add_ln28_247, i32 %add_ln28_246, i32 %add_ln28_245, i32 %add_ln28_244, i32 %add_ln28_243, i32 %add_ln28_242, i32 %add_ln28_241, i32 %add_ln28_240" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 1189 'bitconcatenate' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1190 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_267, i512 %empty_104" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1190 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1191 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_251, i512 %empty_103" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1191 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1192 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_235, i512 %empty_102" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1192 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1193 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_219, i512 %empty_101" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1193 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1194 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_203, i512 %empty_100" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1194 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1195 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_187, i512 %empty_99" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1195 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1196 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_171, i512 %empty_98" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1196 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1197 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_155, i512 %empty_97" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1197 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1198 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_139, i512 %empty_96" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1198 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1199 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_123, i512 %empty_95" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1199 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1200 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_107, i512 %empty_94" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1200 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1201 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_91, i512 %empty_93" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1201 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1202 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_75, i512 %empty_92" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1202 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1203 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_59, i512 %empty_91" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1203 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1204 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_43, i512 %empty_90" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1204 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1205 [1/1] (1.58ns)   --->   "%store_ln23 = store i512 %tmp_27, i512 %empty" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1205 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond13" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 1206 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	'alloca' operation ('k') [50]  (0 ns)
	'load' operation ('k', LabB/BlockMatrix_design.cpp:23) on local variable 'k' [103]  (0 ns)
	'add' operation ('add_ln23', LabB/BlockMatrix_design.cpp:23) [106]  (1.87 ns)
	'store' operation ('store_ln23', LabB/BlockMatrix_design.cpp:23) of variable 'add_ln23', LabB/BlockMatrix_design.cpp:23 on local variable 'k' [977]  (1.59 ns)

 <State 2>: 3.48ns
The critical path consists of the following:
	fifo read operation ('Bcols_read', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'Bcols' (D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [128]  (3.48 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_15', LabB/BlockMatrix_design.cpp:28) [147]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_15', LabB/BlockMatrix_design.cpp:28) [147]  (6.91 ns)

 <State 5>: 4.14ns
The critical path consists of the following:
	'load' operation ('p_load', LabB/BlockMatrix_design.cpp:28) on local variable 'empty_104' [124]  (0 ns)
	'add' operation ('add_ln28_255', LabB/BlockMatrix_design.cpp:28) [959]  (2.55 ns)
	'store' operation ('store_ln23', LabB/BlockMatrix_design.cpp:23) of variable 'tmp_267', LabB/BlockMatrix_design.cpp:28 on local variable 'empty_104' [961]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
