============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Nov  1 19:26:23 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.426227s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (99.7%)

RUN-1004 : used memory is 257 MB, reserved memory is 238 MB, peak memory is 260 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/clk_24m will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[5] will be merged to another kept net display_num[5]
SYN-5055 WARNING: The kept net u_seg_4/data[4] will be merged to another kept net display_num[4]
SYN-5055 WARNING: The kept net u_seg_4/data[3] will be merged to another kept net display_num[3]
SYN-5055 WARNING: The kept net u_seg_4/data[2] will be merged to another kept net display_num[2]
SYN-5055 WARNING: The kept net u_seg_4/data[1] will be merged to another kept net display_num[1]
SYN-5055 WARNING: The kept net u_seg_4/data[0] will be merged to another kept net display_num[0]
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8883 instances
RUN-0007 : 3210 luts, 3602 seqs, 1212 mslices, 661 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 11571 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 7891 nets have 2 pins
RUN-1001 : 2515 nets have [3 - 5] pins
RUN-1001 : 943 nets have [6 - 10] pins
RUN-1001 : 98 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     355     
RUN-1001 :   No   |  No   |  Yes  |    2249     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  40   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 205
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8879 instances, 3210 luts, 3602 seqs, 1873 slices, 292 macros(1873 instances: 1212 mslices 661 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2765 pins
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43717, tnet num: 11567, tinst num: 8879, tnode num: 54924, tedge num: 82997.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.484446s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.0%)

RUN-1004 : used memory is 371 MB, reserved memory is 354 MB, peak memory is 371 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11567 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.735117s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.93704e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8879.
PHY-3001 : Level 1 #clusters 1793.
PHY-3001 : End clustering;  0.037905s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (206.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.10853e+06, overlap = 214.156
PHY-3002 : Step(2): len = 986568, overlap = 259.625
PHY-3002 : Step(3): len = 655320, overlap = 340.406
PHY-3002 : Step(4): len = 553668, overlap = 379
PHY-3002 : Step(5): len = 444182, overlap = 433.406
PHY-3002 : Step(6): len = 366766, overlap = 477.875
PHY-3002 : Step(7): len = 295160, overlap = 530.719
PHY-3002 : Step(8): len = 241741, overlap = 579.906
PHY-3002 : Step(9): len = 213476, overlap = 629.906
PHY-3002 : Step(10): len = 185045, overlap = 638.969
PHY-3002 : Step(11): len = 165213, overlap = 681.344
PHY-3002 : Step(12): len = 148415, overlap = 722.719
PHY-3002 : Step(13): len = 133978, overlap = 741.938
PHY-3002 : Step(14): len = 121110, overlap = 776.438
PHY-3002 : Step(15): len = 114701, overlap = 793.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4493e-07
PHY-3002 : Step(16): len = 113735, overlap = 800.156
PHY-3002 : Step(17): len = 134230, overlap = 758.812
PHY-3002 : Step(18): len = 121058, overlap = 736.25
PHY-3002 : Step(19): len = 124953, overlap = 727.906
PHY-3002 : Step(20): len = 113185, overlap = 727.281
PHY-3002 : Step(21): len = 112717, overlap = 735.062
PHY-3002 : Step(22): len = 103941, overlap = 737.125
PHY-3002 : Step(23): len = 104109, overlap = 722.406
PHY-3002 : Step(24): len = 95367.3, overlap = 738.219
PHY-3002 : Step(25): len = 95372.2, overlap = 737.438
PHY-3002 : Step(26): len = 92632.6, overlap = 737.062
PHY-3002 : Step(27): len = 92436.6, overlap = 731.906
PHY-3002 : Step(28): len = 90160.6, overlap = 739.219
PHY-3002 : Step(29): len = 90145.7, overlap = 742.875
PHY-3002 : Step(30): len = 87621.5, overlap = 757.094
PHY-3002 : Step(31): len = 86963.3, overlap = 780.438
PHY-3002 : Step(32): len = 85518.6, overlap = 794.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88986e-06
PHY-3002 : Step(33): len = 87669.2, overlap = 796.281
PHY-3002 : Step(34): len = 93622.8, overlap = 801.125
PHY-3002 : Step(35): len = 93729.4, overlap = 779.031
PHY-3002 : Step(36): len = 97376, overlap = 733.75
PHY-3002 : Step(37): len = 96577.3, overlap = 712.281
PHY-3002 : Step(38): len = 98931.7, overlap = 689.312
PHY-3002 : Step(39): len = 96453.3, overlap = 688.438
PHY-3002 : Step(40): len = 98130, overlap = 678.156
PHY-3002 : Step(41): len = 96826.6, overlap = 670
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.77972e-06
PHY-3002 : Step(42): len = 106518, overlap = 631.188
PHY-3002 : Step(43): len = 118617, overlap = 546.031
PHY-3002 : Step(44): len = 120908, overlap = 489.719
PHY-3002 : Step(45): len = 124770, overlap = 449.844
PHY-3002 : Step(46): len = 125498, overlap = 443.094
PHY-3002 : Step(47): len = 127348, overlap = 426.844
PHY-3002 : Step(48): len = 127565, overlap = 417.438
PHY-3002 : Step(49): len = 128081, overlap = 410.25
PHY-3002 : Step(50): len = 126637, overlap = 416.188
PHY-3002 : Step(51): len = 127015, overlap = 404.531
PHY-3002 : Step(52): len = 125750, overlap = 400.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.55944e-06
PHY-3002 : Step(53): len = 137771, overlap = 372.344
PHY-3002 : Step(54): len = 147582, overlap = 334.188
PHY-3002 : Step(55): len = 146121, overlap = 314.031
PHY-3002 : Step(56): len = 146530, overlap = 314.688
PHY-3002 : Step(57): len = 146840, overlap = 326.062
PHY-3002 : Step(58): len = 148102, overlap = 318.25
PHY-3002 : Step(59): len = 145642, overlap = 308.281
PHY-3002 : Step(60): len = 146276, overlap = 290.906
PHY-3002 : Step(61): len = 146052, overlap = 315.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.51189e-05
PHY-3002 : Step(62): len = 159710, overlap = 282.406
PHY-3002 : Step(63): len = 168905, overlap = 257.656
PHY-3002 : Step(64): len = 170046, overlap = 251.375
PHY-3002 : Step(65): len = 172507, overlap = 253.031
PHY-3002 : Step(66): len = 172584, overlap = 223.219
PHY-3002 : Step(67): len = 175476, overlap = 232.688
PHY-3002 : Step(68): len = 173648, overlap = 247.594
PHY-3002 : Step(69): len = 174700, overlap = 243.781
PHY-3002 : Step(70): len = 174276, overlap = 233.094
PHY-3002 : Step(71): len = 174256, overlap = 231.438
PHY-3002 : Step(72): len = 172879, overlap = 227.875
PHY-3002 : Step(73): len = 171894, overlap = 218.719
PHY-3002 : Step(74): len = 171526, overlap = 201.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.02378e-05
PHY-3002 : Step(75): len = 185686, overlap = 183.656
PHY-3002 : Step(76): len = 193512, overlap = 172.969
PHY-3002 : Step(77): len = 191641, overlap = 176.25
PHY-3002 : Step(78): len = 192634, overlap = 159.781
PHY-3002 : Step(79): len = 195100, overlap = 147.406
PHY-3002 : Step(80): len = 197666, overlap = 137.156
PHY-3002 : Step(81): len = 195496, overlap = 135.688
PHY-3002 : Step(82): len = 195958, overlap = 147.125
PHY-3002 : Step(83): len = 195692, overlap = 142.719
PHY-3002 : Step(84): len = 195562, overlap = 143.688
PHY-3002 : Step(85): len = 193513, overlap = 144.156
PHY-3002 : Step(86): len = 193912, overlap = 140.969
PHY-3002 : Step(87): len = 193184, overlap = 145.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.04755e-05
PHY-3002 : Step(88): len = 205005, overlap = 134.656
PHY-3002 : Step(89): len = 210331, overlap = 139.031
PHY-3002 : Step(90): len = 209547, overlap = 127.656
PHY-3002 : Step(91): len = 210023, overlap = 124.938
PHY-3002 : Step(92): len = 211049, overlap = 122.688
PHY-3002 : Step(93): len = 212048, overlap = 127.469
PHY-3002 : Step(94): len = 210798, overlap = 118.562
PHY-3002 : Step(95): len = 210802, overlap = 112.062
PHY-3002 : Step(96): len = 211496, overlap = 120.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000120951
PHY-3002 : Step(97): len = 219587, overlap = 115.875
PHY-3002 : Step(98): len = 224411, overlap = 119.156
PHY-3002 : Step(99): len = 223809, overlap = 124.312
PHY-3002 : Step(100): len = 224358, overlap = 124.281
PHY-3002 : Step(101): len = 225714, overlap = 121.219
PHY-3002 : Step(102): len = 227226, overlap = 119.156
PHY-3002 : Step(103): len = 226776, overlap = 119.781
PHY-3002 : Step(104): len = 228057, overlap = 121.25
PHY-3002 : Step(105): len = 228892, overlap = 116.312
PHY-3002 : Step(106): len = 229317, overlap = 119.062
PHY-3002 : Step(107): len = 228561, overlap = 124.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000232522
PHY-3002 : Step(108): len = 235082, overlap = 118.125
PHY-3002 : Step(109): len = 239175, overlap = 113.594
PHY-3002 : Step(110): len = 239335, overlap = 120.594
PHY-3002 : Step(111): len = 239440, overlap = 115.375
PHY-3002 : Step(112): len = 240278, overlap = 106.094
PHY-3002 : Step(113): len = 241664, overlap = 106.469
PHY-3002 : Step(114): len = 241489, overlap = 103.625
PHY-3002 : Step(115): len = 241915, overlap = 103
PHY-3002 : Step(116): len = 242422, overlap = 103.406
PHY-3002 : Step(117): len = 242408, overlap = 99.3438
PHY-3002 : Step(118): len = 241798, overlap = 98.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000437217
PHY-3002 : Step(119): len = 245434, overlap = 97.5938
PHY-3002 : Step(120): len = 248951, overlap = 91.9062
PHY-3002 : Step(121): len = 249953, overlap = 91.9375
PHY-3002 : Step(122): len = 250350, overlap = 92.0312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000739104
PHY-3002 : Step(123): len = 252511, overlap = 92.6562
PHY-3002 : Step(124): len = 254423, overlap = 88.4062
PHY-3002 : Step(125): len = 255815, overlap = 88.375
PHY-3002 : Step(126): len = 257209, overlap = 90.5625
PHY-3002 : Step(127): len = 257930, overlap = 83.0938
PHY-3002 : Step(128): len = 258190, overlap = 82.7188
PHY-3002 : Step(129): len = 257893, overlap = 87.6562
PHY-3002 : Step(130): len = 257945, overlap = 85.6562
PHY-3002 : Step(131): len = 258399, overlap = 80.8438
PHY-3002 : Step(132): len = 258792, overlap = 78.1562
PHY-3002 : Step(133): len = 258754, overlap = 78.1562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00127139
PHY-3002 : Step(134): len = 260612, overlap = 78.1562
PHY-3002 : Step(135): len = 262394, overlap = 75.9062
PHY-3002 : Step(136): len = 263222, overlap = 74.6562
PHY-3002 : Step(137): len = 263780, overlap = 76.9062
PHY-3002 : Step(138): len = 264453, overlap = 76.0938
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00214054
PHY-3002 : Step(139): len = 265590, overlap = 76.0938
PHY-3002 : Step(140): len = 267846, overlap = 73.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026887s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (174.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11571.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 411984, over cnt = 1157(3%), over = 5862, worst = 33
PHY-1001 : End global iterations;  0.384637s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (150.3%)

PHY-1001 : Congestion index: top1 = 77.18, top5 = 54.53, top10 = 44.28, top15 = 38.01.
PHY-3001 : End congestion estimation;  0.532119s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (135.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11567 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.271179s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.79404e-05
PHY-3002 : Step(141): len = 377074, overlap = 26.9375
PHY-3002 : Step(142): len = 367948, overlap = 20
PHY-3002 : Step(143): len = 360350, overlap = 18.4375
PHY-3002 : Step(144): len = 355384, overlap = 18
PHY-3002 : Step(145): len = 346935, overlap = 17.7812
PHY-3002 : Step(146): len = 343529, overlap = 18.2188
PHY-3002 : Step(147): len = 338124, overlap = 22.5
PHY-3002 : Step(148): len = 335284, overlap = 22.6562
PHY-3002 : Step(149): len = 330971, overlap = 21.4062
PHY-3002 : Step(150): len = 326384, overlap = 21.5938
PHY-3002 : Step(151): len = 326024, overlap = 22.5938
PHY-3002 : Step(152): len = 322524, overlap = 23.7812
PHY-3002 : Step(153): len = 322069, overlap = 23.9062
PHY-3002 : Step(154): len = 319472, overlap = 25.0312
PHY-3002 : Step(155): len = 319249, overlap = 25.6875
PHY-3002 : Step(156): len = 317791, overlap = 25.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000175881
PHY-3002 : Step(157): len = 321525, overlap = 23.2812
PHY-3002 : Step(158): len = 323409, overlap = 22.7812
PHY-3002 : Step(159): len = 326751, overlap = 23.2188
PHY-3002 : Step(160): len = 329254, overlap = 23.8438
PHY-3002 : Step(161): len = 332535, overlap = 26.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000351762
PHY-3002 : Step(162): len = 334176, overlap = 24.875
PHY-3002 : Step(163): len = 336040, overlap = 25.6875
PHY-3002 : Step(164): len = 341928, overlap = 22.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 93/11571.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 381272, over cnt = 1553(4%), over = 7203, worst = 36
PHY-1001 : End global iterations;  0.563599s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (194.1%)

PHY-1001 : Congestion index: top1 = 67.39, top5 = 52.64, top10 = 44.28, top15 = 39.00.
PHY-3001 : End congestion estimation;  0.711356s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (173.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11567 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.276468s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.43065e-05
PHY-3002 : Step(165): len = 337097, overlap = 157.844
PHY-3002 : Step(166): len = 340292, overlap = 150.094
PHY-3002 : Step(167): len = 338326, overlap = 122.094
PHY-3002 : Step(168): len = 340074, overlap = 111.188
PHY-3002 : Step(169): len = 336180, overlap = 93.5312
PHY-3002 : Step(170): len = 335832, overlap = 83.625
PHY-3002 : Step(171): len = 331288, overlap = 77.5
PHY-3002 : Step(172): len = 330873, overlap = 78
PHY-3002 : Step(173): len = 327456, overlap = 82.6875
PHY-3002 : Step(174): len = 326313, overlap = 86.5625
PHY-3002 : Step(175): len = 325539, overlap = 91.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000128613
PHY-3002 : Step(176): len = 329605, overlap = 79.9062
PHY-3002 : Step(177): len = 331276, overlap = 75.4688
PHY-3002 : Step(178): len = 335520, overlap = 66.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000257226
PHY-3002 : Step(179): len = 338968, overlap = 67.3438
PHY-3002 : Step(180): len = 347711, overlap = 66.8438
PHY-3002 : Step(181): len = 354553, overlap = 60.3125
PHY-3002 : Step(182): len = 358061, overlap = 55.0938
PHY-3002 : Step(183): len = 358027, overlap = 47.8438
PHY-3002 : Step(184): len = 356820, overlap = 44.0312
PHY-3002 : Step(185): len = 355303, overlap = 39.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000514452
PHY-3002 : Step(186): len = 358843, overlap = 38.0312
PHY-3002 : Step(187): len = 361254, overlap = 38.9688
PHY-3002 : Step(188): len = 363336, overlap = 41.9375
PHY-3002 : Step(189): len = 364623, overlap = 39.4062
PHY-3002 : Step(190): len = 367172, overlap = 35.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00101449
PHY-3002 : Step(191): len = 369947, overlap = 33.9062
PHY-3002 : Step(192): len = 372817, overlap = 33
PHY-3002 : Step(193): len = 376767, overlap = 30.9062
PHY-3002 : Step(194): len = 382202, overlap = 28.25
PHY-3002 : Step(195): len = 384532, overlap = 26
PHY-3002 : Step(196): len = 385783, overlap = 28.2188
PHY-3002 : Step(197): len = 386161, overlap = 26.7812
PHY-3002 : Step(198): len = 386612, overlap = 25.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00196355
PHY-3002 : Step(199): len = 387923, overlap = 25.2812
PHY-3002 : Step(200): len = 389813, overlap = 22.9062
PHY-3002 : Step(201): len = 392427, overlap = 23.375
PHY-3002 : Step(202): len = 395232, overlap = 22.2812
PHY-3002 : Step(203): len = 398859, overlap = 20.9688
PHY-3002 : Step(204): len = 400627, overlap = 19.875
PHY-3002 : Step(205): len = 401656, overlap = 18.75
PHY-3002 : Step(206): len = 402448, overlap = 17.5938
PHY-3002 : Step(207): len = 402938, overlap = 18.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00363524
PHY-3002 : Step(208): len = 403817, overlap = 18.4062
PHY-3002 : Step(209): len = 405926, overlap = 18.2812
PHY-3002 : Step(210): len = 407212, overlap = 17.2188
PHY-3002 : Step(211): len = 408649, overlap = 16.0312
PHY-3002 : Step(212): len = 411365, overlap = 16.6562
PHY-3002 : Step(213): len = 413188, overlap = 17.0312
PHY-3002 : Step(214): len = 413977, overlap = 17.0312
PHY-3002 : Step(215): len = 414559, overlap = 16.0312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0064065
PHY-3002 : Step(216): len = 414899, overlap = 17.75
PHY-3002 : Step(217): len = 415933, overlap = 17.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43717, tnet num: 11567, tinst num: 8879, tnode num: 54924, tedge num: 82997.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.503959s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (99.7%)

RUN-1004 : used memory is 415 MB, reserved memory is 401 MB, peak memory is 434 MB
OPT-1001 : Total overflow 265.38 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 313/11571.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 480512, over cnt = 1803(5%), over = 6137, worst = 19
PHY-1001 : End global iterations;  0.699131s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (183.3%)

PHY-1001 : Congestion index: top1 = 58.41, top5 = 45.89, top10 = 39.88, top15 = 36.36.
PHY-1001 : End incremental global routing;  0.861424s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (166.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11567 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.304255s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.350376s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (142.3%)

OPT-1001 : Current memory(MB): used = 427, reserve = 413, peak = 434.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9778/11571.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 480512, over cnt = 1803(5%), over = 6137, worst = 19
PHY-1002 : len = 505976, over cnt = 999(2%), over = 2524, worst = 15
PHY-1002 : len = 519648, over cnt = 408(1%), over = 965, worst = 15
PHY-1002 : len = 524456, over cnt = 134(0%), over = 293, worst = 10
PHY-1002 : len = 526488, over cnt = 25(0%), over = 42, worst = 5
PHY-1001 : End global iterations;  0.697375s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (154.6%)

PHY-1001 : Congestion index: top1 = 46.96, top5 = 39.21, top10 = 35.54, top15 = 33.12.
OPT-1001 : End congestion update;  0.849959s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (147.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11567 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.246344s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.096452s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (135.4%)

OPT-1001 : Current memory(MB): used = 431, reserve = 418, peak = 434.
OPT-1001 : End physical optimization;  4.037138s wall, 4.890625s user + 0.140625s system = 5.031250s CPU (124.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3210 LUT to BLE ...
SYN-4008 : Packed 3210 LUT and 1939 SEQ to BLE.
SYN-4003 : Packing 1663 remaining SEQ's ...
SYN-4005 : Packed 730 SEQ with LUT/SLICE
SYN-4006 : 813 single LUT's are left
SYN-4006 : 933 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 4143/9382 primitive instances ...
PHY-3001 : End packing;  0.496500s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4414 instances
RUN-1001 : 2108 mslices, 2108 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9705 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5956 nets have 2 pins
RUN-1001 : 2562 nets have [3 - 5] pins
RUN-1001 : 968 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4410 instances, 4216 slices, 292 macros(1873 instances: 1212 mslices 661 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1567 pins
PHY-3001 : Cell area utilization is 50%
PHY-3001 : After packing: Len = 408837, Over = 81.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5228/9705.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 499760, over cnt = 602(1%), over = 871, worst = 6
PHY-1002 : len = 501896, over cnt = 385(1%), over = 508, worst = 5
PHY-1002 : len = 504992, over cnt = 138(0%), over = 175, worst = 5
PHY-1002 : len = 506072, over cnt = 59(0%), over = 65, worst = 2
PHY-1002 : len = 506736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.809222s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (127.4%)

PHY-1001 : Congestion index: top1 = 45.06, top5 = 37.35, top10 = 33.70, top15 = 31.31.
PHY-3001 : End congestion estimation;  1.008445s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (122.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37380, tnet num: 9701, tinst num: 4410, tnode num: 45456, tedge num: 75676.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.587181s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (100.4%)

RUN-1004 : used memory is 437 MB, reserved memory is 425 MB, peak memory is 437 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.863970s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.28159e-05
PHY-3002 : Step(218): len = 380075, overlap = 78.75
PHY-3002 : Step(219): len = 365150, overlap = 78.75
PHY-3002 : Step(220): len = 355366, overlap = 89
PHY-3002 : Step(221): len = 351272, overlap = 97.75
PHY-3002 : Step(222): len = 347249, overlap = 98.25
PHY-3002 : Step(223): len = 344632, overlap = 101
PHY-3002 : Step(224): len = 344060, overlap = 103
PHY-3002 : Step(225): len = 343098, overlap = 102.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.56317e-05
PHY-3002 : Step(226): len = 348050, overlap = 99
PHY-3002 : Step(227): len = 351614, overlap = 92.75
PHY-3002 : Step(228): len = 357976, overlap = 90.5
PHY-3002 : Step(229): len = 357054, overlap = 84.5
PHY-3002 : Step(230): len = 357054, overlap = 84.5
PHY-3002 : Step(231): len = 355620, overlap = 85.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171263
PHY-3002 : Step(232): len = 367805, overlap = 79.5
PHY-3002 : Step(233): len = 372778, overlap = 76.5
PHY-3002 : Step(234): len = 375759, overlap = 72
PHY-3002 : Step(235): len = 375868, overlap = 70
PHY-3002 : Step(236): len = 374833, overlap = 65.75
PHY-3002 : Step(237): len = 374225, overlap = 62.75
PHY-3002 : Step(238): len = 373852, overlap = 66
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.921161s wall, 0.609375s user + 1.968750s system = 2.578125s CPU (279.9%)

PHY-3001 : Trial Legalized: Len = 407651
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 410/9705.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 480504, over cnt = 928(2%), over = 1568, worst = 9
PHY-1002 : len = 485304, over cnt = 578(1%), over = 867, worst = 9
PHY-1002 : len = 489768, over cnt = 303(0%), over = 467, worst = 9
PHY-1002 : len = 493424, over cnt = 80(0%), over = 123, worst = 6
PHY-1002 : len = 494824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.363624s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (143.2%)

PHY-1001 : Congestion index: top1 = 41.96, top5 = 35.65, top10 = 32.96, top15 = 31.00.
PHY-3001 : End congestion estimation;  1.581745s wall, 2.109375s user + 0.062500s system = 2.171875s CPU (137.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.263698s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.51403e-05
PHY-3002 : Step(239): len = 389668, overlap = 6.75
PHY-3002 : Step(240): len = 379589, overlap = 21
PHY-3002 : Step(241): len = 376391, overlap = 26.25
PHY-3002 : Step(242): len = 375833, overlap = 29
PHY-3002 : Step(243): len = 374191, overlap = 32.75
PHY-3002 : Step(244): len = 373672, overlap = 34.75
PHY-3002 : Step(245): len = 372646, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010808s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 383716, Over = 0
PHY-3001 : Spreading special nets. 54 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033505s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.3%)

PHY-3001 : 69 instances has been re-located, deltaX = 25, deltaY = 28, maxDist = 2.
PHY-3001 : Final: Len = 384721, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37380, tnet num: 9701, tinst num: 4410, tnode num: 45456, tedge num: 75676.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.717901s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.0%)

RUN-1004 : used memory is 435 MB, reserved memory is 423 MB, peak memory is 451 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3832/9705.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 465800, over cnt = 831(2%), over = 1171, worst = 6
PHY-1002 : len = 469248, over cnt = 456(1%), over = 579, worst = 6
PHY-1002 : len = 472864, over cnt = 213(0%), over = 254, worst = 4
PHY-1002 : len = 474792, over cnt = 87(0%), over = 101, worst = 2
PHY-1002 : len = 475984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.969441s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (158.0%)

PHY-1001 : Congestion index: top1 = 41.75, top5 = 35.35, top10 = 32.40, top15 = 30.38.
PHY-1001 : End incremental global routing;  1.166052s wall, 1.656250s user + 0.078125s system = 1.734375s CPU (148.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.274560s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.635251s wall, 2.125000s user + 0.078125s system = 2.203125s CPU (134.7%)

OPT-1001 : Current memory(MB): used = 442, reserve = 431, peak = 451.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8376/9705.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 475984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061283s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.0%)

PHY-1001 : Congestion index: top1 = 41.75, top5 = 35.35, top10 = 32.40, top15 = 30.38.
OPT-1001 : End congestion update;  0.224211s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.198480s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.3%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.422838s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.8%)

OPT-1001 : Current memory(MB): used = 445, reserve = 433, peak = 451.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.198379s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8376/9705.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 475984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061263s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.0%)

PHY-1001 : Congestion index: top1 = 41.75, top5 = 35.35, top10 = 32.40, top15 = 30.38.
PHY-1001 : End incremental global routing;  0.225665s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.262481s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8376/9705.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 475984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.062244s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.4%)

PHY-1001 : Congestion index: top1 = 41.75, top5 = 35.35, top10 = 32.40, top15 = 30.38.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.194068s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.964110s wall, 5.453125s user + 0.078125s system = 5.531250s CPU (111.4%)

RUN-1003 : finish command "place" in  28.067176s wall, 48.578125s user + 12.078125s system = 60.656250s CPU (216.1%)

RUN-1004 : used memory is 412 MB, reserved memory is 398 MB, peak memory is 451 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.275690s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (164.1%)

RUN-1004 : used memory is 412 MB, reserved memory is 399 MB, peak memory is 466 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4414 instances
RUN-1001 : 2108 mslices, 2108 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9705 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5956 nets have 2 pins
RUN-1001 : 2562 nets have [3 - 5] pins
RUN-1001 : 968 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37380, tnet num: 9701, tinst num: 4410, tnode num: 45456, tedge num: 75676.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.587112s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.4%)

RUN-1004 : used memory is 429 MB, reserved memory is 418 MB, peak memory is 466 MB
PHY-1001 : 2108 mslices, 2108 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 449008, over cnt = 1018(2%), over = 1672, worst = 10
PHY-1002 : len = 454584, over cnt = 644(1%), over = 956, worst = 10
PHY-1002 : len = 462216, over cnt = 185(0%), over = 270, worst = 5
PHY-1002 : len = 465520, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 465600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.323522s wall, 1.968750s user + 0.187500s system = 2.156250s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 41.12, top5 = 34.98, top10 = 32.06, top15 = 30.11.
PHY-1001 : End global routing;  1.503101s wall, 2.140625s user + 0.187500s system = 2.328125s CPU (154.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 467, reserve = 455, peak = 467.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 721, reserve = 712, peak = 721.
PHY-1001 : End build detailed router design. 4.120158s wall, 4.046875s user + 0.078125s system = 4.125000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 118144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.999278s wall, 4.984375s user + 0.015625s system = 5.000000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 755, reserve = 747, peak = 755.
PHY-1001 : End phase 1; 5.005449s wall, 4.984375s user + 0.015625s system = 5.000000s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 4086 net; 6.964515s wall, 6.968750s user + 0.000000s system = 6.968750s CPU (100.1%)

PHY-1022 : len = 915264, over cnt = 455(0%), over = 457, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 762, reserve = 754, peak = 762.
PHY-1001 : End initial routed; 16.106961s wall, 25.390625s user + 0.078125s system = 25.468750s CPU (158.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8003(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.078307s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 771, reserve = 764, peak = 771.
PHY-1001 : End phase 2; 18.185337s wall, 27.468750s user + 0.078125s system = 27.546875s CPU (151.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 915264, over cnt = 455(0%), over = 457, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.034417s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 912720, over cnt = 91(0%), over = 91, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.683742s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (160.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 913336, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.145061s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (118.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 913496, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.084859s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8003(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.102640s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 139 feed throughs used by 73 nets
PHY-1001 : End commit to database; 1.042753s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 816, reserve = 809, peak = 816.
PHY-1001 : End phase 3; 4.291972s wall, 4.734375s user + 0.000000s system = 4.734375s CPU (110.3%)

PHY-1003 : Routed, final wirelength = 913496
PHY-1001 : Current memory(MB): used = 818, reserve = 812, peak = 818.
PHY-1001 : End export database. 0.030520s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

PHY-1001 : End detail routing;  31.939117s wall, 41.562500s user + 0.187500s system = 41.750000s CPU (130.7%)

RUN-1003 : finish command "route" in  35.407001s wall, 45.671875s user + 0.375000s system = 46.046875s CPU (130.1%)

RUN-1004 : used memory is 769 MB, reserved memory is 763 MB, peak memory is 818 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     7108   out of  19600   36.27%
#reg                     3611   out of  19600   18.42%
#le                      8040
  #lut only              4429   out of   8040   55.09%
  #reg only               932   out of   8040   11.59%
  #lut&reg               2679   out of   8040   33.32%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                   1764
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                188
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                45
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                        23
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                                        17
#7        clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                                15
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/reg17_syn_74.f0                                          12
#9        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_Erosion_Detector/u_three_martix_3/u_fifo_2/fifo_inst_syn_15.f0    11
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                    6
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |8040   |5235    |1873    |3611    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |727    |473     |141     |433     |2       |0       |
|    command1                          |command                                    |58     |58      |0       |44      |0       |0       |
|    control1                          |control_interface                          |87     |56      |24      |43      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |76      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |76      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |43     |31      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |27     |21      |0       |27      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |138    |62      |18      |113     |1       |0       |
|      dcfifo_component                |softfifo                                   |138    |62      |18      |113     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |28      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |16      |0       |39      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |89      |64      |22      |0       |0       |
|  u_camera_init                       |camera_init                                |555    |535     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |172    |165     |0       |41      |0       |0       |
|  u_camera_reader                     |camera_reader                              |97     |62      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |6161   |3827    |1559    |2889    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |115     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |166    |104     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |176    |124     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |167    |115     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |1327   |818     |344     |549     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1769   |1125    |403     |929     |0       |20      |
|      u_Divider_1                     |Divider                                    |163    |96      |32      |88      |0       |0       |
|      u_Divider_2                     |Divider                                    |113    |72      |32      |44      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |265    |135     |46      |167     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |188    |108     |46      |88      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |193    |100     |46      |92      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |173    |114     |45      |70      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |11     |4       |0       |11      |0       |0       |
|      u_three_martix                  |three_martix                               |162    |110     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |729    |434     |235     |281     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |141     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |36      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |47     |27      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |237    |132     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |723    |427     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |138     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |18      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |221    |115     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |399    |274     |81      |209     |0       |0       |
|      u_Divider_1                     |Divider                                    |183    |107     |32      |112     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |148    |56      |14      |125     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |360    |206     |92      |168     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |141    |94      |47      |47      |0       |0       |
|      u_three_martix_2                |three_martix                               |219    |112     |45      |121     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |145    |105     |36      |52      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |37     |21      |5       |24      |0       |0       |
|  u_vga_display                       |vga_display                                |111    |87      |24      |28      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5876  
    #2          2       1360  
    #3          3       609   
    #4          4       545   
    #5        5-10      985   
    #6        11-50     130   
    #7       51-100      15   
    #8       101-500     3    
    #9        >500       1    
  Average     2.65            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.395147s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (168.0%)

RUN-1004 : used memory is 769 MB, reserved memory is 764 MB, peak memory is 823 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4410
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9705, pip num: 82305
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 139
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3105 valid insts, and 249582 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.811702s wall, 85.328125s user + 1.093750s system = 86.421875s CPU (1268.7%)

RUN-1004 : used memory is 769 MB, reserved memory is 771 MB, peak memory is 953 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221101_192623.log"
