[["A european perspective on supercomputing.", ["Mateo Valero"], "https://doi.org/10.1145/1542275.1542277", 0], ["The roadrunner project and the importance of energy efficiency on the road to exascale computing.", ["Don G. Grice"], "https://doi.org/10.1145/1542275.1542279", 0], ["Computing outside the box.", ["Ian T. Foster"], "https://doi.org/10.1145/1542275.1542281", 0], ["Implementation of a wide-angle lens distortion correction algorithm on the cell broadband engine.", ["Konstantis Daloukas", "Christos D. Antonopoulos", "Nikolaos Bellas"], "https://doi.org/10.1145/1542275.1542283", 10], ["High-performance regular expression scanning on the Cell/B.E. processor.", ["Daniele Paolo Scarpazza", "Gregory F. Russell"], "https://doi.org/10.1145/1542275.1542284", 12], ["Computer generation of fast fourier transforms for the cell broadband engine.", ["Srinivas Chellappa", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1542275.1542285", 10], ["DBDB: optimizing DMATransfer for the cell be architecture.", ["Tao Liu", "Haibo Lin", "Tong Chen", "Kevin OBrien", "Ling Shao"], "https://doi.org/10.1145/1542275.1542286", 10], ["Zero-content augmented caches.", ["Julien Dusser", "Thomas Piquet", "Andre Seznec"], "https://doi.org/10.1145/1542275.1542288", 10], ["Dynamic cache clustering for chip multiprocessors.", ["Mohammad Hammoud", "Sangyeun Cho", "Rami G. Melhem"], "https://doi.org/10.1145/1542275.1542289", 12], ["Less reused filter: improving l2 cache performance via filtering less reused lines.", ["Lingxiang Xiang", "Tianzhou Chen", "Qingsong Shi", "Wei Hu"], "https://doi.org/10.1145/1542275.1542290", 12], ["Divide-and-conquer: a bubble replacement for low level caches.", ["Chuanjun Zhang", "Bing Xue"], "https://doi.org/10.1145/1542275.1542291", 10], ["OhHelp: a scalable domain-decomposing dynamic load balancing for particle-in-cell simulations.", ["Hiroshi Nakashima", "Yohei Miyake", "Hideyuki Usui", "Yoshiharu Omura"], "https://doi.org/10.1145/1542275.1542293", 10], ["Pattern-based sparse matrix representation for memory-efficient SMVM kernels.", ["Mehmet Belgin", "Godmar Back", "Calvin J. Ribbens"], "https://doi.org/10.1145/1542275.1542294", 10], ["Dynamic topology aware load balancing algorithms for molecular dynamics applications.", ["Abhinav Bhatele", "Laxmikant V. Kale", "Sameer Kumar"], "https://doi.org/10.1145/1542275.1542295", 7], ["Fast memory snapshot for concurrent programmingwithout synchronization.", ["JaeWoong Chung", "Woongki Baek", "Christos Kozyrakis"], "https://doi.org/10.1145/1542275.1542297", 9], ["QuakeTM: parallelizing a complex sequential application using transactional memory.", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", 10], ["Refereeing conflicts in hardware transactional memory.", ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "https://doi.org/10.1145/1542275.1542299", 11], ["Parametric multi-level tiling of imperfectly nested loops.", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", 11], ["Dynamic parallelization of single-threaded binary programs using speculative slicing.", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", 11], ["Synchronization optimizations for efficient execution on multi-cores.", ["Alexandru Nicolau", "Guangqiang Li", "Alexander V. Veidenbaum", "Arun Kejariwal"], "https://doi.org/10.1145/1542275.1542303", 12], ["Chunking parallel loops in the presence of synchronization.", ["Jun Shirako", "Jisheng M. Zhao", "V. Krishna Nandivada", "Vivek Sarkar"], "https://doi.org/10.1145/1542275.1542304", 12], ["Efficient high performance collective communication for the cell blade.", ["Qasim Ali", "Samuel P. Midkiff", "Vijay S. Pai"], "https://doi.org/10.1145/1542275.1542306", 11], ["Practice of parallelizing network applications on multi-core architectures.", ["Junchang Wang", "Haipeng Cheng", "Bei Hua", "Xinan Tang"], "https://doi.org/10.1145/1542275.1542307", 10], ["Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design.", ["Stavros Passas", "Kostas Magoutis", "Angelos Bilas"], "https://doi.org/10.1145/1542275.1542308", 11], ["Virtualization polling engine (VPE): using dedicated CPU cores to accelerate I/O virtualization.", ["Jiuxing Liu", "Bulent Abali"], "https://doi.org/10.1145/1542275.1542309", 10], ["Fast and scalable list ranking on the GPU.", ["M. Suhail Rehman", "Kishore Kothapalli", "P. J. Narayanan"], "https://doi.org/10.1145/1542275.1542311", 9], ["Tuned and wildly asynchronous stencil kernels for hybrid CPU/GPU systems.", ["Sundaresan Venkatasubramanian", "Richard W. Vuduc"], "https://doi.org/10.1145/1542275.1542312", 12], ["Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs.", ["Jiayuan Meng", "Kevin Skadron"], "https://doi.org/10.1145/1542275.1542313", 10], ["Creating artificial global history to improve branch prediction accuracy.", ["Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1145/1542275.1542315", 10], ["Exploring pattern-aware routing in generalized fat tree networks.", ["German Rodriguez", "Ramon Beivide", "Cyriel Minkenberg", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542316", 10], ["Understanding the interconnection network of SpiNNaker.", ["Javier Navaridas", "Mikel Lujan", "Jose Miguel-Alonso", "Luis A. Plana", "Steve B. Furber"], "https://doi.org/10.1145/1542275.1542317", 10], ["A graph based approach for MPI deadlock detection.", ["Tobias Hilbrich", "Bronis R. de Supinski", "Martin Schulz", "Matthias S. Muller"], "https://doi.org/10.1145/1542275.1542319", 10], ["Maximizing MPI point-to-point communication performance on RDMA-enabled clusters with customized protocols.", ["Matthew Small", "Xin Yuan"], "https://doi.org/10.1145/1542275.1542320", 10], ["MPI-aware compiler optimizations for improving communication-computation overlap.", ["Anthony Danalis", "Lori L. Pollock", "D. Martin Swany", "John Cavazos"], "https://doi.org/10.1145/1542275.1542321", 10], ["Evaluating high performance communication: a power perspective.", ["Jiuxing Liu", "Dan E. Poff", "Bulent Abali"], "https://doi.org/10.1145/1542275.1542322", 12], ["FTL design exploration in reconfigurable high-performance SSD for server applications.", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seungryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", 12], ["/scratch as a cache: rethinking HPC center scratch storage.", ["Henry M. Monti", "Ali Raza Butt", "Sudharshan S. Vazhkudai"], "https://doi.org/10.1145/1542275.1542325", 10], ["P-Code: a new RAID-6 code with optimal properties.", ["Chao Jin", "Hong Jiang", "Dan Feng", "Lei Tian"], "https://doi.org/10.1145/1542275.1542326", 10], ["R-ADMAD: high reliability provision for large-scale de-duplication archival storage systems.", ["Chuanyi Liu", "Yu Gu", "Linchun Sun", "Bin Yan", "Dongsheng Wang"], "https://doi.org/10.1145/1542275.1542327", 10], ["Single-particle 3d reconstruction from cryo-electron microscopy images on GPU.", ["Guangming Tan", "Ziyu Guo", "Mingyu Chen", "Dan Meng"], "https://doi.org/10.1145/1542275.1542329", 10], ["How GPUs can outperform ASICs for fast LDPC decoding.", ["Gabriel Falcao Paiva Fernandes", "Vitor Manuel Mendes da Silva", "Leonel Sousa"], "https://doi.org/10.1145/1542275.1542330", 10], ["A translation system for enabling data mining applications on GPUs.", ["Wenjing Ma", "Gagan Agrawal"], "https://doi.org/10.1145/1542275.1542331", 10], ["Combining thread level speculation helper threads and runahead execution.", ["Polychronis Xekalakis", "Nikolas Ioannou", "Marcelo Cintra"], "https://doi.org/10.1145/1542275.1542333", 11], ["Limited early value communication to improve performance of transactional memory.", ["Salil Mohan Pant", "Gregory T. Byrd"], "https://doi.org/10.1145/1542275.1542334", 9], ["EpiFast: a fast algorithm for large scale realistic epidemic simulations on distributed memory systems.", ["Keith R. Bisset", "Jiangzhuo Chen", "Xizhou Feng", "V. S. Anil Kumar", "Madhav V. Marathe"], "https://doi.org/10.1145/1542275.1542336", 10], ["Using many-core hardware to correlate radio astronomy signals.", ["Rob van Nieuwpoort", "John W. Romein"], "https://doi.org/10.1145/1542275.1542337", 10], ["A parallel levenberg-marquardt algorithm.", ["Jun Cao", "Krista A. Novstrup", "Ayush Goyal", "Samuel P. Midkiff", "James M. Caruthers"], "https://doi.org/10.1145/1542275.1542338", 10], ["Adagio: making DVS practical for complex HPC applications.", ["Barry Rountree", "David K. Lowenthal", "Bronis R. de Supinski", "Martin Schulz", "Vincent W. Freeh", "Tyler K. Bletsch"], "https://doi.org/10.1145/1542275.1542340", 10], ["A comprehensive power-performance model for NoCs with multi-flit channel buffers.", ["Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1542275.1542341", 9], ["Rate-based QoS techniques for cache/memory in CMP platforms.", ["Andrew Herdrich", "Ramesh Illikkal", "Ravi R. Iyer", "Donald Newell", "Vineet Chadha", "Jaideep Moses"], "https://doi.org/10.1145/1542275.1542342", 10], ["MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations.", ["Ahmad Faraj", "Sameer Kumar", "Brian E. Smith", "Amith R. Mamidala", "John A. Gunnels", "Philip Heidelberger"], "https://doi.org/10.1145/1542275.1542344", 2], ["TransMetric: architecture independent workload characterization for transactional memory benchmarks.", ["James Poe", "Clay Hughes", "Tao Li"], "https://doi.org/10.1145/1542275.1542345", 2], ["Cancellation of loads that return zero using zero-value caches.", ["Md. Mafijul Islam", "Sally A. McKee", "Per Stenstrom"], "https://doi.org/10.1145/1542275.1542346", 2], ["Auto-vectorization through code generation for stream processing applications.", ["Huayong Wang", "Henrique Andrade", "Bugra Gedik", "Kun-Lung Wu"], "https://doi.org/10.1145/1542275.1542347", 2], ["Subdomain communication to increase scalability in large-scale scientific applications.", ["Aleksandr Ovcharenko", "Onkar Sahni", "Christopher D. Carothers", "Kenneth E. Jansen", "Mark S. Shephard"], "https://doi.org/10.1145/1542275.1542348", 2], ["Access map pattern matching for data cache prefetch.", ["Yasuo Ishii", "Mary Inaba", "Kei Hiraki"], "https://doi.org/10.1145/1542275.1542349", 2], ["Prediction-based power estimation and scheduling for CMPs.", ["Karan Singh", "Major Bhadauria", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542350", 2], ["Design of a novel SIMD architecture by fusing operations and registers.", ["Jih-Ching Chiu", "Kai-Ming Yang", "Yu-Liang Chou"], "https://doi.org/10.1145/1542275.1542351", 2], ["Thrifty interconnection network for HPC systems.", ["Jian Li", "Lixin Zhang", "Charles Lefurgy", "Richard R. Treumann", "Wolfgang E. Denzel"], "https://doi.org/10.1145/1542275.1542352", 2], ["Performance modeling for DFT algorithms in FFTW.", ["Liang Gu", "Xiaoming Li"], "https://doi.org/10.1145/1542275.1542353", 2], ["PARSEC: hardware profiling of emerging workloads for CMP design.", ["Major Bhadauria", "Vincent M. Weaver", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542354", 2], ["Approximate kernel matrix computation on GPUs forlarge scale learning applications.", ["Mohamed E. Hussein", "Wael Abd-Almageed"], "https://doi.org/10.1145/1542275.1542355", 2], ["Dynamic task set partitioning based on balancing memory requirements to reduce power consumption.", ["Diana Bautista", "Julio Sahuquillo", "Houcine Hassan", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/1542275.1542356", 2], ["High-performance CUDA kernel execution on FPGAs.", ["Alexandros Papakonstantinou", "Karthik Gururaj", "John A. Stratton", "Deming Chen", "Jason Cong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1542275.1542357", 2], ["Load balancing using work-stealing for pipeline parallelism in emerging applications.", ["Angeles G. Navarro", "Rafael Asenjo", "Siham Tabik", "Calin Cascaval"], "https://doi.org/10.1145/1542275.1542358", 2], ["Prefetch optimizations on large-scale applications via parameter value prediction.", ["Shih-wei Liao", "Tzu-Han Hung", "Donald Nguyen", "Hucheng Zhou", "Chinyen Chou", "Chia-Heng Tu"], "https://doi.org/10.1145/1542275.1542359", 2], ["Designing multi-socket systems using silicon photonics.", ["Scott Beamer", "Krste Asanovic", "Christopher Batten", "Ajay Joshi", "Vladimir Stojanovic"], "https://doi.org/10.1145/1542275.1542360", 2], ["An infrastructure for scalable and portable parallel programs for computational chemistry.", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", 2]]