Info: Starting: Create testbench Platform Designer system
Info: D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/unsaved.ipx
Info: qsys-generate "D:\project\FPGA\2020-07-31 first qsys\unsaved.qsys" --testbench=STANDARD --output-directory="D:\project\FPGA\2020-07-31 first qsys" --family="Cyclone IV E" --part=EP4CE15F23C8
Progress: Loading 2020-07-31 first qsys/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\program_d\ntelfpga\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: D:\program_d\ntelfpga\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\program_d\ntelfpga\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\program_d\ntelfpga\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\project\FPGA\2020-07-31 first qsys\unsaved\testbench\unsaved.ipx
Progress: Loading 2020-07-31 first qsys/unsaved.qsys
Info: D:/project/FPGA/2020-07-31 first qsys/* matched 7 files in 0.00 seconds
Info: D:/project/FPGA/2020-07-31 first qsys/ip/**/* matched 0 files in 0.00 seconds
Info: D:/project/FPGA/2020-07-31 first qsys/*/* matched 16 files in 0.00 seconds
Info: D:\project\FPGA\2020-07-31 first qsys\unsaved\testbench\unsaved.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/* matched 4 files in 0.01 seconds
Info: D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/*/* matched 0 files in 0.00 seconds
Info: D:/Program_D/Cadence/Cadence/SPB_Data/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index D:\program_d\ntelfpga\18.1\ip\altera\altera_components.ipx
Info: D:\program_d\ntelfpga\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0.22 seconds
Info: D:/program_d/ntelfpga/18.1/ip/**/* matched 139 files in 0.23 seconds
Info: D:/program_d/ntelfpga/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\program_d\ntelfpga\18.1\quartus\sopc_builder\builtin.ipx
Info: D:\program_d\ntelfpga\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index D:\program_d\ntelfpga\18.1\quartus\common\librarian\factories\index.ipx
Info: D:\program_d\ntelfpga\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: D:\program_d\ntelfpga\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.27 seconds
Info: D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.27 seconds
Progress: 
Progress: 
Progress: 
Info: Running script D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: unsaved
Info: TB_Gen: System design is: unsaved
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: create_system unsaved_tb
Info: add_instance unsaved_inst unsaved 
Info: set_use_testbench_naming_pattern true unsaved
Info: get_instance_interfaces unsaved_inst
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: add_instance unsaved_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst clk clockRate
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_RATE 25000000.0
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: add_instance unsaved_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports unsaved_inst reset
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value unsaved_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value unsaved_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst reset associatedClock
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Warning: TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst_reset_bfm.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: add_connection unsaved_inst_reset_bfm.reset unsaved_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: save_system unsaved_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/unsaved_tb.qsys
Info: Done
Info: qsys-generate "D:\project\FPGA\2020-07-31 first qsys\unsaved.qsys" --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory="D:\project\FPGA\2020-07-31 first qsys\unsaved\testbench\unsaved_tb\simulation" --family="Cyclone IV E" --part=EP4CE15F23C8
Progress: Loading testbench/unsaved_tb.qsys
Progress: Reading input file
Progress: Adding unsaved_inst [unsaved 1.0]
Progress: Parameterizing module unsaved_inst
Progress: Adding unsaved_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module unsaved_inst_clk_bfm
Progress: Adding unsaved_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module unsaved_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: unsaved_tb.unsaved_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved_tb.unsaved_inst.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved_tb.unsaved_inst.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: unsaved_tb.unsaved_inst_clk_bfm: Elaborate: altera_clock_source
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Date: 2018/07/18 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Elaborate: altera_reset_source
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Date: 2018/07/18 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Reset is negatively asserted.
Info: unsaved_tb: Generating unsaved_tb "unsaved_tb" for SIM_VERILOG
Info: unsaved_inst: "unsaved_tb" instantiated unsaved "unsaved_inst"
Info: unsaved_inst_clk_bfm: "unsaved_tb" instantiated altera_avalon_clock_source "unsaved_inst_clk_bfm"
Info: unsaved_inst_reset_bfm: "unsaved_tb" instantiated altera_avalon_reset_source "unsaved_inst_reset_bfm"
Info: Reusing file D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv
Info: jtag_uart_0: Starting RTL generation for module 'unsaved_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0027_jtag_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0027_jtag_uart_0_gen//unsaved_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0027_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'unsaved_jtag_uart_0'
Info: jtag_uart_0: "unsaved_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2: "unsaved_inst" instantiated altera_nios2_gen2 "nios2"
Info: ram: Starting RTL generation for module 'unsaved_ram'
Info: ram:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_ram --dir=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0028_ram_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0028_ram_gen//unsaved_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0028_ram_gen/  ]
Info: ram: Done RTL generation for module 'unsaved_ram'
Info: ram: "unsaved_inst" instantiated altera_avalon_onchip_memory2 "ram"
Info: sysid_qsys_0: "unsaved_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "unsaved_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_nios2_cpu'
Info: cpu:   Generation command is [exec D:/Program_D/ntelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/Program_D/ntelFPGA/18.1/quartus/bin64//perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_cpu --dir=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0032_cpu_gen/ --quartus_bindir=D:/Program_D/ntelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0032_cpu_gen//unsaved_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0032_cpu_gen/  ]
Info: cpu: # 2020.07.31 23:35:45 (*) Starting Nios II generation
Info: cpu: # 2020.07.31 23:35:45 (*)   Checking for plaintext license.
Info: cpu: # 2020.07.31 23:35:46 (*)   Plaintext license not found.
Info: cpu: # 2020.07.31 23:35:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.07.31 23:35:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.07.31 23:35:46 (*)   Creating all objects for CPU
Info: cpu: # 2020.07.31 23:35:48 (*)   Creating 'C:/Users/38263/AppData/Local/Temp/alt8474_8779469274903636263.dir/0032_cpu_gen//unsaved_nios2_cpu_nios2_waves.do'
Info: cpu: # 2020.07.31 23:35:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.07.31 23:35:48 (*)   Creating plain-text RTL
Info: cpu: # 2020.07.31 23:35:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved_tb: Done "unsaved_tb" with 30 modules, 51 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd="D:\project\FPGA\2020-07-31 first qsys\unsaved_tb.spd" --output-directory="D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\project\FPGA\2020-07-31 first qsys\unsaved_tb.spd --output-directory=D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/project/FPGA/2020-07-31 first qsys/unsaved/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
