$date
	Sat Jan 31 18:54:27 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nand_gate_tb $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module a1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # y $end
$upscope $end
$scope module a2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 " y $end
$upscope $end
$scope module a3 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
1"
1!
$end
#10
1%
#20
0%
1$
#30
0!
0#
0"
1%
#40
