<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='675' ll='679' type='unsigned int llvm::CodeGenRegBank::newRegUnit(unsigned int Weight)'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='673'>// Create a new non-native register unit that can be adopted by a register
    // to increase its pressure. Note that NumNativeRegUnits is not increased.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1732' u='c' c='_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632'/>
