ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM10_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM10_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM10_Init:
  28              	.LFB242:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim13;
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c **** /* TIM2 init function */
  35:Core/Src/tim.c **** void MX_TIM2_Init(void)
  36:Core/Src/tim.c **** {
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  48:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49:Core/Src/tim.c ****   htim2.Init.Prescaler = 1;
  50:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim2.Init.Period = 899;
  52:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  77:Core/Src/tim.c ****   {
  78:Core/Src/tim.c ****     Error_Handler();
  79:Core/Src/tim.c ****   }
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  81:Core/Src/tim.c ****   {
  82:Core/Src/tim.c ****     Error_Handler();
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  87:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 3


  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c **** }
  90:Core/Src/tim.c **** /* TIM3 init function */
  91:Core/Src/tim.c **** void MX_TIM3_Init(void)
  92:Core/Src/tim.c **** {
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  99:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 104:Core/Src/tim.c ****   htim3.Instance = TIM3;
 105:Core/Src/tim.c ****   htim3.Init.Prescaler = 1;
 106:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 107:Core/Src/tim.c ****   htim3.Init.Period = 799;
 108:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 109:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 110:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****     Error_Handler();
 113:Core/Src/tim.c ****   }
 114:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 115:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 116:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 117:Core/Src/tim.c ****   {
 118:Core/Src/tim.c ****     Error_Handler();
 119:Core/Src/tim.c ****   }
 120:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 121:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 122:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 123:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 124:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 139:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c **** }
 142:Core/Src/tim.c **** /* TIM4 init function */
 143:Core/Src/tim.c **** void MX_TIM4_Init(void)
 144:Core/Src/tim.c **** {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 4


 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 151:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 156:Core/Src/tim.c ****   htim4.Instance = TIM4;
 157:Core/Src/tim.c ****   htim4.Init.Prescaler = 1;
 158:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 159:Core/Src/tim.c ****   htim4.Init.Period = 799;
 160:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 161:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 162:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 167:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 168:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 169:Core/Src/tim.c ****   {
 170:Core/Src/tim.c ****     Error_Handler();
 171:Core/Src/tim.c ****   }
 172:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 173:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 174:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 175:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 176:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 177:Core/Src/tim.c ****   {
 178:Core/Src/tim.c ****     Error_Handler();
 179:Core/Src/tim.c ****   }
 180:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 181:Core/Src/tim.c ****   {
 182:Core/Src/tim.c ****     Error_Handler();
 183:Core/Src/tim.c ****   }
 184:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 185:Core/Src/tim.c ****   {
 186:Core/Src/tim.c ****     Error_Handler();
 187:Core/Src/tim.c ****   }
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 191:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c **** }
 194:Core/Src/tim.c **** /* TIM10 init function */
 195:Core/Src/tim.c **** void MX_TIM10_Init(void)
 196:Core/Src/tim.c **** {
  29              		.loc 1 196 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 5


  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 205:Core/Src/tim.c ****   htim10.Instance = TIM10;
  38              		.loc 1 205 3 view .LVU1
  39              		.loc 1 205 19 is_stmt 0 view .LVU2
  40 0002 0948     		ldr	r0, .L5
  41 0004 094B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
 206:Core/Src/tim.c ****   htim10.Init.Prescaler = 8999;
  43              		.loc 1 206 3 is_stmt 1 view .LVU3
  44              		.loc 1 206 25 is_stmt 0 view .LVU4
  45 0008 42F22733 		movw	r3, #8999
  46 000c 4360     		str	r3, [r0, #4]
 207:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 207 3 is_stmt 1 view .LVU5
  48              		.loc 1 207 27 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
 208:Core/Src/tim.c ****   htim10.Init.Period = 9;
  51              		.loc 1 208 3 is_stmt 1 view .LVU7
  52              		.loc 1 208 22 is_stmt 0 view .LVU8
  53 0012 0922     		movs	r2, #9
  54 0014 C260     		str	r2, [r0, #12]
 209:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55              		.loc 1 209 3 is_stmt 1 view .LVU9
  56              		.loc 1 209 29 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
 210:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  58              		.loc 1 210 3 is_stmt 1 view .LVU11
  59              		.loc 1 210 33 is_stmt 0 view .LVU12
  60 0018 8361     		str	r3, [r0, #24]
 211:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  61              		.loc 1 211 3 is_stmt 1 view .LVU13
  62              		.loc 1 211 7 is_stmt 0 view .LVU14
  63 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
  64              	.LVL0:
  65              		.loc 1 211 6 view .LVU15
  66 001e 00B9     		cbnz	r0, .L4
  67              	.L1:
 212:Core/Src/tim.c ****   {
 213:Core/Src/tim.c ****     Error_Handler();
 214:Core/Src/tim.c ****   }
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c **** }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 6


  68              		.loc 1 219 1 view .LVU16
  69 0020 08BD     		pop	{r3, pc}
  70              	.L4:
 213:Core/Src/tim.c ****   }
  71              		.loc 1 213 5 is_stmt 1 view .LVU17
  72 0022 FFF7FEFF 		bl	Error_Handler
  73              	.LVL1:
  74              		.loc 1 219 1 is_stmt 0 view .LVU18
  75 0026 FBE7     		b	.L1
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 0028 00000000 		.word	htim10
  80 002c 00440140 		.word	1073824768
  81              		.cfi_endproc
  82              	.LFE242:
  84              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_PWM_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_PWM_MspInit:
  92              	.LVL2:
  93              	.LFB245:
 220:Core/Src/tim.c **** /* TIM12 init function */
 221:Core/Src/tim.c **** void MX_TIM12_Init(void)
 222:Core/Src/tim.c **** {
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
 233:Core/Src/tim.c ****   htim12.Instance = TIM12;
 234:Core/Src/tim.c ****   htim12.Init.Prescaler = 1;
 235:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 236:Core/Src/tim.c ****   htim12.Init.Period = 899;
 237:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 238:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 239:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 240:Core/Src/tim.c ****   {
 241:Core/Src/tim.c ****     Error_Handler();
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 244:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 245:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 246:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 247:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****     Error_Handler();
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 7


 252:Core/Src/tim.c ****   {
 253:Core/Src/tim.c ****     Error_Handler();
 254:Core/Src/tim.c ****   }
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 258:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c **** }
 261:Core/Src/tim.c **** /* TIM13 init function */
 262:Core/Src/tim.c **** void MX_TIM13_Init(void)
 263:Core/Src/tim.c **** {
 264:Core/Src/tim.c **** 
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 0 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 0 */
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 1 */
 274:Core/Src/tim.c ****   htim13.Instance = TIM13;
 275:Core/Src/tim.c ****   htim13.Init.Prescaler = 0;
 276:Core/Src/tim.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 277:Core/Src/tim.c ****   htim13.Init.Period = 65535;
 278:Core/Src/tim.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 279:Core/Src/tim.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 280:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 281:Core/Src/tim.c ****   {
 282:Core/Src/tim.c ****     Error_Handler();
 283:Core/Src/tim.c ****   }
 284:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 285:Core/Src/tim.c ****   {
 286:Core/Src/tim.c ****     Error_Handler();
 287:Core/Src/tim.c ****   }
 288:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 289:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 290:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 291:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 292:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 293:Core/Src/tim.c ****   {
 294:Core/Src/tim.c ****     Error_Handler();
 295:Core/Src/tim.c ****   }
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 2 */
 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 2 */
 299:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim13);
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c **** }
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 304:Core/Src/tim.c **** {
  94              		.loc 1 304 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 16
  97              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 8


  98              		@ link register save eliminated.
  99              		.loc 1 304 1 is_stmt 0 view .LVU20
 100 0000 84B0     		sub	sp, sp, #16
 101              	.LCFI1:
 102              		.cfi_def_cfa_offset 16
 305:Core/Src/tim.c **** 
 306:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 103              		.loc 1 306 3 is_stmt 1 view .LVU21
 104              		.loc 1 306 19 is_stmt 0 view .LVU22
 105 0002 0368     		ldr	r3, [r0]
 106              		.loc 1 306 5 view .LVU23
 107 0004 B3F1804F 		cmp	r3, #1073741824
 108 0008 15D0     		beq	.L13
 307:Core/Src/tim.c ****   {
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 311:Core/Src/tim.c ****     /* TIM2 clock enable */
 312:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 316:Core/Src/tim.c ****   }
 317:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 109              		.loc 1 317 8 is_stmt 1 view .LVU24
 110              		.loc 1 317 10 is_stmt 0 view .LVU25
 111 000a 1F4A     		ldr	r2, .L16
 112 000c 9342     		cmp	r3, r2
 113 000e 20D0     		beq	.L14
 318:Core/Src/tim.c ****   {
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 322:Core/Src/tim.c ****     /* TIM3 clock enable */
 323:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 324:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 327:Core/Src/tim.c ****   }
 328:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 114              		.loc 1 328 8 is_stmt 1 view .LVU26
 115              		.loc 1 328 10 is_stmt 0 view .LVU27
 116 0010 1E4A     		ldr	r2, .L16+4
 117 0012 9342     		cmp	r3, r2
 118 0014 2AD0     		beq	.L15
 329:Core/Src/tim.c ****   {
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 333:Core/Src/tim.c ****     /* TIM4 clock enable */
 334:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 335:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 338:Core/Src/tim.c ****   }
 339:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM12)
 119              		.loc 1 339 8 is_stmt 1 view .LVU28
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 9


 120              		.loc 1 339 10 is_stmt 0 view .LVU29
 121 0016 1E4A     		ldr	r2, .L16+8
 122 0018 9342     		cmp	r3, r2
 123 001a 18D1     		bne	.L7
 340:Core/Src/tim.c ****   {
 341:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
 344:Core/Src/tim.c ****     /* TIM12 clock enable */
 345:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 124              		.loc 1 345 5 is_stmt 1 view .LVU30
 125              	.LBB2:
 126              		.loc 1 345 5 view .LVU31
 127 001c 0023     		movs	r3, #0
 128 001e 0393     		str	r3, [sp, #12]
 129              		.loc 1 345 5 view .LVU32
 130 0020 1C4B     		ldr	r3, .L16+12
 131 0022 1A6C     		ldr	r2, [r3, #64]
 132 0024 42F04002 		orr	r2, r2, #64
 133 0028 1A64     		str	r2, [r3, #64]
 134              		.loc 1 345 5 view .LVU33
 135 002a 1B6C     		ldr	r3, [r3, #64]
 136 002c 03F04003 		and	r3, r3, #64
 137 0030 0393     		str	r3, [sp, #12]
 138              		.loc 1 345 5 view .LVU34
 139 0032 039B     		ldr	r3, [sp, #12]
 140              	.LBE2:
 141              		.loc 1 345 5 view .LVU35
 346:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 349:Core/Src/tim.c ****   }
 350:Core/Src/tim.c **** }
 142              		.loc 1 350 1 is_stmt 0 view .LVU36
 143 0034 0BE0     		b	.L7
 144              	.L13:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 145              		.loc 1 312 5 is_stmt 1 view .LVU37
 146              	.LBB3:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 147              		.loc 1 312 5 view .LVU38
 148 0036 0023     		movs	r3, #0
 149 0038 0093     		str	r3, [sp]
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 150              		.loc 1 312 5 view .LVU39
 151 003a 164B     		ldr	r3, .L16+12
 152 003c 1A6C     		ldr	r2, [r3, #64]
 153 003e 42F00102 		orr	r2, r2, #1
 154 0042 1A64     		str	r2, [r3, #64]
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 155              		.loc 1 312 5 view .LVU40
 156 0044 1B6C     		ldr	r3, [r3, #64]
 157 0046 03F00103 		and	r3, r3, #1
 158 004a 0093     		str	r3, [sp]
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 159              		.loc 1 312 5 view .LVU41
 160 004c 009B     		ldr	r3, [sp]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 10


 161              	.LBE3:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 162              		.loc 1 312 5 view .LVU42
 163              	.L7:
 164              		.loc 1 350 1 is_stmt 0 view .LVU43
 165 004e 04B0     		add	sp, sp, #16
 166              	.LCFI2:
 167              		.cfi_remember_state
 168              		.cfi_def_cfa_offset 0
 169              		@ sp needed
 170 0050 7047     		bx	lr
 171              	.L14:
 172              	.LCFI3:
 173              		.cfi_restore_state
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 174              		.loc 1 323 5 is_stmt 1 view .LVU44
 175              	.LBB4:
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 176              		.loc 1 323 5 view .LVU45
 177 0052 0023     		movs	r3, #0
 178 0054 0193     		str	r3, [sp, #4]
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 179              		.loc 1 323 5 view .LVU46
 180 0056 0F4B     		ldr	r3, .L16+12
 181 0058 1A6C     		ldr	r2, [r3, #64]
 182 005a 42F00202 		orr	r2, r2, #2
 183 005e 1A64     		str	r2, [r3, #64]
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 184              		.loc 1 323 5 view .LVU47
 185 0060 1B6C     		ldr	r3, [r3, #64]
 186 0062 03F00203 		and	r3, r3, #2
 187 0066 0193     		str	r3, [sp, #4]
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 188              		.loc 1 323 5 view .LVU48
 189 0068 019B     		ldr	r3, [sp, #4]
 190              	.LBE4:
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 191              		.loc 1 323 5 view .LVU49
 192 006a F0E7     		b	.L7
 193              	.L15:
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 194              		.loc 1 334 5 view .LVU50
 195              	.LBB5:
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 196              		.loc 1 334 5 view .LVU51
 197 006c 0023     		movs	r3, #0
 198 006e 0293     		str	r3, [sp, #8]
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 199              		.loc 1 334 5 view .LVU52
 200 0070 084B     		ldr	r3, .L16+12
 201 0072 1A6C     		ldr	r2, [r3, #64]
 202 0074 42F00402 		orr	r2, r2, #4
 203 0078 1A64     		str	r2, [r3, #64]
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 204              		.loc 1 334 5 view .LVU53
 205 007a 1B6C     		ldr	r3, [r3, #64]
 206 007c 03F00403 		and	r3, r3, #4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 11


 207 0080 0293     		str	r3, [sp, #8]
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 208              		.loc 1 334 5 view .LVU54
 209 0082 029B     		ldr	r3, [sp, #8]
 210              	.LBE5:
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 211              		.loc 1 334 5 view .LVU55
 212 0084 E3E7     		b	.L7
 213              	.L17:
 214 0086 00BF     		.align	2
 215              	.L16:
 216 0088 00040040 		.word	1073742848
 217 008c 00080040 		.word	1073743872
 218 0090 00180040 		.word	1073747968
 219 0094 00380240 		.word	1073887232
 220              		.cfi_endproc
 221              	.LFE245:
 223              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 224              		.align	1
 225              		.global	HAL_TIM_Base_MspInit
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	HAL_TIM_Base_MspInit:
 231              	.LVL3:
 232              	.LFB246:
 351:Core/Src/tim.c **** 
 352:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 353:Core/Src/tim.c **** {
 233              		.loc 1 353 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 8
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		.loc 1 353 1 is_stmt 0 view .LVU57
 238 0000 00B5     		push	{lr}
 239              	.LCFI4:
 240              		.cfi_def_cfa_offset 4
 241              		.cfi_offset 14, -4
 242 0002 83B0     		sub	sp, sp, #12
 243              	.LCFI5:
 244              		.cfi_def_cfa_offset 16
 354:Core/Src/tim.c **** 
 355:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM10)
 245              		.loc 1 355 3 is_stmt 1 view .LVU58
 246              		.loc 1 355 20 is_stmt 0 view .LVU59
 247 0004 0368     		ldr	r3, [r0]
 248              		.loc 1 355 5 view .LVU60
 249 0006 154A     		ldr	r2, .L24
 250 0008 9342     		cmp	r3, r2
 251 000a 05D0     		beq	.L22
 356:Core/Src/tim.c ****   {
 357:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 360:Core/Src/tim.c ****     /* TIM10 clock enable */
 361:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 362:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 12


 363:Core/Src/tim.c ****     /* TIM10 interrupt Init */
 364:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 365:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 366:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 369:Core/Src/tim.c ****   }
 370:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM13)
 252              		.loc 1 370 8 is_stmt 1 view .LVU61
 253              		.loc 1 370 10 is_stmt 0 view .LVU62
 254 000c 144A     		ldr	r2, .L24+4
 255 000e 9342     		cmp	r3, r2
 256 0010 16D0     		beq	.L23
 257              	.LVL4:
 258              	.L18:
 371:Core/Src/tim.c ****   {
 372:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 373:Core/Src/tim.c **** 
 374:Core/Src/tim.c ****   /* USER CODE END TIM13_MspInit 0 */
 375:Core/Src/tim.c ****     /* TIM13 clock enable */
 376:Core/Src/tim.c ****     __HAL_RCC_TIM13_CLK_ENABLE();
 377:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 378:Core/Src/tim.c **** 
 379:Core/Src/tim.c ****   /* USER CODE END TIM13_MspInit 1 */
 380:Core/Src/tim.c ****   }
 381:Core/Src/tim.c **** }
 259              		.loc 1 381 1 view .LVU63
 260 0012 03B0     		add	sp, sp, #12
 261              	.LCFI6:
 262              		.cfi_remember_state
 263              		.cfi_def_cfa_offset 4
 264              		@ sp needed
 265 0014 5DF804FB 		ldr	pc, [sp], #4
 266              	.LVL5:
 267              	.L22:
 268              	.LCFI7:
 269              		.cfi_restore_state
 361:Core/Src/tim.c **** 
 270              		.loc 1 361 5 is_stmt 1 view .LVU64
 271              	.LBB6:
 361:Core/Src/tim.c **** 
 272              		.loc 1 361 5 view .LVU65
 273 0018 0021     		movs	r1, #0
 274 001a 0091     		str	r1, [sp]
 361:Core/Src/tim.c **** 
 275              		.loc 1 361 5 view .LVU66
 276 001c 114B     		ldr	r3, .L24+8
 277 001e 5A6C     		ldr	r2, [r3, #68]
 278 0020 42F40032 		orr	r2, r2, #131072
 279 0024 5A64     		str	r2, [r3, #68]
 361:Core/Src/tim.c **** 
 280              		.loc 1 361 5 view .LVU67
 281 0026 5B6C     		ldr	r3, [r3, #68]
 282 0028 03F40033 		and	r3, r3, #131072
 283 002c 0093     		str	r3, [sp]
 361:Core/Src/tim.c **** 
 284              		.loc 1 361 5 view .LVU68
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 13


 285 002e 009B     		ldr	r3, [sp]
 286              	.LBE6:
 361:Core/Src/tim.c **** 
 287              		.loc 1 361 5 view .LVU69
 364:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 288              		.loc 1 364 5 view .LVU70
 289 0030 0A46     		mov	r2, r1
 290 0032 1920     		movs	r0, #25
 291              	.LVL6:
 364:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 292              		.loc 1 364 5 is_stmt 0 view .LVU71
 293 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 294              	.LVL7:
 365:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 295              		.loc 1 365 5 is_stmt 1 view .LVU72
 296 0038 1920     		movs	r0, #25
 297 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 298              	.LVL8:
 299 003e E8E7     		b	.L18
 300              	.LVL9:
 301              	.L23:
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 302              		.loc 1 376 5 view .LVU73
 303              	.LBB7:
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 304              		.loc 1 376 5 view .LVU74
 305 0040 0023     		movs	r3, #0
 306 0042 0193     		str	r3, [sp, #4]
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 307              		.loc 1 376 5 view .LVU75
 308 0044 074B     		ldr	r3, .L24+8
 309 0046 1A6C     		ldr	r2, [r3, #64]
 310 0048 42F08002 		orr	r2, r2, #128
 311 004c 1A64     		str	r2, [r3, #64]
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 312              		.loc 1 376 5 view .LVU76
 313 004e 1B6C     		ldr	r3, [r3, #64]
 314 0050 03F08003 		and	r3, r3, #128
 315 0054 0193     		str	r3, [sp, #4]
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 316              		.loc 1 376 5 view .LVU77
 317 0056 019B     		ldr	r3, [sp, #4]
 318              	.LBE7:
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 319              		.loc 1 376 5 view .LVU78
 320              		.loc 1 381 1 is_stmt 0 view .LVU79
 321 0058 DBE7     		b	.L18
 322              	.L25:
 323 005a 00BF     		.align	2
 324              	.L24:
 325 005c 00440140 		.word	1073824768
 326 0060 001C0040 		.word	1073748992
 327 0064 00380240 		.word	1073887232
 328              		.cfi_endproc
 329              	.LFE246:
 331              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 332              		.align	1
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 14


 333              		.global	HAL_TIM_MspPostInit
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	HAL_TIM_MspPostInit:
 339              	.LVL10:
 340              	.LFB247:
 382:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 383:Core/Src/tim.c **** {
 341              		.loc 1 383 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 48
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		.loc 1 383 1 is_stmt 0 view .LVU81
 346 0000 30B5     		push	{r4, r5, lr}
 347              	.LCFI8:
 348              		.cfi_def_cfa_offset 12
 349              		.cfi_offset 4, -12
 350              		.cfi_offset 5, -8
 351              		.cfi_offset 14, -4
 352 0002 8DB0     		sub	sp, sp, #52
 353              	.LCFI9:
 354              		.cfi_def_cfa_offset 64
 384:Core/Src/tim.c **** 
 385:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 355              		.loc 1 385 3 is_stmt 1 view .LVU82
 356              		.loc 1 385 20 is_stmt 0 view .LVU83
 357 0004 0023     		movs	r3, #0
 358 0006 0793     		str	r3, [sp, #28]
 359 0008 0893     		str	r3, [sp, #32]
 360 000a 0993     		str	r3, [sp, #36]
 361 000c 0A93     		str	r3, [sp, #40]
 362 000e 0B93     		str	r3, [sp, #44]
 386:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 363              		.loc 1 386 3 is_stmt 1 view .LVU84
 364              		.loc 1 386 15 is_stmt 0 view .LVU85
 365 0010 0368     		ldr	r3, [r0]
 366              		.loc 1 386 5 view .LVU86
 367 0012 B3F1804F 		cmp	r3, #1073741824
 368 0016 0DD0     		beq	.L33
 387:Core/Src/tim.c ****   {
 388:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 391:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 392:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 393:Core/Src/tim.c ****     PB2     ------> TIM2_CH4
 394:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 395:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 396:Core/Src/tim.c ****     PB8     ------> TIM2_CH1
 397:Core/Src/tim.c ****     */
 398:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR2B_Pin|MOTOR2A_Pin|MOTOR3B_Pin|BACK_DRIBBLER_A_Pin;
 399:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 400:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 401:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 402:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 403:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 15


 404:Core/Src/tim.c **** 
 405:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 406:Core/Src/tim.c **** 
 407:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 408:Core/Src/tim.c ****   }
 409:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 369              		.loc 1 409 8 is_stmt 1 view .LVU87
 370              		.loc 1 409 10 is_stmt 0 view .LVU88
 371 0018 4B4A     		ldr	r2, .L38
 372 001a 9342     		cmp	r3, r2
 373 001c 22D0     		beq	.L34
 410:Core/Src/tim.c ****   {
 411:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 414:Core/Src/tim.c **** 
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 416:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 417:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 418:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 419:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 420:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 421:Core/Src/tim.c ****     */
 422:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR4A_Pin|MOTOR4B_Pin;
 423:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 424:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 425:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 426:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 427:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 428:Core/Src/tim.c **** 
 429:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR3A_Pin;
 430:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 431:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 433:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 434:Core/Src/tim.c ****     HAL_GPIO_Init(MOTOR3A_GPIO_Port, &GPIO_InitStruct);
 435:Core/Src/tim.c **** 
 436:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 437:Core/Src/tim.c **** 
 438:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 439:Core/Src/tim.c ****   }
 440:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 374              		.loc 1 440 8 is_stmt 1 view .LVU89
 375              		.loc 1 440 10 is_stmt 0 view .LVU90
 376 001e 4B4A     		ldr	r2, .L38+4
 377 0020 9342     		cmp	r3, r2
 378 0022 4AD0     		beq	.L35
 441:Core/Src/tim.c ****   {
 442:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 443:Core/Src/tim.c **** 
 444:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 445:Core/Src/tim.c **** 
 446:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 447:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 448:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 449:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 450:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 16


 451:Core/Src/tim.c ****     */
 452:Core/Src/tim.c ****     GPIO_InitStruct.Pin = FRONT_DRIBBLER_A_Pin|FRONT_DRIBBLER_B_Pin|BACK_DRIBBLER_B_Pin;
 453:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 454:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 455:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 456:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 457:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 458:Core/Src/tim.c **** 
 459:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 462:Core/Src/tim.c ****   }
 463:Core/Src/tim.c ****   else if(timHandle->Instance==TIM12)
 379              		.loc 1 463 8 is_stmt 1 view .LVU91
 380              		.loc 1 463 10 is_stmt 0 view .LVU92
 381 0024 4A4A     		ldr	r2, .L38+8
 382 0026 9342     		cmp	r3, r2
 383 0028 5ED0     		beq	.L36
 464:Core/Src/tim.c ****   {
 465:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 466:Core/Src/tim.c **** 
 467:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 468:Core/Src/tim.c **** 
 469:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 470:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 471:Core/Src/tim.c ****     PB14     ------> TIM12_CH1
 472:Core/Src/tim.c ****     PB15     ------> TIM12_CH2
 473:Core/Src/tim.c ****     */
 474:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR1B_Pin|MOTOR1A_Pin;
 475:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 476:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 477:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 478:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 479:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 482:Core/Src/tim.c **** 
 483:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 484:Core/Src/tim.c ****   }
 485:Core/Src/tim.c ****   else if(timHandle->Instance==TIM13)
 384              		.loc 1 485 8 is_stmt 1 view .LVU93
 385              		.loc 1 485 10 is_stmt 0 view .LVU94
 386 002a 4A4A     		ldr	r2, .L38+12
 387 002c 9342     		cmp	r3, r2
 388 002e 73D0     		beq	.L37
 389              	.LVL11:
 390              	.L26:
 486:Core/Src/tim.c ****   {
 487:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspPostInit 0 */
 488:Core/Src/tim.c **** 
 489:Core/Src/tim.c ****   /* USER CODE END TIM13_MspPostInit 0 */
 490:Core/Src/tim.c **** 
 491:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 492:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 493:Core/Src/tim.c ****     PA6     ------> TIM13_CH1
 494:Core/Src/tim.c ****     */
 495:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LED_H_Pin;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 17


 496:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 498:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 499:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 500:Core/Src/tim.c ****     HAL_GPIO_Init(LED_H_GPIO_Port, &GPIO_InitStruct);
 501:Core/Src/tim.c **** 
 502:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspPostInit 1 */
 503:Core/Src/tim.c **** 
 504:Core/Src/tim.c ****   /* USER CODE END TIM13_MspPostInit 1 */
 505:Core/Src/tim.c ****   }
 506:Core/Src/tim.c **** 
 507:Core/Src/tim.c **** }
 391              		.loc 1 507 1 view .LVU95
 392 0030 0DB0     		add	sp, sp, #52
 393              	.LCFI10:
 394              		.cfi_remember_state
 395              		.cfi_def_cfa_offset 12
 396              		@ sp needed
 397 0032 30BD     		pop	{r4, r5, pc}
 398              	.LVL12:
 399              	.L33:
 400              	.LCFI11:
 401              		.cfi_restore_state
 391:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 402              		.loc 1 391 5 is_stmt 1 view .LVU96
 403              	.LBB8:
 391:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 404              		.loc 1 391 5 view .LVU97
 405 0034 0023     		movs	r3, #0
 406 0036 0193     		str	r3, [sp, #4]
 391:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 407              		.loc 1 391 5 view .LVU98
 408 0038 474B     		ldr	r3, .L38+16
 409 003a 1A6B     		ldr	r2, [r3, #48]
 410 003c 42F00202 		orr	r2, r2, #2
 411 0040 1A63     		str	r2, [r3, #48]
 391:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 412              		.loc 1 391 5 view .LVU99
 413 0042 1B6B     		ldr	r3, [r3, #48]
 414 0044 03F00203 		and	r3, r3, #2
 415 0048 0193     		str	r3, [sp, #4]
 391:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 416              		.loc 1 391 5 view .LVU100
 417 004a 019B     		ldr	r3, [sp, #4]
 418              	.LBE8:
 391:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 419              		.loc 1 391 5 view .LVU101
 398:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 420              		.loc 1 398 5 view .LVU102
 398:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 421              		.loc 1 398 25 is_stmt 0 view .LVU103
 422 004c 40F20C53 		movw	r3, #1292
 423 0050 0793     		str	r3, [sp, #28]
 399:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 424              		.loc 1 399 5 is_stmt 1 view .LVU104
 399:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 425              		.loc 1 399 26 is_stmt 0 view .LVU105
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 18


 426 0052 0223     		movs	r3, #2
 427 0054 0893     		str	r3, [sp, #32]
 400:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 428              		.loc 1 400 5 is_stmt 1 view .LVU106
 401:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 429              		.loc 1 401 5 view .LVU107
 402:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 430              		.loc 1 402 5 view .LVU108
 402:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 431              		.loc 1 402 31 is_stmt 0 view .LVU109
 432 0056 0123     		movs	r3, #1
 433 0058 0B93     		str	r3, [sp, #44]
 403:Core/Src/tim.c **** 
 434              		.loc 1 403 5 is_stmt 1 view .LVU110
 435 005a 07A9     		add	r1, sp, #28
 436 005c 3F48     		ldr	r0, .L38+20
 437              	.LVL13:
 403:Core/Src/tim.c **** 
 438              		.loc 1 403 5 is_stmt 0 view .LVU111
 439 005e FFF7FEFF 		bl	HAL_GPIO_Init
 440              	.LVL14:
 441 0062 E5E7     		b	.L26
 442              	.LVL15:
 443              	.L34:
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 444              		.loc 1 415 5 is_stmt 1 view .LVU112
 445              	.LBB9:
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 446              		.loc 1 415 5 view .LVU113
 447 0064 0025     		movs	r5, #0
 448 0066 0295     		str	r5, [sp, #8]
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 449              		.loc 1 415 5 view .LVU114
 450 0068 3B4B     		ldr	r3, .L38+16
 451 006a 1A6B     		ldr	r2, [r3, #48]
 452 006c 42F00402 		orr	r2, r2, #4
 453 0070 1A63     		str	r2, [r3, #48]
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 454              		.loc 1 415 5 view .LVU115
 455 0072 1A6B     		ldr	r2, [r3, #48]
 456 0074 02F00402 		and	r2, r2, #4
 457 0078 0292     		str	r2, [sp, #8]
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 458              		.loc 1 415 5 view .LVU116
 459 007a 029A     		ldr	r2, [sp, #8]
 460              	.LBE9:
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 461              		.loc 1 415 5 view .LVU117
 416:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 462              		.loc 1 416 5 view .LVU118
 463              	.LBB10:
 416:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 464              		.loc 1 416 5 view .LVU119
 465 007c 0395     		str	r5, [sp, #12]
 416:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 466              		.loc 1 416 5 view .LVU120
 467 007e 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 19


 468 0080 42F00202 		orr	r2, r2, #2
 469 0084 1A63     		str	r2, [r3, #48]
 416:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 470              		.loc 1 416 5 view .LVU121
 471 0086 1B6B     		ldr	r3, [r3, #48]
 472 0088 03F00203 		and	r3, r3, #2
 473 008c 0393     		str	r3, [sp, #12]
 416:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 474              		.loc 1 416 5 view .LVU122
 475 008e 039B     		ldr	r3, [sp, #12]
 476              	.LBE10:
 416:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 477              		.loc 1 416 5 view .LVU123
 422:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 478              		.loc 1 422 5 view .LVU124
 422:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 479              		.loc 1 422 25 is_stmt 0 view .LVU125
 480 0090 4FF4A073 		mov	r3, #320
 481 0094 0793     		str	r3, [sp, #28]
 423:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 482              		.loc 1 423 5 is_stmt 1 view .LVU126
 423:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 483              		.loc 1 423 26 is_stmt 0 view .LVU127
 484 0096 0224     		movs	r4, #2
 485 0098 0894     		str	r4, [sp, #32]
 424:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 486              		.loc 1 424 5 is_stmt 1 view .LVU128
 425:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 487              		.loc 1 425 5 view .LVU129
 426:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 488              		.loc 1 426 5 view .LVU130
 426:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 489              		.loc 1 426 31 is_stmt 0 view .LVU131
 490 009a 0B94     		str	r4, [sp, #44]
 427:Core/Src/tim.c **** 
 491              		.loc 1 427 5 is_stmt 1 view .LVU132
 492 009c 07A9     		add	r1, sp, #28
 493 009e 3048     		ldr	r0, .L38+24
 494              	.LVL16:
 427:Core/Src/tim.c **** 
 495              		.loc 1 427 5 is_stmt 0 view .LVU133
 496 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 497              	.LVL17:
 429:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 498              		.loc 1 429 5 is_stmt 1 view .LVU134
 429:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 499              		.loc 1 429 25 is_stmt 0 view .LVU135
 500 00a4 2023     		movs	r3, #32
 501 00a6 0793     		str	r3, [sp, #28]
 430:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 502              		.loc 1 430 5 is_stmt 1 view .LVU136
 430:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 503              		.loc 1 430 26 is_stmt 0 view .LVU137
 504 00a8 0894     		str	r4, [sp, #32]
 431:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 505              		.loc 1 431 5 is_stmt 1 view .LVU138
 431:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 20


 506              		.loc 1 431 26 is_stmt 0 view .LVU139
 507 00aa 0995     		str	r5, [sp, #36]
 432:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 508              		.loc 1 432 5 is_stmt 1 view .LVU140
 432:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 509              		.loc 1 432 27 is_stmt 0 view .LVU141
 510 00ac 0A95     		str	r5, [sp, #40]
 433:Core/Src/tim.c ****     HAL_GPIO_Init(MOTOR3A_GPIO_Port, &GPIO_InitStruct);
 511              		.loc 1 433 5 is_stmt 1 view .LVU142
 433:Core/Src/tim.c ****     HAL_GPIO_Init(MOTOR3A_GPIO_Port, &GPIO_InitStruct);
 512              		.loc 1 433 31 is_stmt 0 view .LVU143
 513 00ae 0B94     		str	r4, [sp, #44]
 434:Core/Src/tim.c **** 
 514              		.loc 1 434 5 is_stmt 1 view .LVU144
 515 00b0 07A9     		add	r1, sp, #28
 516 00b2 2A48     		ldr	r0, .L38+20
 517 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 518              	.LVL18:
 519 00b8 BAE7     		b	.L26
 520              	.LVL19:
 521              	.L35:
 446:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 522              		.loc 1 446 5 view .LVU145
 523              	.LBB11:
 446:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 524              		.loc 1 446 5 view .LVU146
 525 00ba 0023     		movs	r3, #0
 526 00bc 0493     		str	r3, [sp, #16]
 446:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 527              		.loc 1 446 5 view .LVU147
 528 00be 264B     		ldr	r3, .L38+16
 529 00c0 1A6B     		ldr	r2, [r3, #48]
 530 00c2 42F00202 		orr	r2, r2, #2
 531 00c6 1A63     		str	r2, [r3, #48]
 446:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 532              		.loc 1 446 5 view .LVU148
 533 00c8 1B6B     		ldr	r3, [r3, #48]
 534 00ca 03F00203 		and	r3, r3, #2
 535 00ce 0493     		str	r3, [sp, #16]
 446:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 536              		.loc 1 446 5 view .LVU149
 537 00d0 049B     		ldr	r3, [sp, #16]
 538              	.LBE11:
 446:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 539              		.loc 1 446 5 view .LVU150
 452:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 540              		.loc 1 452 5 view .LVU151
 452:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 541              		.loc 1 452 25 is_stmt 0 view .LVU152
 542 00d2 4FF43073 		mov	r3, #704
 543 00d6 0793     		str	r3, [sp, #28]
 453:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 544              		.loc 1 453 5 is_stmt 1 view .LVU153
 453:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 545              		.loc 1 453 26 is_stmt 0 view .LVU154
 546 00d8 0223     		movs	r3, #2
 547 00da 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 21


 454:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 548              		.loc 1 454 5 is_stmt 1 view .LVU155
 455:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 549              		.loc 1 455 5 view .LVU156
 456:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 550              		.loc 1 456 5 view .LVU157
 456:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 551              		.loc 1 456 31 is_stmt 0 view .LVU158
 552 00dc 0B93     		str	r3, [sp, #44]
 457:Core/Src/tim.c **** 
 553              		.loc 1 457 5 is_stmt 1 view .LVU159
 554 00de 07A9     		add	r1, sp, #28
 555 00e0 1E48     		ldr	r0, .L38+20
 556              	.LVL20:
 457:Core/Src/tim.c **** 
 557              		.loc 1 457 5 is_stmt 0 view .LVU160
 558 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 559              	.LVL21:
 560 00e6 A3E7     		b	.L26
 561              	.LVL22:
 562              	.L36:
 469:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 563              		.loc 1 469 5 is_stmt 1 view .LVU161
 564              	.LBB12:
 469:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 565              		.loc 1 469 5 view .LVU162
 566 00e8 0023     		movs	r3, #0
 567 00ea 0593     		str	r3, [sp, #20]
 469:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 568              		.loc 1 469 5 view .LVU163
 569 00ec 1A4B     		ldr	r3, .L38+16
 570 00ee 1A6B     		ldr	r2, [r3, #48]
 571 00f0 42F00202 		orr	r2, r2, #2
 572 00f4 1A63     		str	r2, [r3, #48]
 469:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 573              		.loc 1 469 5 view .LVU164
 574 00f6 1B6B     		ldr	r3, [r3, #48]
 575 00f8 03F00203 		and	r3, r3, #2
 576 00fc 0593     		str	r3, [sp, #20]
 469:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 577              		.loc 1 469 5 view .LVU165
 578 00fe 059B     		ldr	r3, [sp, #20]
 579              	.LBE12:
 469:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 580              		.loc 1 469 5 view .LVU166
 474:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 581              		.loc 1 474 5 view .LVU167
 474:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 582              		.loc 1 474 25 is_stmt 0 view .LVU168
 583 0100 4FF44043 		mov	r3, #49152
 584 0104 0793     		str	r3, [sp, #28]
 475:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 585              		.loc 1 475 5 is_stmt 1 view .LVU169
 475:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 586              		.loc 1 475 26 is_stmt 0 view .LVU170
 587 0106 0223     		movs	r3, #2
 588 0108 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 22


 476:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 589              		.loc 1 476 5 is_stmt 1 view .LVU171
 477:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 590              		.loc 1 477 5 view .LVU172
 478:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 591              		.loc 1 478 5 view .LVU173
 478:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 592              		.loc 1 478 31 is_stmt 0 view .LVU174
 593 010a 0923     		movs	r3, #9
 594 010c 0B93     		str	r3, [sp, #44]
 479:Core/Src/tim.c **** 
 595              		.loc 1 479 5 is_stmt 1 view .LVU175
 596 010e 07A9     		add	r1, sp, #28
 597 0110 1248     		ldr	r0, .L38+20
 598              	.LVL23:
 479:Core/Src/tim.c **** 
 599              		.loc 1 479 5 is_stmt 0 view .LVU176
 600 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 601              	.LVL24:
 602 0116 8BE7     		b	.L26
 603              	.LVL25:
 604              	.L37:
 491:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 605              		.loc 1 491 5 is_stmt 1 view .LVU177
 606              	.LBB13:
 491:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 607              		.loc 1 491 5 view .LVU178
 608 0118 0023     		movs	r3, #0
 609 011a 0693     		str	r3, [sp, #24]
 491:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 610              		.loc 1 491 5 view .LVU179
 611 011c 0E4B     		ldr	r3, .L38+16
 612 011e 1A6B     		ldr	r2, [r3, #48]
 613 0120 42F00102 		orr	r2, r2, #1
 614 0124 1A63     		str	r2, [r3, #48]
 491:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 615              		.loc 1 491 5 view .LVU180
 616 0126 1B6B     		ldr	r3, [r3, #48]
 617 0128 03F00103 		and	r3, r3, #1
 618 012c 0693     		str	r3, [sp, #24]
 491:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 619              		.loc 1 491 5 view .LVU181
 620 012e 069B     		ldr	r3, [sp, #24]
 621              	.LBE13:
 491:Core/Src/tim.c ****     /**TIM13 GPIO Configuration
 622              		.loc 1 491 5 view .LVU182
 495:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 623              		.loc 1 495 5 view .LVU183
 495:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 624              		.loc 1 495 25 is_stmt 0 view .LVU184
 625 0130 4023     		movs	r3, #64
 626 0132 0793     		str	r3, [sp, #28]
 496:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 627              		.loc 1 496 5 is_stmt 1 view .LVU185
 496:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 628              		.loc 1 496 26 is_stmt 0 view .LVU186
 629 0134 0223     		movs	r3, #2
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 23


 630 0136 0893     		str	r3, [sp, #32]
 497:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 631              		.loc 1 497 5 is_stmt 1 view .LVU187
 498:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 632              		.loc 1 498 5 view .LVU188
 499:Core/Src/tim.c ****     HAL_GPIO_Init(LED_H_GPIO_Port, &GPIO_InitStruct);
 633              		.loc 1 499 5 view .LVU189
 499:Core/Src/tim.c ****     HAL_GPIO_Init(LED_H_GPIO_Port, &GPIO_InitStruct);
 634              		.loc 1 499 31 is_stmt 0 view .LVU190
 635 0138 0923     		movs	r3, #9
 636 013a 0B93     		str	r3, [sp, #44]
 500:Core/Src/tim.c **** 
 637              		.loc 1 500 5 is_stmt 1 view .LVU191
 638 013c 07A9     		add	r1, sp, #28
 639 013e 0948     		ldr	r0, .L38+28
 640              	.LVL26:
 500:Core/Src/tim.c **** 
 641              		.loc 1 500 5 is_stmt 0 view .LVU192
 642 0140 FFF7FEFF 		bl	HAL_GPIO_Init
 643              	.LVL27:
 644              		.loc 1 507 1 view .LVU193
 645 0144 74E7     		b	.L26
 646              	.L39:
 647 0146 00BF     		.align	2
 648              	.L38:
 649 0148 00040040 		.word	1073742848
 650 014c 00080040 		.word	1073743872
 651 0150 00180040 		.word	1073747968
 652 0154 001C0040 		.word	1073748992
 653 0158 00380240 		.word	1073887232
 654 015c 00040240 		.word	1073873920
 655 0160 00080240 		.word	1073874944
 656 0164 00000240 		.word	1073872896
 657              		.cfi_endproc
 658              	.LFE247:
 660              		.section	.text.MX_TIM2_Init,"ax",%progbits
 661              		.align	1
 662              		.global	MX_TIM2_Init
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 667              	MX_TIM2_Init:
 668              	.LFB239:
  36:Core/Src/tim.c **** 
 669              		.loc 1 36 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 40
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673 0000 00B5     		push	{lr}
 674              	.LCFI12:
 675              		.cfi_def_cfa_offset 4
 676              		.cfi_offset 14, -4
 677 0002 8BB0     		sub	sp, sp, #44
 678              	.LCFI13:
 679              		.cfi_def_cfa_offset 48
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 680              		.loc 1 42 3 view .LVU195
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 24


  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 681              		.loc 1 42 27 is_stmt 0 view .LVU196
 682 0004 0023     		movs	r3, #0
 683 0006 0893     		str	r3, [sp, #32]
 684 0008 0993     		str	r3, [sp, #36]
  43:Core/Src/tim.c **** 
 685              		.loc 1 43 3 is_stmt 1 view .LVU197
  43:Core/Src/tim.c **** 
 686              		.loc 1 43 22 is_stmt 0 view .LVU198
 687 000a 0193     		str	r3, [sp, #4]
 688 000c 0293     		str	r3, [sp, #8]
 689 000e 0393     		str	r3, [sp, #12]
 690 0010 0493     		str	r3, [sp, #16]
 691 0012 0593     		str	r3, [sp, #20]
 692 0014 0693     		str	r3, [sp, #24]
 693 0016 0793     		str	r3, [sp, #28]
  48:Core/Src/tim.c ****   htim2.Init.Prescaler = 1;
 694              		.loc 1 48 3 is_stmt 1 view .LVU199
  48:Core/Src/tim.c ****   htim2.Init.Prescaler = 1;
 695              		.loc 1 48 18 is_stmt 0 view .LVU200
 696 0018 2648     		ldr	r0, .L54
 697 001a 4FF08042 		mov	r2, #1073741824
 698 001e 0260     		str	r2, [r0]
  49:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 699              		.loc 1 49 3 is_stmt 1 view .LVU201
  49:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 700              		.loc 1 49 24 is_stmt 0 view .LVU202
 701 0020 0122     		movs	r2, #1
 702 0022 4260     		str	r2, [r0, #4]
  50:Core/Src/tim.c ****   htim2.Init.Period = 899;
 703              		.loc 1 50 3 is_stmt 1 view .LVU203
  50:Core/Src/tim.c ****   htim2.Init.Period = 899;
 704              		.loc 1 50 26 is_stmt 0 view .LVU204
 705 0024 8360     		str	r3, [r0, #8]
  51:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 706              		.loc 1 51 3 is_stmt 1 view .LVU205
  51:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 707              		.loc 1 51 21 is_stmt 0 view .LVU206
 708 0026 40F28332 		movw	r2, #899
 709 002a C260     		str	r2, [r0, #12]
  52:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 710              		.loc 1 52 3 is_stmt 1 view .LVU207
  52:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 711              		.loc 1 52 28 is_stmt 0 view .LVU208
 712 002c 0361     		str	r3, [r0, #16]
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 713              		.loc 1 53 3 is_stmt 1 view .LVU209
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 714              		.loc 1 53 32 is_stmt 0 view .LVU210
 715 002e 8361     		str	r3, [r0, #24]
  54:Core/Src/tim.c ****   {
 716              		.loc 1 54 3 is_stmt 1 view .LVU211
  54:Core/Src/tim.c ****   {
 717              		.loc 1 54 7 is_stmt 0 view .LVU212
 718 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 719              	.LVL28:
  54:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 25


 720              		.loc 1 54 6 view .LVU213
 721 0034 58BB     		cbnz	r0, .L48
 722              	.L41:
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 723              		.loc 1 58 3 is_stmt 1 view .LVU214
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 724              		.loc 1 58 37 is_stmt 0 view .LVU215
 725 0036 0023     		movs	r3, #0
 726 0038 0893     		str	r3, [sp, #32]
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 727              		.loc 1 59 3 is_stmt 1 view .LVU216
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 728              		.loc 1 59 33 is_stmt 0 view .LVU217
 729 003a 0993     		str	r3, [sp, #36]
  60:Core/Src/tim.c ****   {
 730              		.loc 1 60 3 is_stmt 1 view .LVU218
  60:Core/Src/tim.c ****   {
 731              		.loc 1 60 7 is_stmt 0 view .LVU219
 732 003c 08A9     		add	r1, sp, #32
 733 003e 1D48     		ldr	r0, .L54
 734 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 735              	.LVL29:
  60:Core/Src/tim.c ****   {
 736              		.loc 1 60 6 view .LVU220
 737 0044 30BB     		cbnz	r0, .L49
 738              	.L42:
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 739              		.loc 1 64 3 is_stmt 1 view .LVU221
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 740              		.loc 1 64 20 is_stmt 0 view .LVU222
 741 0046 6023     		movs	r3, #96
 742 0048 0193     		str	r3, [sp, #4]
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 743              		.loc 1 65 3 is_stmt 1 view .LVU223
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 744              		.loc 1 65 19 is_stmt 0 view .LVU224
 745 004a 0022     		movs	r2, #0
 746 004c 0292     		str	r2, [sp, #8]
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 747              		.loc 1 66 3 is_stmt 1 view .LVU225
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 748              		.loc 1 66 24 is_stmt 0 view .LVU226
 749 004e 0392     		str	r2, [sp, #12]
  67:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 750              		.loc 1 67 3 is_stmt 1 view .LVU227
  67:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 751              		.loc 1 67 24 is_stmt 0 view .LVU228
 752 0050 0592     		str	r2, [sp, #20]
  68:Core/Src/tim.c ****   {
 753              		.loc 1 68 3 is_stmt 1 view .LVU229
  68:Core/Src/tim.c ****   {
 754              		.loc 1 68 7 is_stmt 0 view .LVU230
 755 0052 01A9     		add	r1, sp, #4
 756 0054 1748     		ldr	r0, .L54
 757 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 758              	.LVL30:
  68:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 26


 759              		.loc 1 68 6 view .LVU231
 760 005a F0B9     		cbnz	r0, .L50
 761              	.L43:
  72:Core/Src/tim.c ****   {
 762              		.loc 1 72 3 is_stmt 1 view .LVU232
  72:Core/Src/tim.c ****   {
 763              		.loc 1 72 7 is_stmt 0 view .LVU233
 764 005c 0422     		movs	r2, #4
 765 005e 0DEB0201 		add	r1, sp, r2
 766 0062 1448     		ldr	r0, .L54
 767 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 768              	.LVL31:
  72:Core/Src/tim.c ****   {
 769              		.loc 1 72 6 view .LVU234
 770 0068 D0B9     		cbnz	r0, .L51
 771              	.L44:
  76:Core/Src/tim.c ****   {
 772              		.loc 1 76 3 is_stmt 1 view .LVU235
  76:Core/Src/tim.c ****   {
 773              		.loc 1 76 7 is_stmt 0 view .LVU236
 774 006a 0822     		movs	r2, #8
 775 006c 01A9     		add	r1, sp, #4
 776 006e 1148     		ldr	r0, .L54
 777 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 778              	.LVL32:
  76:Core/Src/tim.c ****   {
 779              		.loc 1 76 6 view .LVU237
 780 0074 B8B9     		cbnz	r0, .L52
 781              	.L45:
  80:Core/Src/tim.c ****   {
 782              		.loc 1 80 3 is_stmt 1 view .LVU238
  80:Core/Src/tim.c ****   {
 783              		.loc 1 80 7 is_stmt 0 view .LVU239
 784 0076 0C22     		movs	r2, #12
 785 0078 01A9     		add	r1, sp, #4
 786 007a 0E48     		ldr	r0, .L54
 787 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 788              	.LVL33:
  80:Core/Src/tim.c ****   {
 789              		.loc 1 80 6 view .LVU240
 790 0080 A0B9     		cbnz	r0, .L53
 791              	.L46:
  87:Core/Src/tim.c **** 
 792              		.loc 1 87 3 is_stmt 1 view .LVU241
 793 0082 0C48     		ldr	r0, .L54
 794 0084 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 795              	.LVL34:
  89:Core/Src/tim.c **** /* TIM3 init function */
 796              		.loc 1 89 1 is_stmt 0 view .LVU242
 797 0088 0BB0     		add	sp, sp, #44
 798              	.LCFI14:
 799              		.cfi_remember_state
 800              		.cfi_def_cfa_offset 4
 801              		@ sp needed
 802 008a 5DF804FB 		ldr	pc, [sp], #4
 803              	.L48:
 804              	.LCFI15:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 27


 805              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 806              		.loc 1 56 5 is_stmt 1 view .LVU243
 807 008e FFF7FEFF 		bl	Error_Handler
 808              	.LVL35:
 809 0092 D0E7     		b	.L41
 810              	.L49:
  62:Core/Src/tim.c ****   }
 811              		.loc 1 62 5 view .LVU244
 812 0094 FFF7FEFF 		bl	Error_Handler
 813              	.LVL36:
 814 0098 D5E7     		b	.L42
 815              	.L50:
  70:Core/Src/tim.c ****   }
 816              		.loc 1 70 5 view .LVU245
 817 009a FFF7FEFF 		bl	Error_Handler
 818              	.LVL37:
 819 009e DDE7     		b	.L43
 820              	.L51:
  74:Core/Src/tim.c ****   }
 821              		.loc 1 74 5 view .LVU246
 822 00a0 FFF7FEFF 		bl	Error_Handler
 823              	.LVL38:
 824 00a4 E1E7     		b	.L44
 825              	.L52:
  78:Core/Src/tim.c ****   }
 826              		.loc 1 78 5 view .LVU247
 827 00a6 FFF7FEFF 		bl	Error_Handler
 828              	.LVL39:
 829 00aa E4E7     		b	.L45
 830              	.L53:
  82:Core/Src/tim.c ****   }
 831              		.loc 1 82 5 view .LVU248
 832 00ac FFF7FEFF 		bl	Error_Handler
 833              	.LVL40:
 834 00b0 E7E7     		b	.L46
 835              	.L55:
 836 00b2 00BF     		.align	2
 837              	.L54:
 838 00b4 00000000 		.word	htim2
 839              		.cfi_endproc
 840              	.LFE239:
 842              		.section	.text.MX_TIM3_Init,"ax",%progbits
 843              		.align	1
 844              		.global	MX_TIM3_Init
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 849              	MX_TIM3_Init:
 850              	.LFB240:
  92:Core/Src/tim.c **** 
 851              		.loc 1 92 1 view -0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 40
 854              		@ frame_needed = 0, uses_anonymous_args = 0
 855 0000 00B5     		push	{lr}
 856              	.LCFI16:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 28


 857              		.cfi_def_cfa_offset 4
 858              		.cfi_offset 14, -4
 859 0002 8BB0     		sub	sp, sp, #44
 860              	.LCFI17:
 861              		.cfi_def_cfa_offset 48
  98:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 862              		.loc 1 98 3 view .LVU250
  98:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 863              		.loc 1 98 27 is_stmt 0 view .LVU251
 864 0004 0023     		movs	r3, #0
 865 0006 0893     		str	r3, [sp, #32]
 866 0008 0993     		str	r3, [sp, #36]
  99:Core/Src/tim.c **** 
 867              		.loc 1 99 3 is_stmt 1 view .LVU252
  99:Core/Src/tim.c **** 
 868              		.loc 1 99 22 is_stmt 0 view .LVU253
 869 000a 0193     		str	r3, [sp, #4]
 870 000c 0293     		str	r3, [sp, #8]
 871 000e 0393     		str	r3, [sp, #12]
 872 0010 0493     		str	r3, [sp, #16]
 873 0012 0593     		str	r3, [sp, #20]
 874 0014 0693     		str	r3, [sp, #24]
 875 0016 0793     		str	r3, [sp, #28]
 104:Core/Src/tim.c ****   htim3.Init.Prescaler = 1;
 876              		.loc 1 104 3 is_stmt 1 view .LVU254
 104:Core/Src/tim.c ****   htim3.Init.Prescaler = 1;
 877              		.loc 1 104 18 is_stmt 0 view .LVU255
 878 0018 2148     		ldr	r0, .L68
 879 001a 224A     		ldr	r2, .L68+4
 880 001c 0260     		str	r2, [r0]
 105:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 881              		.loc 1 105 3 is_stmt 1 view .LVU256
 105:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 882              		.loc 1 105 24 is_stmt 0 view .LVU257
 883 001e 0122     		movs	r2, #1
 884 0020 4260     		str	r2, [r0, #4]
 106:Core/Src/tim.c ****   htim3.Init.Period = 799;
 885              		.loc 1 106 3 is_stmt 1 view .LVU258
 106:Core/Src/tim.c ****   htim3.Init.Period = 799;
 886              		.loc 1 106 26 is_stmt 0 view .LVU259
 887 0022 8360     		str	r3, [r0, #8]
 107:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 888              		.loc 1 107 3 is_stmt 1 view .LVU260
 107:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 889              		.loc 1 107 21 is_stmt 0 view .LVU261
 890 0024 40F21F32 		movw	r2, #799
 891 0028 C260     		str	r2, [r0, #12]
 108:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 892              		.loc 1 108 3 is_stmt 1 view .LVU262
 108:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 893              		.loc 1 108 28 is_stmt 0 view .LVU263
 894 002a 0361     		str	r3, [r0, #16]
 109:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 895              		.loc 1 109 3 is_stmt 1 view .LVU264
 109:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 896              		.loc 1 109 32 is_stmt 0 view .LVU265
 897 002c 8361     		str	r3, [r0, #24]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 29


 110:Core/Src/tim.c ****   {
 898              		.loc 1 110 3 is_stmt 1 view .LVU266
 110:Core/Src/tim.c ****   {
 899              		.loc 1 110 7 is_stmt 0 view .LVU267
 900 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 901              	.LVL41:
 110:Core/Src/tim.c ****   {
 902              		.loc 1 110 6 view .LVU268
 903 0032 28BB     		cbnz	r0, .L63
 904              	.L57:
 114:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 905              		.loc 1 114 3 is_stmt 1 view .LVU269
 114:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 906              		.loc 1 114 37 is_stmt 0 view .LVU270
 907 0034 0023     		movs	r3, #0
 908 0036 0893     		str	r3, [sp, #32]
 115:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 909              		.loc 1 115 3 is_stmt 1 view .LVU271
 115:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 910              		.loc 1 115 33 is_stmt 0 view .LVU272
 911 0038 0993     		str	r3, [sp, #36]
 116:Core/Src/tim.c ****   {
 912              		.loc 1 116 3 is_stmt 1 view .LVU273
 116:Core/Src/tim.c ****   {
 913              		.loc 1 116 7 is_stmt 0 view .LVU274
 914 003a 08A9     		add	r1, sp, #32
 915 003c 1848     		ldr	r0, .L68
 916 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 917              	.LVL42:
 116:Core/Src/tim.c ****   {
 918              		.loc 1 116 6 view .LVU275
 919 0042 00BB     		cbnz	r0, .L64
 920              	.L58:
 120:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 921              		.loc 1 120 3 is_stmt 1 view .LVU276
 120:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 922              		.loc 1 120 20 is_stmt 0 view .LVU277
 923 0044 6023     		movs	r3, #96
 924 0046 0193     		str	r3, [sp, #4]
 121:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 925              		.loc 1 121 3 is_stmt 1 view .LVU278
 121:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 926              		.loc 1 121 19 is_stmt 0 view .LVU279
 927 0048 0022     		movs	r2, #0
 928 004a 0292     		str	r2, [sp, #8]
 122:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 929              		.loc 1 122 3 is_stmt 1 view .LVU280
 122:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 930              		.loc 1 122 24 is_stmt 0 view .LVU281
 931 004c 0392     		str	r2, [sp, #12]
 123:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 932              		.loc 1 123 3 is_stmt 1 view .LVU282
 123:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 933              		.loc 1 123 24 is_stmt 0 view .LVU283
 934 004e 0592     		str	r2, [sp, #20]
 124:Core/Src/tim.c ****   {
 935              		.loc 1 124 3 is_stmt 1 view .LVU284
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 30


 124:Core/Src/tim.c ****   {
 936              		.loc 1 124 7 is_stmt 0 view .LVU285
 937 0050 01A9     		add	r1, sp, #4
 938 0052 1348     		ldr	r0, .L68
 939 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 940              	.LVL43:
 124:Core/Src/tim.c ****   {
 941              		.loc 1 124 6 view .LVU286
 942 0058 C0B9     		cbnz	r0, .L65
 943              	.L59:
 128:Core/Src/tim.c ****   {
 944              		.loc 1 128 3 is_stmt 1 view .LVU287
 128:Core/Src/tim.c ****   {
 945              		.loc 1 128 7 is_stmt 0 view .LVU288
 946 005a 0422     		movs	r2, #4
 947 005c 0DEB0201 		add	r1, sp, r2
 948 0060 0F48     		ldr	r0, .L68
 949 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 950              	.LVL44:
 128:Core/Src/tim.c ****   {
 951              		.loc 1 128 6 view .LVU289
 952 0066 A0B9     		cbnz	r0, .L66
 953              	.L60:
 132:Core/Src/tim.c ****   {
 954              		.loc 1 132 3 is_stmt 1 view .LVU290
 132:Core/Src/tim.c ****   {
 955              		.loc 1 132 7 is_stmt 0 view .LVU291
 956 0068 0822     		movs	r2, #8
 957 006a 01A9     		add	r1, sp, #4
 958 006c 0C48     		ldr	r0, .L68
 959 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 960              	.LVL45:
 132:Core/Src/tim.c ****   {
 961              		.loc 1 132 6 view .LVU292
 962 0072 88B9     		cbnz	r0, .L67
 963              	.L61:
 139:Core/Src/tim.c **** 
 964              		.loc 1 139 3 is_stmt 1 view .LVU293
 965 0074 0A48     		ldr	r0, .L68
 966 0076 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 967              	.LVL46:
 141:Core/Src/tim.c **** /* TIM4 init function */
 968              		.loc 1 141 1 is_stmt 0 view .LVU294
 969 007a 0BB0     		add	sp, sp, #44
 970              	.LCFI18:
 971              		.cfi_remember_state
 972              		.cfi_def_cfa_offset 4
 973              		@ sp needed
 974 007c 5DF804FB 		ldr	pc, [sp], #4
 975              	.L63:
 976              	.LCFI19:
 977              		.cfi_restore_state
 112:Core/Src/tim.c ****   }
 978              		.loc 1 112 5 is_stmt 1 view .LVU295
 979 0080 FFF7FEFF 		bl	Error_Handler
 980              	.LVL47:
 981 0084 D6E7     		b	.L57
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 31


 982              	.L64:
 118:Core/Src/tim.c ****   }
 983              		.loc 1 118 5 view .LVU296
 984 0086 FFF7FEFF 		bl	Error_Handler
 985              	.LVL48:
 986 008a DBE7     		b	.L58
 987              	.L65:
 126:Core/Src/tim.c ****   }
 988              		.loc 1 126 5 view .LVU297
 989 008c FFF7FEFF 		bl	Error_Handler
 990              	.LVL49:
 991 0090 E3E7     		b	.L59
 992              	.L66:
 130:Core/Src/tim.c ****   }
 993              		.loc 1 130 5 view .LVU298
 994 0092 FFF7FEFF 		bl	Error_Handler
 995              	.LVL50:
 996 0096 E7E7     		b	.L60
 997              	.L67:
 134:Core/Src/tim.c ****   }
 998              		.loc 1 134 5 view .LVU299
 999 0098 FFF7FEFF 		bl	Error_Handler
 1000              	.LVL51:
 1001 009c EAE7     		b	.L61
 1002              	.L69:
 1003 009e 00BF     		.align	2
 1004              	.L68:
 1005 00a0 00000000 		.word	htim3
 1006 00a4 00040040 		.word	1073742848
 1007              		.cfi_endproc
 1008              	.LFE240:
 1010              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1011              		.align	1
 1012              		.global	MX_TIM4_Init
 1013              		.syntax unified
 1014              		.thumb
 1015              		.thumb_func
 1017              	MX_TIM4_Init:
 1018              	.LFB241:
 144:Core/Src/tim.c **** 
 1019              		.loc 1 144 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 40
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023 0000 00B5     		push	{lr}
 1024              	.LCFI20:
 1025              		.cfi_def_cfa_offset 4
 1026              		.cfi_offset 14, -4
 1027 0002 8BB0     		sub	sp, sp, #44
 1028              	.LCFI21:
 1029              		.cfi_def_cfa_offset 48
 150:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1030              		.loc 1 150 3 view .LVU301
 150:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1031              		.loc 1 150 27 is_stmt 0 view .LVU302
 1032 0004 0023     		movs	r3, #0
 1033 0006 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 32


 1034 0008 0993     		str	r3, [sp, #36]
 151:Core/Src/tim.c **** 
 1035              		.loc 1 151 3 is_stmt 1 view .LVU303
 151:Core/Src/tim.c **** 
 1036              		.loc 1 151 22 is_stmt 0 view .LVU304
 1037 000a 0193     		str	r3, [sp, #4]
 1038 000c 0293     		str	r3, [sp, #8]
 1039 000e 0393     		str	r3, [sp, #12]
 1040 0010 0493     		str	r3, [sp, #16]
 1041 0012 0593     		str	r3, [sp, #20]
 1042 0014 0693     		str	r3, [sp, #24]
 1043 0016 0793     		str	r3, [sp, #28]
 156:Core/Src/tim.c ****   htim4.Init.Prescaler = 1;
 1044              		.loc 1 156 3 is_stmt 1 view .LVU305
 156:Core/Src/tim.c ****   htim4.Init.Prescaler = 1;
 1045              		.loc 1 156 18 is_stmt 0 view .LVU306
 1046 0018 2148     		ldr	r0, .L82
 1047 001a 224A     		ldr	r2, .L82+4
 1048 001c 0260     		str	r2, [r0]
 157:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1049              		.loc 1 157 3 is_stmt 1 view .LVU307
 157:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1050              		.loc 1 157 24 is_stmt 0 view .LVU308
 1051 001e 0122     		movs	r2, #1
 1052 0020 4260     		str	r2, [r0, #4]
 158:Core/Src/tim.c ****   htim4.Init.Period = 799;
 1053              		.loc 1 158 3 is_stmt 1 view .LVU309
 158:Core/Src/tim.c ****   htim4.Init.Period = 799;
 1054              		.loc 1 158 26 is_stmt 0 view .LVU310
 1055 0022 8360     		str	r3, [r0, #8]
 159:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1056              		.loc 1 159 3 is_stmt 1 view .LVU311
 159:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1057              		.loc 1 159 21 is_stmt 0 view .LVU312
 1058 0024 40F21F32 		movw	r2, #799
 1059 0028 C260     		str	r2, [r0, #12]
 160:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1060              		.loc 1 160 3 is_stmt 1 view .LVU313
 160:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1061              		.loc 1 160 28 is_stmt 0 view .LVU314
 1062 002a 0361     		str	r3, [r0, #16]
 161:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1063              		.loc 1 161 3 is_stmt 1 view .LVU315
 161:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1064              		.loc 1 161 32 is_stmt 0 view .LVU316
 1065 002c 8361     		str	r3, [r0, #24]
 162:Core/Src/tim.c ****   {
 1066              		.loc 1 162 3 is_stmt 1 view .LVU317
 162:Core/Src/tim.c ****   {
 1067              		.loc 1 162 7 is_stmt 0 view .LVU318
 1068 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1069              	.LVL52:
 162:Core/Src/tim.c ****   {
 1070              		.loc 1 162 6 view .LVU319
 1071 0032 28BB     		cbnz	r0, .L77
 1072              	.L71:
 166:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 33


 1073              		.loc 1 166 3 is_stmt 1 view .LVU320
 166:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1074              		.loc 1 166 37 is_stmt 0 view .LVU321
 1075 0034 0023     		movs	r3, #0
 1076 0036 0893     		str	r3, [sp, #32]
 167:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1077              		.loc 1 167 3 is_stmt 1 view .LVU322
 167:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1078              		.loc 1 167 33 is_stmt 0 view .LVU323
 1079 0038 0993     		str	r3, [sp, #36]
 168:Core/Src/tim.c ****   {
 1080              		.loc 1 168 3 is_stmt 1 view .LVU324
 168:Core/Src/tim.c ****   {
 1081              		.loc 1 168 7 is_stmt 0 view .LVU325
 1082 003a 08A9     		add	r1, sp, #32
 1083 003c 1848     		ldr	r0, .L82
 1084 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1085              	.LVL53:
 168:Core/Src/tim.c ****   {
 1086              		.loc 1 168 6 view .LVU326
 1087 0042 00BB     		cbnz	r0, .L78
 1088              	.L72:
 172:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1089              		.loc 1 172 3 is_stmt 1 view .LVU327
 172:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1090              		.loc 1 172 20 is_stmt 0 view .LVU328
 1091 0044 6023     		movs	r3, #96
 1092 0046 0193     		str	r3, [sp, #4]
 173:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1093              		.loc 1 173 3 is_stmt 1 view .LVU329
 173:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1094              		.loc 1 173 19 is_stmt 0 view .LVU330
 1095 0048 0022     		movs	r2, #0
 1096 004a 0292     		str	r2, [sp, #8]
 174:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1097              		.loc 1 174 3 is_stmt 1 view .LVU331
 174:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1098              		.loc 1 174 24 is_stmt 0 view .LVU332
 1099 004c 0392     		str	r2, [sp, #12]
 175:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1100              		.loc 1 175 3 is_stmt 1 view .LVU333
 175:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1101              		.loc 1 175 24 is_stmt 0 view .LVU334
 1102 004e 0592     		str	r2, [sp, #20]
 176:Core/Src/tim.c ****   {
 1103              		.loc 1 176 3 is_stmt 1 view .LVU335
 176:Core/Src/tim.c ****   {
 1104              		.loc 1 176 7 is_stmt 0 view .LVU336
 1105 0050 01A9     		add	r1, sp, #4
 1106 0052 1348     		ldr	r0, .L82
 1107 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1108              	.LVL54:
 176:Core/Src/tim.c ****   {
 1109              		.loc 1 176 6 view .LVU337
 1110 0058 C0B9     		cbnz	r0, .L79
 1111              	.L73:
 180:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 34


 1112              		.loc 1 180 3 is_stmt 1 view .LVU338
 180:Core/Src/tim.c ****   {
 1113              		.loc 1 180 7 is_stmt 0 view .LVU339
 1114 005a 0422     		movs	r2, #4
 1115 005c 0DEB0201 		add	r1, sp, r2
 1116 0060 0F48     		ldr	r0, .L82
 1117 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1118              	.LVL55:
 180:Core/Src/tim.c ****   {
 1119              		.loc 1 180 6 view .LVU340
 1120 0066 A0B9     		cbnz	r0, .L80
 1121              	.L74:
 184:Core/Src/tim.c ****   {
 1122              		.loc 1 184 3 is_stmt 1 view .LVU341
 184:Core/Src/tim.c ****   {
 1123              		.loc 1 184 7 is_stmt 0 view .LVU342
 1124 0068 0C22     		movs	r2, #12
 1125 006a 01A9     		add	r1, sp, #4
 1126 006c 0C48     		ldr	r0, .L82
 1127 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1128              	.LVL56:
 184:Core/Src/tim.c ****   {
 1129              		.loc 1 184 6 view .LVU343
 1130 0072 88B9     		cbnz	r0, .L81
 1131              	.L75:
 191:Core/Src/tim.c **** 
 1132              		.loc 1 191 3 is_stmt 1 view .LVU344
 1133 0074 0A48     		ldr	r0, .L82
 1134 0076 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1135              	.LVL57:
 193:Core/Src/tim.c **** /* TIM10 init function */
 1136              		.loc 1 193 1 is_stmt 0 view .LVU345
 1137 007a 0BB0     		add	sp, sp, #44
 1138              	.LCFI22:
 1139              		.cfi_remember_state
 1140              		.cfi_def_cfa_offset 4
 1141              		@ sp needed
 1142 007c 5DF804FB 		ldr	pc, [sp], #4
 1143              	.L77:
 1144              	.LCFI23:
 1145              		.cfi_restore_state
 164:Core/Src/tim.c ****   }
 1146              		.loc 1 164 5 is_stmt 1 view .LVU346
 1147 0080 FFF7FEFF 		bl	Error_Handler
 1148              	.LVL58:
 1149 0084 D6E7     		b	.L71
 1150              	.L78:
 170:Core/Src/tim.c ****   }
 1151              		.loc 1 170 5 view .LVU347
 1152 0086 FFF7FEFF 		bl	Error_Handler
 1153              	.LVL59:
 1154 008a DBE7     		b	.L72
 1155              	.L79:
 178:Core/Src/tim.c ****   }
 1156              		.loc 1 178 5 view .LVU348
 1157 008c FFF7FEFF 		bl	Error_Handler
 1158              	.LVL60:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 35


 1159 0090 E3E7     		b	.L73
 1160              	.L80:
 182:Core/Src/tim.c ****   }
 1161              		.loc 1 182 5 view .LVU349
 1162 0092 FFF7FEFF 		bl	Error_Handler
 1163              	.LVL61:
 1164 0096 E7E7     		b	.L74
 1165              	.L81:
 186:Core/Src/tim.c ****   }
 1166              		.loc 1 186 5 view .LVU350
 1167 0098 FFF7FEFF 		bl	Error_Handler
 1168              	.LVL62:
 1169 009c EAE7     		b	.L75
 1170              	.L83:
 1171 009e 00BF     		.align	2
 1172              	.L82:
 1173 00a0 00000000 		.word	htim4
 1174 00a4 00080040 		.word	1073743872
 1175              		.cfi_endproc
 1176              	.LFE241:
 1178              		.section	.text.MX_TIM12_Init,"ax",%progbits
 1179              		.align	1
 1180              		.global	MX_TIM12_Init
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	MX_TIM12_Init:
 1186              	.LFB243:
 222:Core/Src/tim.c **** 
 1187              		.loc 1 222 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 32
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191 0000 00B5     		push	{lr}
 1192              	.LCFI24:
 1193              		.cfi_def_cfa_offset 4
 1194              		.cfi_offset 14, -4
 1195 0002 89B0     		sub	sp, sp, #36
 1196              	.LCFI25:
 1197              		.cfi_def_cfa_offset 40
 228:Core/Src/tim.c **** 
 1198              		.loc 1 228 3 view .LVU352
 228:Core/Src/tim.c **** 
 1199              		.loc 1 228 22 is_stmt 0 view .LVU353
 1200 0004 0023     		movs	r3, #0
 1201 0006 0193     		str	r3, [sp, #4]
 1202 0008 0293     		str	r3, [sp, #8]
 1203 000a 0393     		str	r3, [sp, #12]
 1204 000c 0493     		str	r3, [sp, #16]
 1205 000e 0593     		str	r3, [sp, #20]
 1206 0010 0693     		str	r3, [sp, #24]
 1207 0012 0793     		str	r3, [sp, #28]
 233:Core/Src/tim.c ****   htim12.Init.Prescaler = 1;
 1208              		.loc 1 233 3 is_stmt 1 view .LVU354
 233:Core/Src/tim.c ****   htim12.Init.Prescaler = 1;
 1209              		.loc 1 233 19 is_stmt 0 view .LVU355
 1210 0014 1748     		ldr	r0, .L92
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 36


 1211 0016 184A     		ldr	r2, .L92+4
 1212 0018 0260     		str	r2, [r0]
 234:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 1213              		.loc 1 234 3 is_stmt 1 view .LVU356
 234:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 1214              		.loc 1 234 25 is_stmt 0 view .LVU357
 1215 001a 0122     		movs	r2, #1
 1216 001c 4260     		str	r2, [r0, #4]
 235:Core/Src/tim.c ****   htim12.Init.Period = 899;
 1217              		.loc 1 235 3 is_stmt 1 view .LVU358
 235:Core/Src/tim.c ****   htim12.Init.Period = 899;
 1218              		.loc 1 235 27 is_stmt 0 view .LVU359
 1219 001e 8360     		str	r3, [r0, #8]
 236:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1220              		.loc 1 236 3 is_stmt 1 view .LVU360
 236:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1221              		.loc 1 236 22 is_stmt 0 view .LVU361
 1222 0020 40F28332 		movw	r2, #899
 1223 0024 C260     		str	r2, [r0, #12]
 237:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1224              		.loc 1 237 3 is_stmt 1 view .LVU362
 237:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1225              		.loc 1 237 29 is_stmt 0 view .LVU363
 1226 0026 0361     		str	r3, [r0, #16]
 238:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 1227              		.loc 1 238 3 is_stmt 1 view .LVU364
 238:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 1228              		.loc 1 238 33 is_stmt 0 view .LVU365
 1229 0028 8361     		str	r3, [r0, #24]
 239:Core/Src/tim.c ****   {
 1230              		.loc 1 239 3 is_stmt 1 view .LVU366
 239:Core/Src/tim.c ****   {
 1231              		.loc 1 239 7 is_stmt 0 view .LVU367
 1232 002a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1233              	.LVL63:
 239:Core/Src/tim.c ****   {
 1234              		.loc 1 239 6 view .LVU368
 1235 002e B8B9     		cbnz	r0, .L89
 1236              	.L85:
 243:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1237              		.loc 1 243 3 is_stmt 1 view .LVU369
 243:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1238              		.loc 1 243 20 is_stmt 0 view .LVU370
 1239 0030 6023     		movs	r3, #96
 1240 0032 0193     		str	r3, [sp, #4]
 244:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1241              		.loc 1 244 3 is_stmt 1 view .LVU371
 244:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1242              		.loc 1 244 19 is_stmt 0 view .LVU372
 1243 0034 0022     		movs	r2, #0
 1244 0036 0292     		str	r2, [sp, #8]
 245:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1245              		.loc 1 245 3 is_stmt 1 view .LVU373
 245:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1246              		.loc 1 245 24 is_stmt 0 view .LVU374
 1247 0038 0392     		str	r2, [sp, #12]
 246:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 37


 1248              		.loc 1 246 3 is_stmt 1 view .LVU375
 246:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1249              		.loc 1 246 24 is_stmt 0 view .LVU376
 1250 003a 0592     		str	r2, [sp, #20]
 247:Core/Src/tim.c ****   {
 1251              		.loc 1 247 3 is_stmt 1 view .LVU377
 247:Core/Src/tim.c ****   {
 1252              		.loc 1 247 7 is_stmt 0 view .LVU378
 1253 003c 01A9     		add	r1, sp, #4
 1254 003e 0D48     		ldr	r0, .L92
 1255 0040 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1256              	.LVL64:
 247:Core/Src/tim.c ****   {
 1257              		.loc 1 247 6 view .LVU379
 1258 0044 78B9     		cbnz	r0, .L90
 1259              	.L86:
 251:Core/Src/tim.c ****   {
 1260              		.loc 1 251 3 is_stmt 1 view .LVU380
 251:Core/Src/tim.c ****   {
 1261              		.loc 1 251 7 is_stmt 0 view .LVU381
 1262 0046 0422     		movs	r2, #4
 1263 0048 0DEB0201 		add	r1, sp, r2
 1264 004c 0948     		ldr	r0, .L92
 1265 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1266              	.LVL65:
 251:Core/Src/tim.c ****   {
 1267              		.loc 1 251 6 view .LVU382
 1268 0052 58B9     		cbnz	r0, .L91
 1269              	.L87:
 258:Core/Src/tim.c **** 
 1270              		.loc 1 258 3 is_stmt 1 view .LVU383
 1271 0054 0748     		ldr	r0, .L92
 1272 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1273              	.LVL66:
 260:Core/Src/tim.c **** /* TIM13 init function */
 1274              		.loc 1 260 1 is_stmt 0 view .LVU384
 1275 005a 09B0     		add	sp, sp, #36
 1276              	.LCFI26:
 1277              		.cfi_remember_state
 1278              		.cfi_def_cfa_offset 4
 1279              		@ sp needed
 1280 005c 5DF804FB 		ldr	pc, [sp], #4
 1281              	.L89:
 1282              	.LCFI27:
 1283              		.cfi_restore_state
 241:Core/Src/tim.c ****   }
 1284              		.loc 1 241 5 is_stmt 1 view .LVU385
 1285 0060 FFF7FEFF 		bl	Error_Handler
 1286              	.LVL67:
 1287 0064 E4E7     		b	.L85
 1288              	.L90:
 249:Core/Src/tim.c ****   }
 1289              		.loc 1 249 5 view .LVU386
 1290 0066 FFF7FEFF 		bl	Error_Handler
 1291              	.LVL68:
 1292 006a ECE7     		b	.L86
 1293              	.L91:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 38


 253:Core/Src/tim.c ****   }
 1294              		.loc 1 253 5 view .LVU387
 1295 006c FFF7FEFF 		bl	Error_Handler
 1296              	.LVL69:
 1297 0070 F0E7     		b	.L87
 1298              	.L93:
 1299 0072 00BF     		.align	2
 1300              	.L92:
 1301 0074 00000000 		.word	htim12
 1302 0078 00180040 		.word	1073747968
 1303              		.cfi_endproc
 1304              	.LFE243:
 1306              		.section	.text.MX_TIM13_Init,"ax",%progbits
 1307              		.align	1
 1308              		.global	MX_TIM13_Init
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1313              	MX_TIM13_Init:
 1314              	.LFB244:
 263:Core/Src/tim.c **** 
 1315              		.loc 1 263 1 view -0
 1316              		.cfi_startproc
 1317              		@ args = 0, pretend = 0, frame = 32
 1318              		@ frame_needed = 0, uses_anonymous_args = 0
 1319 0000 00B5     		push	{lr}
 1320              	.LCFI28:
 1321              		.cfi_def_cfa_offset 4
 1322              		.cfi_offset 14, -4
 1323 0002 89B0     		sub	sp, sp, #36
 1324              	.LCFI29:
 1325              		.cfi_def_cfa_offset 40
 269:Core/Src/tim.c **** 
 1326              		.loc 1 269 3 view .LVU389
 269:Core/Src/tim.c **** 
 1327              		.loc 1 269 22 is_stmt 0 view .LVU390
 1328 0004 0023     		movs	r3, #0
 1329 0006 0193     		str	r3, [sp, #4]
 1330 0008 0293     		str	r3, [sp, #8]
 1331 000a 0393     		str	r3, [sp, #12]
 1332 000c 0493     		str	r3, [sp, #16]
 1333 000e 0593     		str	r3, [sp, #20]
 1334 0010 0693     		str	r3, [sp, #24]
 1335 0012 0793     		str	r3, [sp, #28]
 274:Core/Src/tim.c ****   htim13.Init.Prescaler = 0;
 1336              		.loc 1 274 3 is_stmt 1 view .LVU391
 274:Core/Src/tim.c ****   htim13.Init.Prescaler = 0;
 1337              		.loc 1 274 19 is_stmt 0 view .LVU392
 1338 0014 1548     		ldr	r0, .L102
 1339 0016 164A     		ldr	r2, .L102+4
 1340 0018 0260     		str	r2, [r0]
 275:Core/Src/tim.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 1341              		.loc 1 275 3 is_stmt 1 view .LVU393
 275:Core/Src/tim.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 1342              		.loc 1 275 25 is_stmt 0 view .LVU394
 1343 001a 4360     		str	r3, [r0, #4]
 276:Core/Src/tim.c ****   htim13.Init.Period = 65535;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 39


 1344              		.loc 1 276 3 is_stmt 1 view .LVU395
 276:Core/Src/tim.c ****   htim13.Init.Period = 65535;
 1345              		.loc 1 276 27 is_stmt 0 view .LVU396
 1346 001c 8360     		str	r3, [r0, #8]
 277:Core/Src/tim.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1347              		.loc 1 277 3 is_stmt 1 view .LVU397
 277:Core/Src/tim.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1348              		.loc 1 277 22 is_stmt 0 view .LVU398
 1349 001e 4FF6FF72 		movw	r2, #65535
 1350 0022 C260     		str	r2, [r0, #12]
 278:Core/Src/tim.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1351              		.loc 1 278 3 is_stmt 1 view .LVU399
 278:Core/Src/tim.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1352              		.loc 1 278 29 is_stmt 0 view .LVU400
 1353 0024 0361     		str	r3, [r0, #16]
 279:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 1354              		.loc 1 279 3 is_stmt 1 view .LVU401
 279:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 1355              		.loc 1 279 33 is_stmt 0 view .LVU402
 1356 0026 8361     		str	r3, [r0, #24]
 280:Core/Src/tim.c ****   {
 1357              		.loc 1 280 3 is_stmt 1 view .LVU403
 280:Core/Src/tim.c ****   {
 1358              		.loc 1 280 7 is_stmt 0 view .LVU404
 1359 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1360              	.LVL70:
 280:Core/Src/tim.c ****   {
 1361              		.loc 1 280 6 view .LVU405
 1362 002c A0B9     		cbnz	r0, .L99
 1363              	.L95:
 284:Core/Src/tim.c ****   {
 1364              		.loc 1 284 3 is_stmt 1 view .LVU406
 284:Core/Src/tim.c ****   {
 1365              		.loc 1 284 7 is_stmt 0 view .LVU407
 1366 002e 0F48     		ldr	r0, .L102
 1367 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1368              	.LVL71:
 284:Core/Src/tim.c ****   {
 1369              		.loc 1 284 6 view .LVU408
 1370 0034 98B9     		cbnz	r0, .L100
 1371              	.L96:
 288:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1372              		.loc 1 288 3 is_stmt 1 view .LVU409
 288:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1373              		.loc 1 288 20 is_stmt 0 view .LVU410
 1374 0036 6023     		movs	r3, #96
 1375 0038 0193     		str	r3, [sp, #4]
 289:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1376              		.loc 1 289 3 is_stmt 1 view .LVU411
 289:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1377              		.loc 1 289 19 is_stmt 0 view .LVU412
 1378 003a 0022     		movs	r2, #0
 1379 003c 0292     		str	r2, [sp, #8]
 290:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1380              		.loc 1 290 3 is_stmt 1 view .LVU413
 290:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1381              		.loc 1 290 24 is_stmt 0 view .LVU414
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 40


 1382 003e 0392     		str	r2, [sp, #12]
 291:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1383              		.loc 1 291 3 is_stmt 1 view .LVU415
 291:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1384              		.loc 1 291 24 is_stmt 0 view .LVU416
 1385 0040 0592     		str	r2, [sp, #20]
 292:Core/Src/tim.c ****   {
 1386              		.loc 1 292 3 is_stmt 1 view .LVU417
 292:Core/Src/tim.c ****   {
 1387              		.loc 1 292 7 is_stmt 0 view .LVU418
 1388 0042 01A9     		add	r1, sp, #4
 1389 0044 0948     		ldr	r0, .L102
 1390 0046 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1391              	.LVL72:
 292:Core/Src/tim.c ****   {
 1392              		.loc 1 292 6 view .LVU419
 1393 004a 58B9     		cbnz	r0, .L101
 1394              	.L97:
 299:Core/Src/tim.c **** 
 1395              		.loc 1 299 3 is_stmt 1 view .LVU420
 1396 004c 0748     		ldr	r0, .L102
 1397 004e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1398              	.LVL73:
 301:Core/Src/tim.c **** 
 1399              		.loc 1 301 1 is_stmt 0 view .LVU421
 1400 0052 09B0     		add	sp, sp, #36
 1401              	.LCFI30:
 1402              		.cfi_remember_state
 1403              		.cfi_def_cfa_offset 4
 1404              		@ sp needed
 1405 0054 5DF804FB 		ldr	pc, [sp], #4
 1406              	.L99:
 1407              	.LCFI31:
 1408              		.cfi_restore_state
 282:Core/Src/tim.c ****   }
 1409              		.loc 1 282 5 is_stmt 1 view .LVU422
 1410 0058 FFF7FEFF 		bl	Error_Handler
 1411              	.LVL74:
 1412 005c E7E7     		b	.L95
 1413              	.L100:
 286:Core/Src/tim.c ****   }
 1414              		.loc 1 286 5 view .LVU423
 1415 005e FFF7FEFF 		bl	Error_Handler
 1416              	.LVL75:
 1417 0062 E8E7     		b	.L96
 1418              	.L101:
 294:Core/Src/tim.c ****   }
 1419              		.loc 1 294 5 view .LVU424
 1420 0064 FFF7FEFF 		bl	Error_Handler
 1421              	.LVL76:
 1422 0068 F0E7     		b	.L97
 1423              	.L103:
 1424 006a 00BF     		.align	2
 1425              	.L102:
 1426 006c 00000000 		.word	htim13
 1427 0070 001C0040 		.word	1073748992
 1428              		.cfi_endproc
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 41


 1429              	.LFE244:
 1431              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1432              		.align	1
 1433              		.global	HAL_TIM_PWM_MspDeInit
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1438              	HAL_TIM_PWM_MspDeInit:
 1439              	.LVL77:
 1440              	.LFB248:
 508:Core/Src/tim.c **** 
 509:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 510:Core/Src/tim.c **** {
 1441              		.loc 1 510 1 view -0
 1442              		.cfi_startproc
 1443              		@ args = 0, pretend = 0, frame = 0
 1444              		@ frame_needed = 0, uses_anonymous_args = 0
 1445              		@ link register save eliminated.
 511:Core/Src/tim.c **** 
 512:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 1446              		.loc 1 512 3 view .LVU426
 1447              		.loc 1 512 19 is_stmt 0 view .LVU427
 1448 0000 0368     		ldr	r3, [r0]
 1449              		.loc 1 512 5 view .LVU428
 1450 0002 B3F1804F 		cmp	r3, #1073741824
 1451 0006 09D0     		beq	.L109
 513:Core/Src/tim.c ****   {
 514:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 515:Core/Src/tim.c **** 
 516:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 517:Core/Src/tim.c ****     /* Peripheral clock disable */
 518:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 519:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 520:Core/Src/tim.c **** 
 521:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 522:Core/Src/tim.c ****   }
 523:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 1452              		.loc 1 523 8 is_stmt 1 view .LVU429
 1453              		.loc 1 523 10 is_stmt 0 view .LVU430
 1454 0008 124A     		ldr	r2, .L113
 1455 000a 9342     		cmp	r3, r2
 1456 000c 0CD0     		beq	.L110
 524:Core/Src/tim.c ****   {
 525:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 526:Core/Src/tim.c **** 
 527:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 528:Core/Src/tim.c ****     /* Peripheral clock disable */
 529:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 530:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 531:Core/Src/tim.c **** 
 532:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 533:Core/Src/tim.c ****   }
 534:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 1457              		.loc 1 534 8 is_stmt 1 view .LVU431
 1458              		.loc 1 534 10 is_stmt 0 view .LVU432
 1459 000e 124A     		ldr	r2, .L113+4
 1460 0010 9342     		cmp	r3, r2
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 42


 1461 0012 10D0     		beq	.L111
 535:Core/Src/tim.c ****   {
 536:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 537:Core/Src/tim.c **** 
 538:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 539:Core/Src/tim.c ****     /* Peripheral clock disable */
 540:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 541:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 542:Core/Src/tim.c **** 
 543:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 544:Core/Src/tim.c ****   }
 545:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM12)
 1462              		.loc 1 545 8 is_stmt 1 view .LVU433
 1463              		.loc 1 545 10 is_stmt 0 view .LVU434
 1464 0014 114A     		ldr	r2, .L113+8
 1465 0016 9342     		cmp	r3, r2
 1466 0018 14D0     		beq	.L112
 1467              	.L104:
 546:Core/Src/tim.c ****   {
 547:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 548:Core/Src/tim.c **** 
 549:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
 550:Core/Src/tim.c ****     /* Peripheral clock disable */
 551:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 552:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 553:Core/Src/tim.c **** 
 554:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 555:Core/Src/tim.c ****   }
 556:Core/Src/tim.c **** }
 1468              		.loc 1 556 1 view .LVU435
 1469 001a 7047     		bx	lr
 1470              	.L109:
 518:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1471              		.loc 1 518 5 is_stmt 1 view .LVU436
 1472 001c 104A     		ldr	r2, .L113+12
 1473 001e 136C     		ldr	r3, [r2, #64]
 1474 0020 23F00103 		bic	r3, r3, #1
 1475 0024 1364     		str	r3, [r2, #64]
 1476 0026 7047     		bx	lr
 1477              	.L110:
 529:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1478              		.loc 1 529 5 view .LVU437
 1479 0028 02F50D32 		add	r2, r2, #144384
 1480 002c 136C     		ldr	r3, [r2, #64]
 1481 002e 23F00203 		bic	r3, r3, #2
 1482 0032 1364     		str	r3, [r2, #64]
 1483 0034 7047     		bx	lr
 1484              	.L111:
 540:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1485              		.loc 1 540 5 view .LVU438
 1486 0036 02F50C32 		add	r2, r2, #143360
 1487 003a 136C     		ldr	r3, [r2, #64]
 1488 003c 23F00403 		bic	r3, r3, #4
 1489 0040 1364     		str	r3, [r2, #64]
 1490 0042 7047     		bx	lr
 1491              	.L112:
 551:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 43


 1492              		.loc 1 551 5 view .LVU439
 1493 0044 02F50832 		add	r2, r2, #139264
 1494 0048 136C     		ldr	r3, [r2, #64]
 1495 004a 23F04003 		bic	r3, r3, #64
 1496 004e 1364     		str	r3, [r2, #64]
 1497              		.loc 1 556 1 is_stmt 0 view .LVU440
 1498 0050 E3E7     		b	.L104
 1499              	.L114:
 1500 0052 00BF     		.align	2
 1501              	.L113:
 1502 0054 00040040 		.word	1073742848
 1503 0058 00080040 		.word	1073743872
 1504 005c 00180040 		.word	1073747968
 1505 0060 00380240 		.word	1073887232
 1506              		.cfi_endproc
 1507              	.LFE248:
 1509              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1510              		.align	1
 1511              		.global	HAL_TIM_Base_MspDeInit
 1512              		.syntax unified
 1513              		.thumb
 1514              		.thumb_func
 1516              	HAL_TIM_Base_MspDeInit:
 1517              	.LVL78:
 1518              	.LFB249:
 557:Core/Src/tim.c **** 
 558:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 559:Core/Src/tim.c **** {
 1519              		.loc 1 559 1 is_stmt 1 view -0
 1520              		.cfi_startproc
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 0, uses_anonymous_args = 0
 1523              		.loc 1 559 1 is_stmt 0 view .LVU442
 1524 0000 08B5     		push	{r3, lr}
 1525              	.LCFI32:
 1526              		.cfi_def_cfa_offset 8
 1527              		.cfi_offset 3, -8
 1528              		.cfi_offset 14, -4
 560:Core/Src/tim.c **** 
 561:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM10)
 1529              		.loc 1 561 3 is_stmt 1 view .LVU443
 1530              		.loc 1 561 20 is_stmt 0 view .LVU444
 1531 0002 0368     		ldr	r3, [r0]
 1532              		.loc 1 561 5 view .LVU445
 1533 0004 0B4A     		ldr	r2, .L121
 1534 0006 9342     		cmp	r3, r2
 1535 0008 03D0     		beq	.L119
 562:Core/Src/tim.c ****   {
 563:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 564:Core/Src/tim.c **** 
 565:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 566:Core/Src/tim.c ****     /* Peripheral clock disable */
 567:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 568:Core/Src/tim.c **** 
 569:Core/Src/tim.c ****     /* TIM10 interrupt Deinit */
 570:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 571:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 44


 572:Core/Src/tim.c **** 
 573:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 574:Core/Src/tim.c ****   }
 575:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM13)
 1536              		.loc 1 575 8 is_stmt 1 view .LVU446
 1537              		.loc 1 575 10 is_stmt 0 view .LVU447
 1538 000a 0B4A     		ldr	r2, .L121+4
 1539 000c 9342     		cmp	r3, r2
 1540 000e 0AD0     		beq	.L120
 1541              	.LVL79:
 1542              	.L115:
 576:Core/Src/tim.c ****   {
 577:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
 578:Core/Src/tim.c **** 
 579:Core/Src/tim.c ****   /* USER CODE END TIM13_MspDeInit 0 */
 580:Core/Src/tim.c ****     /* Peripheral clock disable */
 581:Core/Src/tim.c ****     __HAL_RCC_TIM13_CLK_DISABLE();
 582:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 583:Core/Src/tim.c **** 
 584:Core/Src/tim.c ****   /* USER CODE END TIM13_MspDeInit 1 */
 585:Core/Src/tim.c ****   }
 586:Core/Src/tim.c **** }
 1543              		.loc 1 586 1 view .LVU448
 1544 0010 08BD     		pop	{r3, pc}
 1545              	.LVL80:
 1546              	.L119:
 567:Core/Src/tim.c **** 
 1547              		.loc 1 567 5 is_stmt 1 view .LVU449
 1548 0012 02F57442 		add	r2, r2, #62464
 1549 0016 536C     		ldr	r3, [r2, #68]
 1550 0018 23F40033 		bic	r3, r3, #131072
 1551 001c 5364     		str	r3, [r2, #68]
 570:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1552              		.loc 1 570 5 view .LVU450
 1553 001e 1920     		movs	r0, #25
 1554              	.LVL81:
 570:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1555              		.loc 1 570 5 is_stmt 0 view .LVU451
 1556 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1557              	.LVL82:
 1558 0024 F4E7     		b	.L115
 1559              	.LVL83:
 1560              	.L120:
 581:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 1561              		.loc 1 581 5 is_stmt 1 view .LVU452
 1562 0026 02F50732 		add	r2, r2, #138240
 1563 002a 136C     		ldr	r3, [r2, #64]
 1564 002c 23F08003 		bic	r3, r3, #128
 1565 0030 1364     		str	r3, [r2, #64]
 1566              		.loc 1 586 1 is_stmt 0 view .LVU453
 1567 0032 EDE7     		b	.L115
 1568              	.L122:
 1569              		.align	2
 1570              	.L121:
 1571 0034 00440140 		.word	1073824768
 1572 0038 001C0040 		.word	1073748992
 1573              		.cfi_endproc
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 45


 1574              	.LFE249:
 1576              		.global	htim13
 1577              		.section	.bss.htim13,"aw",%nobits
 1578              		.align	2
 1581              	htim13:
 1582 0000 00000000 		.space	72
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1583              		.global	htim12
 1584              		.section	.bss.htim12,"aw",%nobits
 1585              		.align	2
 1588              	htim12:
 1589 0000 00000000 		.space	72
 1589      00000000 
 1589      00000000 
 1589      00000000 
 1589      00000000 
 1590              		.global	htim10
 1591              		.section	.bss.htim10,"aw",%nobits
 1592              		.align	2
 1595              	htim10:
 1596 0000 00000000 		.space	72
 1596      00000000 
 1596      00000000 
 1596      00000000 
 1596      00000000 
 1597              		.global	htim4
 1598              		.section	.bss.htim4,"aw",%nobits
 1599              		.align	2
 1602              	htim4:
 1603 0000 00000000 		.space	72
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1604              		.global	htim3
 1605              		.section	.bss.htim3,"aw",%nobits
 1606              		.align	2
 1609              	htim3:
 1610 0000 00000000 		.space	72
 1610      00000000 
 1610      00000000 
 1610      00000000 
 1610      00000000 
 1611              		.global	htim2
 1612              		.section	.bss.htim2,"aw",%nobits
 1613              		.align	2
 1616              	htim2:
 1617 0000 00000000 		.space	72
 1617      00000000 
 1617      00000000 
 1617      00000000 
 1617      00000000 
 1618              		.text
 1619              	.Letext0:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 46


 1620              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1621              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1622              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1623              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1624              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1625              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1626              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1627              		.file 9 "Core/Inc/tim.h"
 1628              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1629              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1630              		.file 12 "Core/Inc/main.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:21     .text.MX_TIM10_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:27     .text.MX_TIM10_Init:00000000 MX_TIM10_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:79     .text.MX_TIM10_Init:00000028 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1595   .bss.htim10:00000000 htim10
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:85     .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:91     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:216    .text.HAL_TIM_PWM_MspInit:00000088 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:224    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:230    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:325    .text.HAL_TIM_Base_MspInit:0000005c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:332    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:338    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:649    .text.HAL_TIM_MspPostInit:00000148 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:661    .text.MX_TIM2_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:667    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:838    .text.MX_TIM2_Init:000000b4 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1616   .bss.htim2:00000000 htim2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:843    .text.MX_TIM3_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:849    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1005   .text.MX_TIM3_Init:000000a0 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1609   .bss.htim3:00000000 htim3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1011   .text.MX_TIM4_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1017   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1173   .text.MX_TIM4_Init:000000a0 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1602   .bss.htim4:00000000 htim4
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1179   .text.MX_TIM12_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1185   .text.MX_TIM12_Init:00000000 MX_TIM12_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1301   .text.MX_TIM12_Init:00000074 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1588   .bss.htim12:00000000 htim12
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1307   .text.MX_TIM13_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1313   .text.MX_TIM13_Init:00000000 MX_TIM13_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1426   .text.MX_TIM13_Init:0000006c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1581   .bss.htim13:00000000 htim13
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1432   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1438   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1502   .text.HAL_TIM_PWM_MspDeInit:00000054 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1510   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1516   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1571   .text.HAL_TIM_Base_MspDeInit:00000034 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1578   .bss.htim13:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1585   .bss.htim12:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1592   .bss.htim10:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1599   .bss.htim4:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1606   .bss.htim3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s:1613   .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccZGcORp.s 			page 48


HAL_NVIC_DisableIRQ
