    { SzAH,     rtCPU | rtInvisible | rtInteger,        8,  0, iregAH },
    { SzAL,     rtCPU | rtInvisible | rtInteger,        8,  0, iregAL },
    { SzAX,     rtCPU | rtRegular  | rtInteger,         16, 0, iregAX },
    { SzEAX,    rtCPU | rtExtended | rtInteger,         32, 0, iregEAX },
    { SzBH,     rtCPU | rtInvisible | rtInteger,        8,  0, iregBH },
    { SzBL,     rtCPU | rtInvisible | rtInteger,        8,  0, iregBL },
    { SzBX,     rtCPU | rtRegular  | rtInteger,         16, 0, iregBX },
    { SzEBX,    rtCPU | rtExtended | rtInteger,         32, 0, iregEBX },
    { SzCH,     rtCPU | rtInvisible | rtInteger,        8,  0, iregCH },
    { SzCL,     rtCPU | rtInvisible | rtInteger,        8,  0, iregCL },
    { SzCX,     rtCPU | rtRegular  | rtInteger,         16, 0, iregCX },
    { SzECX,    rtCPU | rtExtended | rtInteger,         32, 0, iregECX },
    { SzDH,     rtCPU | rtInvisible | rtInteger,        8,  0, iregDH },
    { SzDL,     rtCPU | rtInvisible | rtInteger,        8,  0, iregDL },
    { SzDX,     rtCPU | rtRegular  | rtInteger,         16, 0, iregDX },
    { SzEDX,    rtCPU | rtExtended | rtInteger,         32, 0, iregEDX },
    { SzSI,     rtCPU | rtRegular  | rtInteger,         16, 0, iregSI },
    { SzESI,    rtCPU | rtExtended | rtInteger,         32, 0, iregESI },
    { SzDI,     rtCPU | rtRegular  | rtInteger,         16, 0, iregDI },
    { SzEDI,    rtCPU | rtExtended | rtInteger,         32, 0, iregEDI },

    { SzIP,     rtCPU | rtRegular  | rtInteger | rtPC | rtNewLine,  16, 0, iregIP },
    { SzEIP,    rtCPU | rtExtended | rtInteger | rtPC | rtNewLine,  32, 0, iregEIP },
    { SzSP,     rtCPU | rtRegular  | rtInteger | rtFrame, 16, 0, iregSP },
    { SzESP,    rtCPU | rtExtended | rtInteger | rtFrame, 32, 0, iregESP },
    { SzBP,     rtCPU | rtRegular  | rtInteger | rtFrame, 16, 0, iregBP },
    { SzEBP,    rtCPU | rtExtended | rtInteger | rtFrame, 32, 0, iregEBP },
    { SzFlags,  rtCPU | rtRegular  | rtInteger, 16, 0, iregFLAGS },
    { SzEFlags, rtCPU | rtExtended | rtInteger, 32, 0, iregEFLAGS },

    { SzCS,     rtCPU | rtExtended | rtRegular | rtInteger | rtPC | rtNewLine, 16, 0, iregCS },
    { SzDS,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, iregDS },
    { SzES,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, iregES },
    { SzSS,     rtCPU | rtExtended | rtRegular | rtInteger | rtFrame, 16, 0, iregSS },
    { SzFS,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, iregFS },
    { SzGS,     rtCPU | rtExtended | rtRegular | rtInteger, 16, 0, iregGS },

    { SzCr0,    rtCPU | rtSpecial | rtKmode | rtInteger | rtNewLine, 32, 0, CV_REG_CR0 },
    { SzCr2,    rtCPU | rtSpecial | rtKmode | rtInteger,             32, 0, CV_REG_CR2 },
    { SzCr3,    rtCPU | rtSpecial | rtKmode | rtInteger,             32, 0, CV_REG_CR3 },
    { SzCr4,    rtCPU | rtSpecial | rtKmode | rtInteger,             32, 0, CV_REG_CR4 },
    { SzDr0,    rtCPU | rtSpecial | rtInteger | rtNewLine,           32, 0, CV_REG_DR0 },
    { SzDr1,    rtCPU | rtSpecial | rtInteger,                       32, 0, CV_REG_DR1 },
    { SzDr2,    rtCPU | rtSpecial | rtInteger,                       32, 0, CV_REG_DR2 },
    { SzDr3,    rtCPU | rtSpecial | rtInteger,                       32, 0, CV_REG_DR3 },
    { SzDr6,    rtCPU | rtSpecial | rtInteger,                       32, 0, CV_REG_DR6 },
    { SzDr7,    rtCPU | rtSpecial | rtInteger,                       32, 0, CV_REG_DR7 },
    { SzGdtr,   rtCPU | rtSpecial | rtKmode | rtInteger | rtNewLine, 32, 0, CV_REG_GDTR },
    { SzGdtl,   rtCPU | rtSpecial | rtKmode | rtInteger,             16, 0, CV_REG_GDTL },
    { SzIdtr,   rtCPU | rtSpecial | rtKmode | rtInteger,             32, 0, CV_REG_IDTR },
    { SzIdtl,   rtCPU | rtSpecial | rtKmode | rtInteger,             16, 0, CV_REG_IDTL },
    { SzTr,     rtCPU | rtSpecial | rtKmode | rtInteger,             16, 0, CV_REG_TR },
    { SzLdtr,   rtCPU | rtSpecial | rtKmode | rtInteger,             16, 0, CV_REG_LDTR },

    { SzST0,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST0 },
    { SzST1,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST1 },
    { SzST2,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST2 },
    { SzST3,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST3 },
    { SzST4,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST4 },
    { SzST5,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST5 },
    { SzST6,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST6 },
    { SzST7,    rtFPU | rtRegular | rtExtended | rtFloat,   80, 0, iregST7 },
    { SzCtrl,   rtFPU | rtRegular | rtExtended | rtInteger | rtNewLine, 16, 0, iregCTRL },
    { SzStat,   rtFPU | rtRegular | rtExtended | rtInteger, 16, 0, iregSTAT },
    { SzTag,    rtFPU | rtRegular | rtExtended | rtInteger, 16, 0, iregTAG },
    { SzFpIp,   rtFPU | rtRegular | rtInteger,              16, 0, iregFPIP },
    { SzFpEip,  rtFPU | rtExtended | rtInteger,             32, 0, CV_REG_FPEIP },
    { SzFpCs,   rtFPU | rtRegular | rtExtended | rtInteger | rtNewLine, 16, 0, iregFPCS },
    { SzFpDs,   rtFPU | rtRegular | rtExtended | rtInteger, 16, 0, iregFPDS },
    { SzFpEdo,  rtFPU | rtExtended | rtInteger,             32, 0, CV_REG_FPEDO },
    { SzFpDo,   rtFPU | rtRegular | rtInteger,              16, 0, iregFPDO }
