// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Crypto_Crypto,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.802000,HLS_SYN_LAT=1101659125036,HLS_SYN_TPT=none,HLS_SYN_MEM=208,HLS_SYN_DSP=0,HLS_SYN_FF=35345,HLS_SYN_LUT=38043,HLS_VERSION=2023_1}" *)

module Crypto (
        ap_clk,
        ap_rst_n,
        DataInStream_TDATA,
        DataInStream_TVALID,
        DataInStream_TREADY,
        DataInStream_TKEEP,
        DataInStream_TSTRB,
        DataInStream_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 155'd1;
parameter    ap_ST_fsm_state2 = 155'd2;
parameter    ap_ST_fsm_state3 = 155'd4;
parameter    ap_ST_fsm_state4 = 155'd8;
parameter    ap_ST_fsm_state5 = 155'd16;
parameter    ap_ST_fsm_state6 = 155'd32;
parameter    ap_ST_fsm_state7 = 155'd64;
parameter    ap_ST_fsm_state8 = 155'd128;
parameter    ap_ST_fsm_state9 = 155'd256;
parameter    ap_ST_fsm_state10 = 155'd512;
parameter    ap_ST_fsm_state11 = 155'd1024;
parameter    ap_ST_fsm_state12 = 155'd2048;
parameter    ap_ST_fsm_state13 = 155'd4096;
parameter    ap_ST_fsm_state14 = 155'd8192;
parameter    ap_ST_fsm_state15 = 155'd16384;
parameter    ap_ST_fsm_state16 = 155'd32768;
parameter    ap_ST_fsm_state17 = 155'd65536;
parameter    ap_ST_fsm_state18 = 155'd131072;
parameter    ap_ST_fsm_state19 = 155'd262144;
parameter    ap_ST_fsm_state20 = 155'd524288;
parameter    ap_ST_fsm_state21 = 155'd1048576;
parameter    ap_ST_fsm_state22 = 155'd2097152;
parameter    ap_ST_fsm_state23 = 155'd4194304;
parameter    ap_ST_fsm_state24 = 155'd8388608;
parameter    ap_ST_fsm_state25 = 155'd16777216;
parameter    ap_ST_fsm_state26 = 155'd33554432;
parameter    ap_ST_fsm_state27 = 155'd67108864;
parameter    ap_ST_fsm_state28 = 155'd134217728;
parameter    ap_ST_fsm_state29 = 155'd268435456;
parameter    ap_ST_fsm_state30 = 155'd536870912;
parameter    ap_ST_fsm_state31 = 155'd1073741824;
parameter    ap_ST_fsm_state32 = 155'd2147483648;
parameter    ap_ST_fsm_state33 = 155'd4294967296;
parameter    ap_ST_fsm_state34 = 155'd8589934592;
parameter    ap_ST_fsm_state35 = 155'd17179869184;
parameter    ap_ST_fsm_state36 = 155'd34359738368;
parameter    ap_ST_fsm_state37 = 155'd68719476736;
parameter    ap_ST_fsm_state38 = 155'd137438953472;
parameter    ap_ST_fsm_state39 = 155'd274877906944;
parameter    ap_ST_fsm_state40 = 155'd549755813888;
parameter    ap_ST_fsm_state41 = 155'd1099511627776;
parameter    ap_ST_fsm_state42 = 155'd2199023255552;
parameter    ap_ST_fsm_state43 = 155'd4398046511104;
parameter    ap_ST_fsm_state44 = 155'd8796093022208;
parameter    ap_ST_fsm_state45 = 155'd17592186044416;
parameter    ap_ST_fsm_state46 = 155'd35184372088832;
parameter    ap_ST_fsm_state47 = 155'd70368744177664;
parameter    ap_ST_fsm_state48 = 155'd140737488355328;
parameter    ap_ST_fsm_state49 = 155'd281474976710656;
parameter    ap_ST_fsm_state50 = 155'd562949953421312;
parameter    ap_ST_fsm_state51 = 155'd1125899906842624;
parameter    ap_ST_fsm_state52 = 155'd2251799813685248;
parameter    ap_ST_fsm_state53 = 155'd4503599627370496;
parameter    ap_ST_fsm_state54 = 155'd9007199254740992;
parameter    ap_ST_fsm_state55 = 155'd18014398509481984;
parameter    ap_ST_fsm_state56 = 155'd36028797018963968;
parameter    ap_ST_fsm_state57 = 155'd72057594037927936;
parameter    ap_ST_fsm_state58 = 155'd144115188075855872;
parameter    ap_ST_fsm_state59 = 155'd288230376151711744;
parameter    ap_ST_fsm_state60 = 155'd576460752303423488;
parameter    ap_ST_fsm_state61 = 155'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 155'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 155'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 155'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 155'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 155'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 155'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 155'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 155'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 155'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 155'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 155'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 155'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 155'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 155'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 155'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 155'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 155'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 155'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 155'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 155'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 155'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 155'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 155'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 155'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 155'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 155'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 155'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 155'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 155'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 155'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 155'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 155'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 155'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 155'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 155'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 155'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 155'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 155'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 155'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 155'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 155'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 155'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 155'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 155'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 155'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 155'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 155'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 155'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 155'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 155'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 155'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 155'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 155'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 155'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 155'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 155'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 155'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 155'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 155'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 155'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 155'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 155'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 155'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 155'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 155'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 155'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 155'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 155'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 155'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 155'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 155'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 155'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 155'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 155'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 155'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 155'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 155'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 155'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 155'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 155'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 155'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 155'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 155'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 155'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 155'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 155'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 155'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 155'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 155'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 155'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 155'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 155'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 155'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 155'd22835963083295358096932575511191922182123945984;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 18;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] DataInStream_TDATA;
input   DataInStream_TVALID;
output   DataInStream_TREADY;
input  [3:0] DataInStream_TKEEP;
input  [3:0] DataInStream_TSTRB;
input  [0:0] DataInStream_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [154:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [13:0] DataOutStream_address0;
reg    DataOutStream_ce0;
reg    DataOutStream_we0;
reg   [31:0] DataOutStream_d0;
wire   [31:0] RAMSel;
wire   [31:0] RAMSel1;
reg   [12:0] NTTTwiddleIn_address0;
reg    NTTTwiddleIn_ce0;
wire   [31:0] NTTTwiddleIn_q0;
reg   [12:0] INTTTwiddleIn_address0;
reg    INTTTwiddleIn_ce0;
wire   [31:0] INTTTwiddleIn_q0;
wire   [31:0] OP;
wire   [31:0] OP_read_read_fu_320_p2;
reg   [31:0] OP_read_reg_1403;
wire   [1:0] empty_fu_893_p1;
reg   [1:0] empty_reg_1407;
wire   [1:0] empty_139_fu_910_p1;
reg   [1:0] empty_139_reg_1444;
reg   [30:0] hf_1_reg_1477;
wire    ap_CS_fsm_state23;
reg   [11:0] trunc_ln1_reg_1482;
wire   [10:0] trunc_ln233_fu_966_p1;
reg   [10:0] trunc_ln233_reg_1487;
wire  signed [63:0] sext_ln233_fu_970_p1;
reg  signed [63:0] sext_ln233_reg_1492;
wire   [11:0] trunc_ln233_1_fu_989_p1;
reg   [11:0] trunc_ln233_1_reg_1500;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln233_fu_983_p2;
wire   [63:0] add_ln233_fu_993_p2;
reg   [63:0] add_ln233_reg_1505;
reg   [30:0] hf_3_reg_1523;
wire    ap_CS_fsm_state45;
reg   [11:0] trunc_ln233_4_reg_1528;
wire   [10:0] trunc_ln233_2_fu_1046_p1;
reg   [10:0] trunc_ln233_2_reg_1533;
wire  signed [63:0] sext_ln233_1_fu_1050_p1;
reg  signed [63:0] sext_ln233_1_reg_1538;
wire   [11:0] trunc_ln233_3_fu_1069_p1;
reg   [11:0] trunc_ln233_3_reg_1546;
wire    ap_CS_fsm_state46;
wire   [0:0] icmp_ln233_1_fu_1063_p2;
wire   [63:0] add_ln233_1_fu_1073_p2;
reg   [63:0] add_ln233_1_reg_1551;
reg   [30:0] hf_5_reg_1562;
wire    ap_CS_fsm_state67;
reg   [11:0] trunc_ln233_8_reg_1567;
wire   [10:0] trunc_ln233_5_fu_1121_p1;
reg   [10:0] trunc_ln233_5_reg_1572;
wire  signed [63:0] sext_ln233_2_fu_1125_p1;
reg  signed [63:0] sext_ln233_2_reg_1577;
wire   [11:0] trunc_ln233_6_fu_1144_p1;
reg   [11:0] trunc_ln233_6_reg_1585;
wire    ap_CS_fsm_state68;
wire   [0:0] icmp_ln233_2_fu_1138_p2;
wire   [63:0] add_ln233_2_fu_1148_p2;
reg   [63:0] add_ln233_2_reg_1590;
reg   [30:0] hf_reg_1615;
wire    ap_CS_fsm_state93;
reg   [11:0] trunc_ln_reg_1620;
wire   [10:0] trunc_ln188_fu_1206_p1;
reg   [10:0] trunc_ln188_reg_1625;
wire  signed [63:0] sext_ln188_fu_1210_p1;
reg  signed [63:0] sext_ln188_reg_1630;
wire   [11:0] trunc_ln188_1_fu_1229_p1;
reg   [11:0] trunc_ln188_1_reg_1638;
wire    ap_CS_fsm_state94;
wire   [0:0] icmp_ln188_fu_1223_p2;
wire   [63:0] add_ln188_fu_1233_p2;
reg   [63:0] add_ln188_reg_1643;
reg   [30:0] hf_2_reg_1661;
wire    ap_CS_fsm_state115;
reg   [11:0] trunc_ln188_4_reg_1666;
wire   [10:0] trunc_ln188_2_fu_1286_p1;
reg   [10:0] trunc_ln188_2_reg_1671;
wire  signed [63:0] sext_ln188_1_fu_1290_p1;
reg  signed [63:0] sext_ln188_1_reg_1676;
wire   [11:0] trunc_ln188_3_fu_1309_p1;
reg   [11:0] trunc_ln188_3_reg_1684;
wire    ap_CS_fsm_state116;
wire   [0:0] icmp_ln188_1_fu_1303_p2;
wire   [63:0] add_ln188_1_fu_1313_p2;
reg   [63:0] add_ln188_1_reg_1689;
reg   [30:0] hf_4_reg_1700;
wire    ap_CS_fsm_state137;
reg   [11:0] trunc_ln188_8_reg_1705;
wire   [10:0] trunc_ln188_5_fu_1361_p1;
reg   [10:0] trunc_ln188_5_reg_1710;
wire  signed [63:0] sext_ln188_2_fu_1365_p1;
reg  signed [63:0] sext_ln188_2_reg_1715;
wire   [11:0] trunc_ln188_6_fu_1384_p1;
reg   [11:0] trunc_ln188_6_reg_1723;
wire    ap_CS_fsm_state138;
wire   [0:0] icmp_ln188_2_fu_1378_p2;
wire   [63:0] add_ln188_2_fu_1388_p2;
reg   [63:0] add_ln188_2_reg_1728;
reg   [11:0] DataRAM_address0;
reg    DataRAM_ce0;
reg    DataRAM_we0;
reg   [31:0] DataRAM_d0;
wire   [31:0] DataRAM_q0;
reg   [11:0] DataRAM_address1;
reg    DataRAM_ce1;
reg    DataRAM_we1;
reg   [31:0] DataRAM_d1;
wire   [31:0] DataRAM_q1;
reg   [11:0] DataRAM_1_address0;
reg    DataRAM_1_ce0;
reg    DataRAM_1_we0;
reg   [31:0] DataRAM_1_d0;
wire   [31:0] DataRAM_1_q0;
reg   [11:0] DataRAM_1_address1;
reg    DataRAM_1_ce1;
reg    DataRAM_1_we1;
reg   [31:0] DataRAM_1_d1;
wire   [31:0] DataRAM_1_q1;
reg   [11:0] DataRAM_2_address0;
reg    DataRAM_2_ce0;
reg    DataRAM_2_we0;
reg   [31:0] DataRAM_2_d0;
wire   [31:0] DataRAM_2_q0;
reg   [11:0] DataRAM_2_address1;
reg    DataRAM_2_ce1;
reg    DataRAM_2_we1;
reg   [31:0] DataRAM_2_d1;
wire   [31:0] DataRAM_2_q1;
reg   [11:0] DataRAM_3_address0;
reg    DataRAM_3_ce0;
reg    DataRAM_3_we0;
reg   [31:0] DataRAM_3_d0;
wire   [31:0] DataRAM_3_q0;
reg   [11:0] DataRAM_3_address1;
reg    DataRAM_3_ce1;
reg    DataRAM_3_we1;
reg   [31:0] DataRAM_3_d1;
wire   [31:0] DataRAM_3_q1;
reg   [11:0] DataRAM_4_address0;
reg    DataRAM_4_ce0;
reg    DataRAM_4_we0;
reg   [31:0] DataRAM_4_d0;
wire   [31:0] DataRAM_4_q0;
reg   [11:0] DataRAM_4_address1;
reg    DataRAM_4_ce1;
reg    DataRAM_4_we1;
reg   [31:0] DataRAM_4_d1;
wire   [31:0] DataRAM_4_q1;
reg   [11:0] DataRAM_5_address0;
reg    DataRAM_5_ce0;
reg    DataRAM_5_we0;
reg   [31:0] DataRAM_5_d0;
wire   [31:0] DataRAM_5_q0;
reg   [11:0] DataRAM_5_address1;
reg    DataRAM_5_ce1;
reg    DataRAM_5_we1;
reg   [31:0] DataRAM_5_d1;
wire   [31:0] DataRAM_5_q1;
reg   [11:0] DataRAM_6_address0;
reg    DataRAM_6_ce0;
reg    DataRAM_6_we0;
reg   [31:0] DataRAM_6_d0;
wire   [31:0] DataRAM_6_q0;
reg   [11:0] DataRAM_6_address1;
reg    DataRAM_6_ce1;
reg    DataRAM_6_we1;
reg   [31:0] DataRAM_6_d1;
wire   [31:0] DataRAM_6_q1;
reg   [11:0] DataRAM_7_address0;
reg    DataRAM_7_ce0;
reg    DataRAM_7_we0;
reg   [31:0] DataRAM_7_d0;
wire   [31:0] DataRAM_7_q0;
reg   [11:0] DataRAM_7_address1;
reg    DataRAM_7_ce1;
reg    DataRAM_7_we1;
reg   [31:0] DataRAM_7_d1;
wire   [31:0] DataRAM_7_q1;
reg   [11:0] DataRAM_8_address0;
reg    DataRAM_8_ce0;
reg    DataRAM_8_we0;
reg   [31:0] DataRAM_8_d0;
wire   [31:0] DataRAM_8_q0;
reg   [11:0] DataRAM_8_address1;
reg    DataRAM_8_ce1;
reg    DataRAM_8_we1;
reg   [31:0] DataRAM_8_d1;
wire   [31:0] DataRAM_8_q1;
reg   [11:0] DataRAM_9_address0;
reg    DataRAM_9_ce0;
reg    DataRAM_9_we0;
reg   [31:0] DataRAM_9_d0;
wire   [31:0] DataRAM_9_q0;
reg   [11:0] DataRAM_9_address1;
reg    DataRAM_9_ce1;
reg    DataRAM_9_we1;
reg   [31:0] DataRAM_9_d1;
wire   [31:0] DataRAM_9_q1;
reg   [11:0] DataRAM_10_address0;
reg    DataRAM_10_ce0;
reg    DataRAM_10_we0;
reg   [31:0] DataRAM_10_d0;
wire   [31:0] DataRAM_10_q0;
reg   [11:0] DataRAM_10_address1;
reg    DataRAM_10_ce1;
reg    DataRAM_10_we1;
reg   [31:0] DataRAM_10_d1;
wire   [31:0] DataRAM_10_q1;
reg   [11:0] DataRAM_11_address0;
reg    DataRAM_11_ce0;
reg    DataRAM_11_we0;
reg   [31:0] DataRAM_11_d0;
wire   [31:0] DataRAM_11_q0;
reg   [11:0] DataRAM_11_address1;
reg    DataRAM_11_ce1;
reg    DataRAM_11_we1;
reg   [31:0] DataRAM_11_d1;
wire   [31:0] DataRAM_11_q1;
reg   [11:0] BitReverseData_address0;
reg    BitReverseData_ce0;
reg    BitReverseData_we0;
wire   [31:0] BitReverseData_q0;
reg   [11:0] BitReverseData_1_address0;
reg    BitReverseData_1_ce0;
reg    BitReverseData_1_we0;
wire   [31:0] BitReverseData_1_q0;
reg   [11:0] BitReverseData_2_address0;
reg    BitReverseData_2_ce0;
reg    BitReverseData_2_we0;
wire   [31:0] BitReverseData_2_q0;
reg   [10:0] NTTTWiddleRAM_address0;
reg    NTTTWiddleRAM_ce0;
reg    NTTTWiddleRAM_we0;
wire   [31:0] NTTTWiddleRAM_q0;
reg    NTTTWiddleRAM_ce1;
wire   [31:0] NTTTWiddleRAM_q1;
reg   [10:0] NTTTWiddleRAM_1_address0;
reg    NTTTWiddleRAM_1_ce0;
reg    NTTTWiddleRAM_1_we0;
wire   [31:0] NTTTWiddleRAM_1_q0;
reg    NTTTWiddleRAM_1_ce1;
wire   [31:0] NTTTWiddleRAM_1_q1;
reg   [10:0] NTTTWiddleRAM_2_address0;
reg    NTTTWiddleRAM_2_ce0;
reg    NTTTWiddleRAM_2_we0;
wire   [31:0] NTTTWiddleRAM_2_q0;
reg    NTTTWiddleRAM_2_ce1;
wire   [31:0] NTTTWiddleRAM_2_q1;
reg   [10:0] INTTTWiddleRAM_address0;
reg    INTTTWiddleRAM_ce0;
reg    INTTTWiddleRAM_we0;
wire   [31:0] INTTTWiddleRAM_q0;
reg    INTTTWiddleRAM_ce1;
wire   [31:0] INTTTWiddleRAM_q1;
reg   [10:0] INTTTWiddleRAM_1_address0;
reg    INTTTWiddleRAM_1_ce0;
reg    INTTTWiddleRAM_1_we0;
wire   [31:0] INTTTWiddleRAM_1_q0;
reg    INTTTWiddleRAM_1_ce1;
wire   [31:0] INTTTWiddleRAM_1_q1;
reg   [10:0] INTTTWiddleRAM_2_address0;
reg    INTTTWiddleRAM_2_ce0;
reg    INTTTWiddleRAM_2_we0;
wire   [31:0] INTTTWiddleRAM_2_q0;
reg    INTTTWiddleRAM_2_ce1;
wire   [31:0] INTTTWiddleRAM_2_q1;
wire    grp_apply_bit_reverse_fu_404_ap_start;
wire    grp_apply_bit_reverse_fu_404_ap_done;
wire    grp_apply_bit_reverse_fu_404_ap_idle;
wire    grp_apply_bit_reverse_fu_404_ap_ready;
wire   [11:0] grp_apply_bit_reverse_fu_404_x_address0;
wire    grp_apply_bit_reverse_fu_404_x_ce0;
reg   [31:0] grp_apply_bit_reverse_fu_404_x_q0;
wire   [11:0] grp_apply_bit_reverse_fu_404_result_address0;
wire    grp_apply_bit_reverse_fu_404_result_ce0;
wire    grp_apply_bit_reverse_fu_404_result_we0;
wire   [31:0] grp_apply_bit_reverse_fu_404_result_d0;
wire    grp_apply_bit_reverse_fu_412_ap_start;
wire    grp_apply_bit_reverse_fu_412_ap_done;
wire    grp_apply_bit_reverse_fu_412_ap_idle;
wire    grp_apply_bit_reverse_fu_412_ap_ready;
wire   [11:0] grp_apply_bit_reverse_fu_412_x_address0;
wire    grp_apply_bit_reverse_fu_412_x_ce0;
reg   [31:0] grp_apply_bit_reverse_fu_412_x_q0;
wire   [11:0] grp_apply_bit_reverse_fu_412_result_address0;
wire    grp_apply_bit_reverse_fu_412_result_ce0;
wire    grp_apply_bit_reverse_fu_412_result_we0;
wire   [31:0] grp_apply_bit_reverse_fu_412_result_d0;
wire    grp_apply_bit_reverse_fu_420_ap_start;
wire    grp_apply_bit_reverse_fu_420_ap_done;
wire    grp_apply_bit_reverse_fu_420_ap_idle;
wire    grp_apply_bit_reverse_fu_420_ap_ready;
wire   [11:0] grp_apply_bit_reverse_fu_420_x_address0;
wire    grp_apply_bit_reverse_fu_420_x_ce0;
reg   [31:0] grp_apply_bit_reverse_fu_420_x_q0;
wire   [11:0] grp_apply_bit_reverse_fu_420_result_address0;
wire    grp_apply_bit_reverse_fu_420_result_ce0;
wire    grp_apply_bit_reverse_fu_420_result_we0;
wire   [31:0] grp_apply_bit_reverse_fu_420_result_d0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_done;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_idle;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_d1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_done;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_idle;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_d1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_done;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_idle;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_address1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_ce1;
wire    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_d1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_done;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_idle;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_d1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_done;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_idle;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_d1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_done;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_idle;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_address1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_ce1;
wire    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_d1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_done;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_idle;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_d1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_done;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_idle;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_d1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_done;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_idle;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_address1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_ce1;
wire    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_d1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_done;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_idle;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_d1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_done;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_idle;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_d1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_done;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_idle;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_d1;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_address1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_ce1;
wire    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_we1;
wire   [31:0] grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_d1;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_ready;
wire   [10:0] grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_d0;
wire   [10:0] grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_d0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTwiddleIn_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTwiddleIn_ce0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTwiddleIn_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTwiddleIn_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_3_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_6_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_9_ce0;
wire   [13:0] grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_BitReverseData_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_BitReverseData_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_BitReverseData_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_BitReverseData_1_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_BitReverseData_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_BitReverseData_2_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_done;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_idle;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_d1;
wire   [10:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_ce0;
wire   [10:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_ce1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din3;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din3;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_ce;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din3;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_done;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_idle;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_d1;
wire   [10:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_ce0;
wire   [10:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_ce1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din3;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din3;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_ce;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din3;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_done;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_idle;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_ce1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_done;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_idle;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_ce1;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din1;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din2;
wire   [1:0] grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din3;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_ce;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_done;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_idle;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_ce1;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_address1;
wire    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_done;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_idle;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_d1;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_ce1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_we1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_d1;
wire   [10:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_address0;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_ce0;
wire   [10:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_address1;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_ce1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din3;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din3;
wire    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_ce;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din1;
wire   [31:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din2;
wire   [1:0] grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din3;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_BitReverseData_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_BitReverseData_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_BitReverseData_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_BitReverseData_1_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_BitReverseData_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_BitReverseData_2_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_done;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_idle;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_d1;
wire   [10:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_ce0;
wire   [10:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_ce1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din3;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din3;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_ce;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din3;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_done;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_idle;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_d1;
wire   [10:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_ce0;
wire   [10:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_ce1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din3;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din3;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_ce;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din3;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_done;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_idle;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_d1;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_d0;
wire   [11:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_ce1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_we1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_d1;
wire   [10:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_address0;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_ce0;
wire   [10:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_address1;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_ce1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din3;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din3;
wire    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_ce;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din1;
wire   [31:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din2;
wire   [1:0] grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din3;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_ready;
wire   [10:0] grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_d0;
wire   [10:0] grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_d0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTwiddleIn_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTwiddleIn_ce0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTwiddleIn_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTwiddleIn_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_1_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_4_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_7_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_10_ce0;
wire   [13:0] grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_ready;
wire   [10:0] grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_d0;
wire   [10:0] grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_d0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTwiddleIn_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTwiddleIn_ce0;
wire   [12:0] grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTwiddleIn_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTwiddleIn_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_ready;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_2_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_5_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_8_ce0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_11_ce0;
wire   [13:0] grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_ready;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataInStream_TREADY;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_ready;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataInStream_TREADY;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_d0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_done;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_idle;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_ready;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataInStream_TREADY;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_d0;
wire   [11:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_address0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_ce0;
wire    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_we0;
wire   [31:0] grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_d0;
wire    grp_ADD_MOD_fu_1733_ap_ready;
reg   [31:0] grp_ADD_MOD_fu_1733_input1_val;
reg   [31:0] grp_ADD_MOD_fu_1733_input2_val;
reg   [1:0] grp_ADD_MOD_fu_1733_MOD_INDEX;
wire   [31:0] grp_ADD_MOD_fu_1733_ap_return;
reg   [31:0] grp_MUL_MOD_fu_1739_input1_val;
reg   [31:0] grp_MUL_MOD_fu_1739_input2_val;
reg   [1:0] grp_MUL_MOD_fu_1739_MOD_INDEX;
wire   [31:0] grp_MUL_MOD_fu_1739_ap_return;
reg    grp_MUL_MOD_fu_1739_ap_ce;
wire    grp_SUB_MOD_fu_1745_ap_ready;
reg   [31:0] grp_SUB_MOD_fu_1745_input1_val;
reg   [31:0] grp_SUB_MOD_fu_1745_input2_val;
reg   [1:0] grp_SUB_MOD_fu_1745_MOD_INDEX;
wire   [31:0] grp_SUB_MOD_fu_1745_ap_return;
reg   [63:0] j_21_reg_338;
wire    ap_CS_fsm_state26;
reg   [63:0] j_23_reg_349;
wire    ap_CS_fsm_state48;
reg   [63:0] j_25_reg_360;
wire    ap_CS_fsm_state70;
reg   [63:0] j_reg_371;
wire    ap_CS_fsm_state96;
reg   [63:0] j_22_reg_382;
wire    ap_CS_fsm_state118;
reg   [63:0] j_24_reg_393;
wire    ap_CS_fsm_state140;
reg    grp_apply_bit_reverse_fu_404_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state72;
reg    grp_apply_bit_reverse_fu_412_ap_start_reg;
reg    grp_apply_bit_reverse_fu_420_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start_reg;
wire    ap_CS_fsm_state141;
reg    grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start_reg;
reg    grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start_reg;
wire    ap_CS_fsm_state142;
reg    grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start_reg;
reg    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start_reg;
wire    ap_CS_fsm_state25;
reg    grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start_reg;
wire    ap_CS_fsm_state47;
reg    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start_reg;
wire    ap_CS_fsm_state49;
wire   [0:0] icmp_ln229_2_fu_1091_p2;
wire    ap_CS_fsm_state71;
reg    grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start_reg;
reg    grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start_reg;
reg    grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start_reg;
wire    ap_CS_fsm_state69;
reg    grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start_reg;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
reg    grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start_reg;
reg    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start_reg;
wire    ap_CS_fsm_state95;
reg    grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start_reg;
wire    ap_CS_fsm_state117;
reg    grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start_reg;
wire    ap_CS_fsm_state139;
reg    grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start_reg;
wire    ap_CS_fsm_state143;
wire    ap_CS_fsm_state144;
reg    grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start_reg;
wire    ap_CS_fsm_state145;
wire    ap_CS_fsm_state146;
reg    grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start_reg;
reg    grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start_reg;
wire    ap_CS_fsm_state147;
wire    ap_CS_fsm_state148;
reg    grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start_reg;
wire    ap_CS_fsm_state150;
wire    ap_CS_fsm_state151;
reg    grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start_reg;
wire    ap_CS_fsm_state153;
wire    ap_CS_fsm_state154;
reg  signed [31:0] h_1_fu_296;
wire   [31:0] h_10_fu_998_p2;
reg    ap_block_state2_on_subcall_done;
wire    ap_CS_fsm_state5;
reg  signed [31:0] h_3_fu_300;
wire   [31:0] h_14_fu_1078_p2;
wire   [0:0] icmp_ln229_fu_931_p2;
wire    ap_CS_fsm_state27;
reg  signed [31:0] h_7_fu_304;
wire   [31:0] h_17_fu_1153_p2;
wire   [0:0] icmp_ln229_1_fu_1011_p2;
reg  signed [31:0] h_fu_308;
wire   [31:0] h_8_fu_1238_p2;
reg    ap_block_state72_on_subcall_done;
wire    ap_CS_fsm_state75;
reg  signed [31:0] h_2_fu_312;
wire   [31:0] h_12_fu_1318_p2;
wire   [0:0] icmp_ln184_fu_1171_p2;
wire    ap_CS_fsm_state97;
reg  signed [31:0] h_6_fu_316;
wire   [31:0] h_16_fu_1393_p2;
wire   [0:0] icmp_ln184_1_fu_1251_p2;
wire    ap_CS_fsm_state119;
wire  signed [31:0] icmp_ln229_fu_931_p0;
wire   [14:0] grp_fu_937_p0;
wire  signed [31:0] hf_1_fu_948_p1;
wire  signed [31:0] trunc_ln1_fu_957_p1;
wire   [10:0] grp_fu_937_p2;
wire  signed [31:0] sext_ln233_fu_970_p0;
wire   [51:0] tmp_18_fu_973_p4;
wire  signed [31:0] h_10_fu_998_p0;
wire  signed [31:0] icmp_ln229_1_fu_1011_p0;
wire   [14:0] grp_fu_1017_p0;
wire  signed [31:0] hf_3_fu_1028_p1;
wire  signed [31:0] trunc_ln233_4_fu_1037_p1;
wire   [10:0] grp_fu_1017_p2;
wire  signed [31:0] sext_ln233_1_fu_1050_p0;
wire   [51:0] tmp_20_fu_1053_p4;
wire  signed [31:0] h_14_fu_1078_p0;
wire  signed [31:0] icmp_ln229_2_fu_1091_p0;
wire   [14:0] grp_fu_1097_p0;
wire  signed [31:0] hf_5_fu_1103_p1;
wire  signed [31:0] trunc_ln233_8_fu_1112_p1;
wire   [10:0] grp_fu_1097_p2;
wire  signed [31:0] sext_ln233_2_fu_1125_p0;
wire   [51:0] tmp_22_fu_1128_p4;
wire  signed [31:0] h_17_fu_1153_p0;
wire  signed [31:0] icmp_ln184_fu_1171_p0;
wire   [14:0] grp_fu_1177_p0;
wire  signed [31:0] hf_fu_1188_p1;
wire  signed [31:0] trunc_ln_fu_1197_p1;
wire   [10:0] grp_fu_1177_p2;
wire  signed [31:0] sext_ln188_fu_1210_p0;
wire   [51:0] tmp_fu_1213_p4;
wire  signed [31:0] h_8_fu_1238_p0;
wire  signed [31:0] icmp_ln184_1_fu_1251_p0;
wire   [14:0] grp_fu_1257_p0;
wire  signed [31:0] hf_2_fu_1268_p1;
wire  signed [31:0] trunc_ln188_4_fu_1277_p1;
wire   [10:0] grp_fu_1257_p2;
wire  signed [31:0] sext_ln188_1_fu_1290_p0;
wire   [51:0] tmp_19_fu_1293_p4;
wire  signed [31:0] h_12_fu_1318_p0;
wire  signed [31:0] icmp_ln184_2_fu_1331_p0;
wire   [14:0] grp_fu_1337_p0;
wire  signed [31:0] hf_4_fu_1343_p1;
wire  signed [31:0] trunc_ln188_8_fu_1352_p1;
wire   [10:0] grp_fu_1337_p2;
wire  signed [31:0] sext_ln188_2_fu_1365_p0;
wire   [51:0] tmp_21_fu_1368_p4;
wire  signed [31:0] h_16_fu_1393_p0;
reg    grp_fu_937_ap_start;
wire    grp_fu_937_ap_done;
reg    grp_fu_1017_ap_start;
wire    grp_fu_1017_ap_done;
reg    grp_fu_1097_ap_start;
wire    grp_fu_1097_ap_done;
reg    grp_fu_1177_ap_start;
wire    grp_fu_1177_ap_done;
reg    grp_fu_1257_ap_start;
wire    grp_fu_1257_ap_done;
wire   [0:0] icmp_ln184_2_fu_1331_p2;
reg    grp_fu_1337_ap_start;
wire    grp_fu_1337_ap_done;
wire    ap_CS_fsm_state155;
reg   [154:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
reg    ap_block_state71_on_subcall_done;
reg    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_block_state74_on_subcall_done;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
reg    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
reg    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
reg    ap_ST_fsm_state140_blk;
reg    ap_block_state141_on_subcall_done;
reg    ap_ST_fsm_state141_blk;
reg    ap_block_state142_on_subcall_done;
reg    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
reg    ap_block_state144_on_subcall_done;
reg    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
reg    ap_block_state146_on_subcall_done;
reg    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
reg    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
reg    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
reg    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
wire    regslice_both_DataInStream_V_data_V_U_apdone_blk;
wire   [31:0] DataInStream_TDATA_int_regslice;
wire    DataInStream_TVALID_int_regslice;
reg    DataInStream_TREADY_int_regslice;
wire    regslice_both_DataInStream_V_data_V_U_ack_in;
wire    regslice_both_DataInStream_V_keep_V_U_apdone_blk;
wire   [3:0] DataInStream_TKEEP_int_regslice;
wire    regslice_both_DataInStream_V_keep_V_U_vld_out;
wire    regslice_both_DataInStream_V_keep_V_U_ack_in;
wire    regslice_both_DataInStream_V_strb_V_U_apdone_blk;
wire   [3:0] DataInStream_TSTRB_int_regslice;
wire    regslice_both_DataInStream_V_strb_V_U_vld_out;
wire    regslice_both_DataInStream_V_strb_V_U_ack_in;
wire    regslice_both_DataInStream_V_last_V_U_apdone_blk;
wire   [0:0] DataInStream_TLAST_int_regslice;
wire    regslice_both_DataInStream_V_last_V_U_vld_out;
wire    regslice_both_DataInStream_V_last_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 155'd1;
#0 grp_apply_bit_reverse_fu_404_ap_start_reg = 1'b0;
#0 grp_apply_bit_reverse_fu_412_ap_start_reg = 1'b0;
#0 grp_apply_bit_reverse_fu_420_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start_reg = 1'b0;
#0 grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start_reg = 1'b0;
end

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_address0),
    .ce0(DataRAM_ce0),
    .we0(DataRAM_we0),
    .d0(DataRAM_d0),
    .q0(DataRAM_q0),
    .address1(DataRAM_address1),
    .ce1(DataRAM_ce1),
    .we1(DataRAM_we1),
    .d1(DataRAM_d1),
    .q1(DataRAM_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_1_address0),
    .ce0(DataRAM_1_ce0),
    .we0(DataRAM_1_we0),
    .d0(DataRAM_1_d0),
    .q0(DataRAM_1_q0),
    .address1(DataRAM_1_address1),
    .ce1(DataRAM_1_ce1),
    .we1(DataRAM_1_we1),
    .d1(DataRAM_1_d1),
    .q1(DataRAM_1_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_2_address0),
    .ce0(DataRAM_2_ce0),
    .we0(DataRAM_2_we0),
    .d0(DataRAM_2_d0),
    .q0(DataRAM_2_q0),
    .address1(DataRAM_2_address1),
    .ce1(DataRAM_2_ce1),
    .we1(DataRAM_2_we1),
    .d1(DataRAM_2_d1),
    .q1(DataRAM_2_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_3_address0),
    .ce0(DataRAM_3_ce0),
    .we0(DataRAM_3_we0),
    .d0(DataRAM_3_d0),
    .q0(DataRAM_3_q0),
    .address1(DataRAM_3_address1),
    .ce1(DataRAM_3_ce1),
    .we1(DataRAM_3_we1),
    .d1(DataRAM_3_d1),
    .q1(DataRAM_3_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_4_address0),
    .ce0(DataRAM_4_ce0),
    .we0(DataRAM_4_we0),
    .d0(DataRAM_4_d0),
    .q0(DataRAM_4_q0),
    .address1(DataRAM_4_address1),
    .ce1(DataRAM_4_ce1),
    .we1(DataRAM_4_we1),
    .d1(DataRAM_4_d1),
    .q1(DataRAM_4_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_5_address0),
    .ce0(DataRAM_5_ce0),
    .we0(DataRAM_5_we0),
    .d0(DataRAM_5_d0),
    .q0(DataRAM_5_q0),
    .address1(DataRAM_5_address1),
    .ce1(DataRAM_5_ce1),
    .we1(DataRAM_5_we1),
    .d1(DataRAM_5_d1),
    .q1(DataRAM_5_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_6_address0),
    .ce0(DataRAM_6_ce0),
    .we0(DataRAM_6_we0),
    .d0(DataRAM_6_d0),
    .q0(DataRAM_6_q0),
    .address1(DataRAM_6_address1),
    .ce1(DataRAM_6_ce1),
    .we1(DataRAM_6_we1),
    .d1(DataRAM_6_d1),
    .q1(DataRAM_6_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_7_address0),
    .ce0(DataRAM_7_ce0),
    .we0(DataRAM_7_we0),
    .d0(DataRAM_7_d0),
    .q0(DataRAM_7_q0),
    .address1(DataRAM_7_address1),
    .ce1(DataRAM_7_ce1),
    .we1(DataRAM_7_we1),
    .d1(DataRAM_7_d1),
    .q1(DataRAM_7_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_8_address0),
    .ce0(DataRAM_8_ce0),
    .we0(DataRAM_8_we0),
    .d0(DataRAM_8_d0),
    .q0(DataRAM_8_q0),
    .address1(DataRAM_8_address1),
    .ce1(DataRAM_8_ce1),
    .we1(DataRAM_8_we1),
    .d1(DataRAM_8_d1),
    .q1(DataRAM_8_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_9_address0),
    .ce0(DataRAM_9_ce0),
    .we0(DataRAM_9_we0),
    .d0(DataRAM_9_d0),
    .q0(DataRAM_9_q0),
    .address1(DataRAM_9_address1),
    .ce1(DataRAM_9_ce1),
    .we1(DataRAM_9_we1),
    .d1(DataRAM_9_d1),
    .q1(DataRAM_9_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_10_address0),
    .ce0(DataRAM_10_ce0),
    .we0(DataRAM_10_we0),
    .d0(DataRAM_10_d0),
    .q0(DataRAM_10_q0),
    .address1(DataRAM_10_address1),
    .ce1(DataRAM_10_ce1),
    .we1(DataRAM_10_we1),
    .d1(DataRAM_10_d1),
    .q1(DataRAM_10_q1)
);

Crypto_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DataRAM_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_11_address0),
    .ce0(DataRAM_11_ce0),
    .we0(DataRAM_11_we0),
    .d0(DataRAM_11_d0),
    .q0(DataRAM_11_q0),
    .address1(DataRAM_11_address1),
    .ce1(DataRAM_11_ce1),
    .we1(DataRAM_11_we1),
    .d1(DataRAM_11_d1),
    .q1(DataRAM_11_q1)
);

Crypto_BitReverseData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
BitReverseData_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(BitReverseData_address0),
    .ce0(BitReverseData_ce0),
    .we0(BitReverseData_we0),
    .d0(grp_apply_bit_reverse_fu_404_result_d0),
    .q0(BitReverseData_q0)
);

Crypto_BitReverseData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
BitReverseData_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(BitReverseData_1_address0),
    .ce0(BitReverseData_1_ce0),
    .we0(BitReverseData_1_we0),
    .d0(grp_apply_bit_reverse_fu_412_result_d0),
    .q0(BitReverseData_1_q0)
);

Crypto_BitReverseData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
BitReverseData_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(BitReverseData_2_address0),
    .ce0(BitReverseData_2_ce0),
    .we0(BitReverseData_2_we0),
    .d0(grp_apply_bit_reverse_fu_420_result_d0),
    .q0(BitReverseData_2_q0)
);

Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
NTTTWiddleRAM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTTWiddleRAM_address0),
    .ce0(NTTTWiddleRAM_ce0),
    .we0(NTTTWiddleRAM_we0),
    .d0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_d0),
    .q0(NTTTWiddleRAM_q0),
    .address1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_address1),
    .ce1(NTTTWiddleRAM_ce1),
    .q1(NTTTWiddleRAM_q1)
);

Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
NTTTWiddleRAM_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTTWiddleRAM_1_address0),
    .ce0(NTTTWiddleRAM_1_ce0),
    .we0(NTTTWiddleRAM_1_we0),
    .d0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_d0),
    .q0(NTTTWiddleRAM_1_q0),
    .address1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_address1),
    .ce1(NTTTWiddleRAM_1_ce1),
    .q1(NTTTWiddleRAM_1_q1)
);

Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
NTTTWiddleRAM_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTTWiddleRAM_2_address0),
    .ce0(NTTTWiddleRAM_2_ce0),
    .we0(NTTTWiddleRAM_2_we0),
    .d0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_d0),
    .q0(NTTTWiddleRAM_2_q0),
    .address1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_address1),
    .ce1(NTTTWiddleRAM_2_ce1),
    .q1(NTTTWiddleRAM_2_q1)
);

Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
INTTTWiddleRAM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(INTTTWiddleRAM_address0),
    .ce0(INTTTWiddleRAM_ce0),
    .we0(INTTTWiddleRAM_we0),
    .d0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_d0),
    .q0(INTTTWiddleRAM_q0),
    .address1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_address1),
    .ce1(INTTTWiddleRAM_ce1),
    .q1(INTTTWiddleRAM_q1)
);

Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
INTTTWiddleRAM_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(INTTTWiddleRAM_1_address0),
    .ce0(INTTTWiddleRAM_1_ce0),
    .we0(INTTTWiddleRAM_1_we0),
    .d0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_d0),
    .q0(INTTTWiddleRAM_1_q0),
    .address1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_address1),
    .ce1(INTTTWiddleRAM_1_ce1),
    .q1(INTTTWiddleRAM_1_q1)
);

Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
INTTTWiddleRAM_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(INTTTWiddleRAM_2_address0),
    .ce0(INTTTWiddleRAM_2_ce0),
    .we0(INTTTWiddleRAM_2_we0),
    .d0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_d0),
    .q0(INTTTWiddleRAM_2_q0),
    .address1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_address1),
    .ce1(INTTTWiddleRAM_2_ce1),
    .q1(INTTTWiddleRAM_2_q1)
);

Crypto_apply_bit_reverse grp_apply_bit_reverse_fu_404(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_apply_bit_reverse_fu_404_ap_start),
    .ap_done(grp_apply_bit_reverse_fu_404_ap_done),
    .ap_idle(grp_apply_bit_reverse_fu_404_ap_idle),
    .ap_ready(grp_apply_bit_reverse_fu_404_ap_ready),
    .x_address0(grp_apply_bit_reverse_fu_404_x_address0),
    .x_ce0(grp_apply_bit_reverse_fu_404_x_ce0),
    .x_q0(grp_apply_bit_reverse_fu_404_x_q0),
    .result_address0(grp_apply_bit_reverse_fu_404_result_address0),
    .result_ce0(grp_apply_bit_reverse_fu_404_result_ce0),
    .result_we0(grp_apply_bit_reverse_fu_404_result_we0),
    .result_d0(grp_apply_bit_reverse_fu_404_result_d0)
);

Crypto_apply_bit_reverse grp_apply_bit_reverse_fu_412(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_apply_bit_reverse_fu_412_ap_start),
    .ap_done(grp_apply_bit_reverse_fu_412_ap_done),
    .ap_idle(grp_apply_bit_reverse_fu_412_ap_idle),
    .ap_ready(grp_apply_bit_reverse_fu_412_ap_ready),
    .x_address0(grp_apply_bit_reverse_fu_412_x_address0),
    .x_ce0(grp_apply_bit_reverse_fu_412_x_ce0),
    .x_q0(grp_apply_bit_reverse_fu_412_x_q0),
    .result_address0(grp_apply_bit_reverse_fu_412_result_address0),
    .result_ce0(grp_apply_bit_reverse_fu_412_result_ce0),
    .result_we0(grp_apply_bit_reverse_fu_412_result_we0),
    .result_d0(grp_apply_bit_reverse_fu_412_result_d0)
);

Crypto_apply_bit_reverse grp_apply_bit_reverse_fu_420(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_apply_bit_reverse_fu_420_ap_start),
    .ap_done(grp_apply_bit_reverse_fu_420_ap_done),
    .ap_idle(grp_apply_bit_reverse_fu_420_ap_idle),
    .ap_ready(grp_apply_bit_reverse_fu_420_ap_ready),
    .x_address0(grp_apply_bit_reverse_fu_420_x_address0),
    .x_ce0(grp_apply_bit_reverse_fu_420_x_ce0),
    .x_q0(grp_apply_bit_reverse_fu_420_x_q0),
    .result_address0(grp_apply_bit_reverse_fu_420_result_address0),
    .result_ce0(grp_apply_bit_reverse_fu_420_result_ce0),
    .result_we0(grp_apply_bit_reverse_fu_420_result_we0),
    .result_d0(grp_apply_bit_reverse_fu_420_result_d0)
);

Crypto_Crypto_Pipeline_POLY_MUL_LOOP grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_ready),
    .DataRAM_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_ce1),
    .DataRAM_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_we1),
    .DataRAM_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_d1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_3_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_ce1),
    .DataRAM_3_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_we1),
    .DataRAM_3_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_d1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_6_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_ce1),
    .DataRAM_6_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_we1),
    .DataRAM_6_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_d1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_9_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_d0),
    .DataRAM_9_q0(DataRAM_9_q0),
    .DataRAM_9_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_address1),
    .DataRAM_9_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_ce1),
    .DataRAM_9_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_we1),
    .DataRAM_9_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_d1),
    .DataRAM_9_q1(DataRAM_9_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_MUL_LOOP23 grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_ready),
    .DataRAM_1_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_ce1),
    .DataRAM_1_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_we1),
    .DataRAM_1_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_d1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_4_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_ce1),
    .DataRAM_4_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_we1),
    .DataRAM_4_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_d1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_7_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_ce1),
    .DataRAM_7_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_we1),
    .DataRAM_7_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_d1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .DataRAM_10_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_d0),
    .DataRAM_10_q0(DataRAM_10_q0),
    .DataRAM_10_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_address1),
    .DataRAM_10_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_ce1),
    .DataRAM_10_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_we1),
    .DataRAM_10_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_d1),
    .DataRAM_10_q1(DataRAM_10_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_MUL_LOOP24 grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_ready),
    .DataRAM_2_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_ce1),
    .DataRAM_2_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_we1),
    .DataRAM_2_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_d1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_5_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_ce1),
    .DataRAM_5_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_we1),
    .DataRAM_5_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_d1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_8_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_d0),
    .DataRAM_8_q0(DataRAM_8_q0),
    .DataRAM_8_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_address1),
    .DataRAM_8_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_ce1),
    .DataRAM_8_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_we1),
    .DataRAM_8_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_d1),
    .DataRAM_8_q1(DataRAM_8_q1),
    .DataRAM_11_address0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_d0),
    .DataRAM_11_q0(DataRAM_11_q0),
    .DataRAM_11_address1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_address1),
    .DataRAM_11_ce1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_ce1),
    .DataRAM_11_we1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_we1),
    .DataRAM_11_d1(grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_d1),
    .DataRAM_11_q1(DataRAM_11_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_SUB_LOOP grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_ready),
    .DataRAM_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_ce1),
    .DataRAM_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_we1),
    .DataRAM_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_d1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_3_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_ce1),
    .DataRAM_3_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_we1),
    .DataRAM_3_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_d1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_6_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_ce1),
    .DataRAM_6_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_we1),
    .DataRAM_6_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_d1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_9_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_d0),
    .DataRAM_9_q0(DataRAM_9_q0),
    .DataRAM_9_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_address1),
    .DataRAM_9_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_ce1),
    .DataRAM_9_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_we1),
    .DataRAM_9_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_d1),
    .DataRAM_9_q1(DataRAM_9_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_SUB_LOOP17 grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_ready),
    .DataRAM_1_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_ce1),
    .DataRAM_1_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_we1),
    .DataRAM_1_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_d1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_4_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_ce1),
    .DataRAM_4_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_we1),
    .DataRAM_4_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_d1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_7_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_ce1),
    .DataRAM_7_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_we1),
    .DataRAM_7_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_d1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .DataRAM_10_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_d0),
    .DataRAM_10_q0(DataRAM_10_q0),
    .DataRAM_10_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_address1),
    .DataRAM_10_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_ce1),
    .DataRAM_10_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_we1),
    .DataRAM_10_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_d1),
    .DataRAM_10_q1(DataRAM_10_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_SUB_LOOP18 grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_ready),
    .DataRAM_2_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_ce1),
    .DataRAM_2_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_we1),
    .DataRAM_2_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_d1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_5_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_ce1),
    .DataRAM_5_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_we1),
    .DataRAM_5_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_d1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_8_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_d0),
    .DataRAM_8_q0(DataRAM_8_q0),
    .DataRAM_8_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_address1),
    .DataRAM_8_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_ce1),
    .DataRAM_8_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_we1),
    .DataRAM_8_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_d1),
    .DataRAM_8_q1(DataRAM_8_q1),
    .DataRAM_11_address0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_d0),
    .DataRAM_11_q0(DataRAM_11_q0),
    .DataRAM_11_address1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_address1),
    .DataRAM_11_ce1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_ce1),
    .DataRAM_11_we1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_we1),
    .DataRAM_11_d1(grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_d1),
    .DataRAM_11_q1(DataRAM_11_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_ADD_LOOP grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_ready),
    .DataRAM_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_ce1),
    .DataRAM_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_we1),
    .DataRAM_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_d1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_3_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_ce1),
    .DataRAM_3_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_we1),
    .DataRAM_3_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_d1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_6_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_ce1),
    .DataRAM_6_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_we1),
    .DataRAM_6_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_d1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_9_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_d0),
    .DataRAM_9_q0(DataRAM_9_q0),
    .DataRAM_9_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_address1),
    .DataRAM_9_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_ce1),
    .DataRAM_9_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_we1),
    .DataRAM_9_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_d1),
    .DataRAM_9_q1(DataRAM_9_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_ADD_LOOP15 grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_ready),
    .DataRAM_1_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_ce1),
    .DataRAM_1_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_we1),
    .DataRAM_1_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_d1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_4_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_ce1),
    .DataRAM_4_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_we1),
    .DataRAM_4_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_d1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_7_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_ce1),
    .DataRAM_7_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_we1),
    .DataRAM_7_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_d1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .DataRAM_10_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_d0),
    .DataRAM_10_q0(DataRAM_10_q0),
    .DataRAM_10_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_address1),
    .DataRAM_10_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_ce1),
    .DataRAM_10_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_we1),
    .DataRAM_10_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_d1),
    .DataRAM_10_q1(DataRAM_10_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_ADD_LOOP16 grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_ready),
    .DataRAM_2_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_ce1),
    .DataRAM_2_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_we1),
    .DataRAM_2_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_d1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_5_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_ce1),
    .DataRAM_5_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_we1),
    .DataRAM_5_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_d1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_8_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_d0),
    .DataRAM_8_q0(DataRAM_8_q0),
    .DataRAM_8_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_address1),
    .DataRAM_8_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_ce1),
    .DataRAM_8_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_we1),
    .DataRAM_8_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_d1),
    .DataRAM_8_q1(DataRAM_8_q1),
    .DataRAM_11_address0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_d0),
    .DataRAM_11_q0(DataRAM_11_q0),
    .DataRAM_11_address1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_address1),
    .DataRAM_11_ce1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_ce1),
    .DataRAM_11_we1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_we1),
    .DataRAM_11_d1(grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_d1),
    .DataRAM_11_q1(DataRAM_11_q1),
    .RAMSel_cast(empty_reg_1407),
    .RAMSel1_cast(empty_139_reg_1444)
);

Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_ready),
    .DataRAM_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_ce1),
    .DataRAM_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_we1),
    .DataRAM_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_d1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_3_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_ce1),
    .DataRAM_3_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_we1),
    .DataRAM_3_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_d1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_6_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_ce1),
    .DataRAM_6_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_we1),
    .DataRAM_6_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_d1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_9_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_d0),
    .DataRAM_9_q0(DataRAM_9_q0),
    .DataRAM_9_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_address1),
    .DataRAM_9_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_ce1),
    .DataRAM_9_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_we1),
    .DataRAM_9_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_d1),
    .DataRAM_9_q1(DataRAM_9_q1),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_ready),
    .DataRAM_1_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_ce1),
    .DataRAM_1_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_we1),
    .DataRAM_1_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_d1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_4_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_ce1),
    .DataRAM_4_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_we1),
    .DataRAM_4_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_d1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_7_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_ce1),
    .DataRAM_7_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_we1),
    .DataRAM_7_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_d1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .DataRAM_10_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_d0),
    .DataRAM_10_q0(DataRAM_10_q0),
    .DataRAM_10_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_address1),
    .DataRAM_10_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_ce1),
    .DataRAM_10_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_we1),
    .DataRAM_10_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_d1),
    .DataRAM_10_q1(DataRAM_10_q1),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start),
    .ap_done(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_done),
    .ap_idle(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_ready),
    .DataRAM_2_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_ce1),
    .DataRAM_2_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_we1),
    .DataRAM_2_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_d1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_5_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_ce1),
    .DataRAM_5_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_we1),
    .DataRAM_5_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_d1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_8_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_d0),
    .DataRAM_8_q0(DataRAM_8_q0),
    .DataRAM_8_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_address1),
    .DataRAM_8_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_ce1),
    .DataRAM_8_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_we1),
    .DataRAM_8_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_d1),
    .DataRAM_8_q1(DataRAM_8_q1),
    .DataRAM_11_address0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_d0),
    .DataRAM_11_q0(DataRAM_11_q0),
    .DataRAM_11_address1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_address1),
    .DataRAM_11_ce1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_ce1),
    .DataRAM_11_we1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_we1),
    .DataRAM_11_d1(grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_d1),
    .DataRAM_11_q1(DataRAM_11_q1),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_93_3 grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_ready),
    .INTTTWiddleRAM_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_address0),
    .INTTTWiddleRAM_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_ce0),
    .INTTTWiddleRAM_we0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_we0),
    .INTTTWiddleRAM_d0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_d0),
    .NTTTWiddleRAM_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_address0),
    .NTTTWiddleRAM_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_ce0),
    .NTTTWiddleRAM_we0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_we0),
    .NTTTWiddleRAM_d0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_d0),
    .NTTTwiddleIn_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTwiddleIn_address0),
    .NTTTwiddleIn_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTwiddleIn_ce0),
    .NTTTwiddleIn_q0(NTTTwiddleIn_q0),
    .INTTTwiddleIn_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTwiddleIn_address0),
    .INTTTwiddleIn_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTwiddleIn_ce0),
    .INTTTwiddleIn_q0(INTTTwiddleIn_q0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_82_2 grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_ready),
    .DataRAM_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_3_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_6_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_9_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_9_ce0),
    .DataRAM_9_q0(DataRAM_9_q0),
    .RAMSel_cast(empty_reg_1407),
    .DataOutStream_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_address0),
    .DataOutStream_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_ce0),
    .DataOutStream_we0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_we0),
    .DataOutStream_d0(grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_220_8 grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_ready),
    .DataRAM_9_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_d0),
    .DataRAM_6_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_d0),
    .DataRAM_3_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_d0),
    .DataRAM_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_d0),
    .BitReverseData_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_BitReverseData_address0),
    .BitReverseData_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_BitReverseData_ce0),
    .BitReverseData_q0(BitReverseData_q0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_220_83 grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_ready),
    .DataRAM_10_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_d0),
    .DataRAM_7_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_d0),
    .DataRAM_4_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_d0),
    .DataRAM_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_d0),
    .BitReverseData_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_BitReverseData_1_address0),
    .BitReverseData_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_BitReverseData_1_ce0),
    .BitReverseData_1_q0(BitReverseData_1_q0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_220_84 grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_ready),
    .DataRAM_11_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_d0),
    .DataRAM_8_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_d0),
    .DataRAM_5_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_d0),
    .DataRAM_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_d0),
    .BitReverseData_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_BitReverseData_2_address0),
    .BitReverseData_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_BitReverseData_2_ce0),
    .BitReverseData_2_q0(BitReverseData_2_q0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_INTT_PE_LOOP grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start),
    .ap_done(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_done),
    .ap_idle(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_ready),
    .hf_7(hf_1_reg_1477),
    .trunc_ln233_3(trunc_ln233_1_reg_1500),
    .DataRAM_address0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_ce1),
    .DataRAM_we1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_we1),
    .DataRAM_d1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_d1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_3_address0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_ce1),
    .DataRAM_3_we1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_we1),
    .DataRAM_3_d1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_d1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_6_address0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_ce1),
    .DataRAM_6_we1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_we1),
    .DataRAM_6_d1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_d1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_9_address0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_d0),
    .DataRAM_9_q0(DataRAM_9_q0),
    .DataRAM_9_address1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_address1),
    .DataRAM_9_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_ce1),
    .DataRAM_9_we1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_we1),
    .DataRAM_9_d1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_d1),
    .DataRAM_9_q1(DataRAM_9_q1),
    .RAMSel_cast(empty_reg_1407),
    .trunc_ln13(trunc_ln1_reg_1482),
    .trunc_ln233_1(trunc_ln233_reg_1487),
    .INTTTWiddleRAM_address0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_address0),
    .INTTTWiddleRAM_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_ce0),
    .INTTTWiddleRAM_q0(INTTTWiddleRAM_q0),
    .INTTTWiddleRAM_address1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_address1),
    .INTTTWiddleRAM_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_ce1),
    .INTTTWiddleRAM_q1(INTTTWiddleRAM_q1),
    .grp_ADD_MOD_fu_1733_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din1),
    .grp_ADD_MOD_fu_1733_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din2),
    .grp_ADD_MOD_fu_1733_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din3),
    .grp_ADD_MOD_fu_1733_p_dout0(grp_ADD_MOD_fu_1733_ap_return),
    .grp_ADD_MOD_fu_1733_p_ready(grp_ADD_MOD_fu_1733_ap_ready),
    .grp_MUL_MOD_fu_1739_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din1),
    .grp_MUL_MOD_fu_1739_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din2),
    .grp_MUL_MOD_fu_1739_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din3),
    .grp_MUL_MOD_fu_1739_p_dout0(grp_MUL_MOD_fu_1739_ap_return),
    .grp_MUL_MOD_fu_1739_p_ce(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_ce),
    .grp_SUB_MOD_fu_1745_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din1),
    .grp_SUB_MOD_fu_1745_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din2),
    .grp_SUB_MOD_fu_1745_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din3),
    .grp_SUB_MOD_fu_1745_p_dout0(grp_SUB_MOD_fu_1745_ap_return),
    .grp_SUB_MOD_fu_1745_p_ready(grp_SUB_MOD_fu_1745_ap_ready)
);

Crypto_Crypto_Pipeline_INTT_PE_LOOP5 grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start),
    .ap_done(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_done),
    .ap_idle(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_ready),
    .hf_9(hf_3_reg_1523),
    .trunc_ln233_7(trunc_ln233_3_reg_1546),
    .DataRAM_1_address0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_ce1),
    .DataRAM_1_we1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_we1),
    .DataRAM_1_d1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_d1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_4_address0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_ce1),
    .DataRAM_4_we1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_we1),
    .DataRAM_4_d1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_d1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_7_address0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_ce1),
    .DataRAM_7_we1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_we1),
    .DataRAM_7_d1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_d1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .DataRAM_10_address0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_d0),
    .DataRAM_10_q0(DataRAM_10_q0),
    .DataRAM_10_address1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_address1),
    .DataRAM_10_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_ce1),
    .DataRAM_10_we1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_we1),
    .DataRAM_10_d1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_d1),
    .DataRAM_10_q1(DataRAM_10_q1),
    .RAMSel_cast(empty_reg_1407),
    .trunc_ln233_4(trunc_ln233_4_reg_1528),
    .trunc_ln233_5(trunc_ln233_2_reg_1533),
    .INTTTWiddleRAM_1_address0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_address0),
    .INTTTWiddleRAM_1_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_ce0),
    .INTTTWiddleRAM_1_q0(INTTTWiddleRAM_1_q0),
    .INTTTWiddleRAM_1_address1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_address1),
    .INTTTWiddleRAM_1_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_ce1),
    .INTTTWiddleRAM_1_q1(INTTTWiddleRAM_1_q1),
    .grp_ADD_MOD_fu_1733_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din1),
    .grp_ADD_MOD_fu_1733_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din2),
    .grp_ADD_MOD_fu_1733_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din3),
    .grp_ADD_MOD_fu_1733_p_dout0(grp_ADD_MOD_fu_1733_ap_return),
    .grp_ADD_MOD_fu_1733_p_ready(grp_ADD_MOD_fu_1733_ap_ready),
    .grp_MUL_MOD_fu_1739_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din1),
    .grp_MUL_MOD_fu_1739_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din2),
    .grp_MUL_MOD_fu_1739_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din3),
    .grp_MUL_MOD_fu_1739_p_dout0(grp_MUL_MOD_fu_1739_ap_return),
    .grp_MUL_MOD_fu_1739_p_ce(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_ce),
    .grp_SUB_MOD_fu_1745_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din1),
    .grp_SUB_MOD_fu_1745_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din2),
    .grp_SUB_MOD_fu_1745_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din3),
    .grp_SUB_MOD_fu_1745_p_dout0(grp_SUB_MOD_fu_1745_ap_return),
    .grp_SUB_MOD_fu_1745_p_ready(grp_SUB_MOD_fu_1745_ap_ready)
);

Crypto_Crypto_Pipeline_MUL_INV_LOOP grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start),
    .ap_done(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_done),
    .ap_idle(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_ready),
    .DataRAM_9_address0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_d0),
    .DataRAM_9_address1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_address1),
    .DataRAM_9_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_ce1),
    .DataRAM_9_q1(DataRAM_9_q1),
    .DataRAM_6_address0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_d0),
    .DataRAM_6_address1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_3_address0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_d0),
    .DataRAM_3_address1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_address0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_d0),
    .DataRAM_address1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_MUL_INV_LOOP21 grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start),
    .ap_done(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_done),
    .ap_idle(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_ready),
    .DataRAM_10_address0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_d0),
    .DataRAM_10_address1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_address1),
    .DataRAM_10_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_ce1),
    .DataRAM_10_q1(DataRAM_10_q1),
    .DataRAM_7_address0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_d0),
    .DataRAM_7_address1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .DataRAM_4_address0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_d0),
    .DataRAM_4_address1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_1_address0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_d0),
    .DataRAM_1_address1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .RAMSel_cast(empty_reg_1407),
    .grp_MUL_MOD_fu_1739_p_din1(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din1),
    .grp_MUL_MOD_fu_1739_p_din2(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din2),
    .grp_MUL_MOD_fu_1739_p_din3(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din3),
    .grp_MUL_MOD_fu_1739_p_dout0(grp_MUL_MOD_fu_1739_ap_return),
    .grp_MUL_MOD_fu_1739_p_ce(grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_ce)
);

Crypto_Crypto_Pipeline_MUL_INV_LOOP22 grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start),
    .ap_done(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_done),
    .ap_idle(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_ready),
    .DataRAM_11_address0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_d0),
    .DataRAM_11_address1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_address1),
    .DataRAM_11_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_ce1),
    .DataRAM_11_q1(DataRAM_11_q1),
    .DataRAM_8_address0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_d0),
    .DataRAM_8_address1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_address1),
    .DataRAM_8_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_ce1),
    .DataRAM_8_q1(DataRAM_8_q1),
    .DataRAM_5_address0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_d0),
    .DataRAM_5_address1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_2_address0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_d0),
    .DataRAM_2_address1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_INTT_PE_LOOP6 grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start),
    .ap_done(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_done),
    .ap_idle(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_ready),
    .hf_11(hf_5_reg_1562),
    .trunc_ln233_s(trunc_ln233_6_reg_1585),
    .DataRAM_2_address0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_ce1),
    .DataRAM_2_we1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_we1),
    .DataRAM_2_d1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_d1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_5_address0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_ce1),
    .DataRAM_5_we1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_we1),
    .DataRAM_5_d1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_d1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_8_address0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_d0),
    .DataRAM_8_q0(DataRAM_8_q0),
    .DataRAM_8_address1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_address1),
    .DataRAM_8_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_ce1),
    .DataRAM_8_we1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_we1),
    .DataRAM_8_d1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_d1),
    .DataRAM_8_q1(DataRAM_8_q1),
    .DataRAM_11_address0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_d0),
    .DataRAM_11_q0(DataRAM_11_q0),
    .DataRAM_11_address1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_address1),
    .DataRAM_11_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_ce1),
    .DataRAM_11_we1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_we1),
    .DataRAM_11_d1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_d1),
    .DataRAM_11_q1(DataRAM_11_q1),
    .RAMSel_cast(empty_reg_1407),
    .trunc_ln233_8(trunc_ln233_8_reg_1567),
    .trunc_ln233_9(trunc_ln233_5_reg_1572),
    .INTTTWiddleRAM_2_address0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_address0),
    .INTTTWiddleRAM_2_ce0(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_ce0),
    .INTTTWiddleRAM_2_q0(INTTTWiddleRAM_2_q0),
    .INTTTWiddleRAM_2_address1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_address1),
    .INTTTWiddleRAM_2_ce1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_ce1),
    .INTTTWiddleRAM_2_q1(INTTTWiddleRAM_2_q1),
    .grp_ADD_MOD_fu_1733_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din1),
    .grp_ADD_MOD_fu_1733_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din2),
    .grp_ADD_MOD_fu_1733_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din3),
    .grp_ADD_MOD_fu_1733_p_dout0(grp_ADD_MOD_fu_1733_ap_return),
    .grp_ADD_MOD_fu_1733_p_ready(grp_ADD_MOD_fu_1733_ap_ready),
    .grp_MUL_MOD_fu_1739_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din1),
    .grp_MUL_MOD_fu_1739_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din2),
    .grp_MUL_MOD_fu_1739_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din3),
    .grp_MUL_MOD_fu_1739_p_dout0(grp_MUL_MOD_fu_1739_ap_return),
    .grp_MUL_MOD_fu_1739_p_ce(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_ce),
    .grp_SUB_MOD_fu_1745_p_din1(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din1),
    .grp_SUB_MOD_fu_1745_p_din2(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din2),
    .grp_SUB_MOD_fu_1745_p_din3(grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din3),
    .grp_SUB_MOD_fu_1745_p_dout0(grp_SUB_MOD_fu_1745_ap_return),
    .grp_SUB_MOD_fu_1745_p_ready(grp_SUB_MOD_fu_1745_ap_ready)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_175_5 grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_ready),
    .DataRAM_9_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_d0),
    .DataRAM_6_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_d0),
    .DataRAM_3_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_d0),
    .DataRAM_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_d0),
    .BitReverseData_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_BitReverseData_address0),
    .BitReverseData_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_BitReverseData_ce0),
    .BitReverseData_q0(BitReverseData_q0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_175_51 grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_ready),
    .DataRAM_10_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_d0),
    .DataRAM_7_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_d0),
    .DataRAM_4_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_d0),
    .DataRAM_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_d0),
    .BitReverseData_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_BitReverseData_1_address0),
    .BitReverseData_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_BitReverseData_1_ce0),
    .BitReverseData_1_q0(BitReverseData_1_q0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_175_52 grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_ready),
    .DataRAM_11_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_d0),
    .DataRAM_8_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_d0),
    .DataRAM_5_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_d0),
    .DataRAM_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_d0),
    .BitReverseData_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_BitReverseData_2_address0),
    .BitReverseData_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_BitReverseData_2_ce0),
    .BitReverseData_2_q0(BitReverseData_2_q0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_NTT_PE_LOOP grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start),
    .ap_done(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_done),
    .ap_idle(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_ready),
    .hf_6(hf_reg_1615),
    .trunc_ln188_3(trunc_ln188_1_reg_1638),
    .DataRAM_address0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_ce1),
    .DataRAM_we1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_we1),
    .DataRAM_d1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_d1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_3_address0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_ce1),
    .DataRAM_3_we1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_we1),
    .DataRAM_3_d1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_d1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_6_address0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_ce1),
    .DataRAM_6_we1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_we1),
    .DataRAM_6_d1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_d1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_9_address0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_d0),
    .DataRAM_9_q0(DataRAM_9_q0),
    .DataRAM_9_address1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_address1),
    .DataRAM_9_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_ce1),
    .DataRAM_9_we1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_we1),
    .DataRAM_9_d1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_d1),
    .DataRAM_9_q1(DataRAM_9_q1),
    .RAMSel_cast(empty_reg_1407),
    .trunc_ln12(trunc_ln_reg_1620),
    .trunc_ln188_1(trunc_ln188_reg_1625),
    .NTTTWiddleRAM_address0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_address0),
    .NTTTWiddleRAM_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_ce0),
    .NTTTWiddleRAM_q0(NTTTWiddleRAM_q0),
    .NTTTWiddleRAM_address1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_address1),
    .NTTTWiddleRAM_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_ce1),
    .NTTTWiddleRAM_q1(NTTTWiddleRAM_q1),
    .grp_ADD_MOD_fu_1733_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din1),
    .grp_ADD_MOD_fu_1733_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din2),
    .grp_ADD_MOD_fu_1733_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din3),
    .grp_ADD_MOD_fu_1733_p_dout0(grp_ADD_MOD_fu_1733_ap_return),
    .grp_ADD_MOD_fu_1733_p_ready(grp_ADD_MOD_fu_1733_ap_ready),
    .grp_MUL_MOD_fu_1739_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din1),
    .grp_MUL_MOD_fu_1739_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din2),
    .grp_MUL_MOD_fu_1739_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din3),
    .grp_MUL_MOD_fu_1739_p_dout0(grp_MUL_MOD_fu_1739_ap_return),
    .grp_MUL_MOD_fu_1739_p_ce(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_ce),
    .grp_SUB_MOD_fu_1745_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din1),
    .grp_SUB_MOD_fu_1745_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din2),
    .grp_SUB_MOD_fu_1745_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din3),
    .grp_SUB_MOD_fu_1745_p_dout0(grp_SUB_MOD_fu_1745_ap_return),
    .grp_SUB_MOD_fu_1745_p_ready(grp_SUB_MOD_fu_1745_ap_ready)
);

Crypto_Crypto_Pipeline_NTT_PE_LOOP19 grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start),
    .ap_done(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_done),
    .ap_idle(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_ready),
    .hf_8(hf_2_reg_1661),
    .trunc_ln188_7(trunc_ln188_3_reg_1684),
    .DataRAM_1_address0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_ce1),
    .DataRAM_1_we1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_we1),
    .DataRAM_1_d1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_d1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_4_address0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_ce1),
    .DataRAM_4_we1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_we1),
    .DataRAM_4_d1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_d1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_7_address0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_ce1),
    .DataRAM_7_we1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_we1),
    .DataRAM_7_d1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_d1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .DataRAM_10_address0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_d0),
    .DataRAM_10_q0(DataRAM_10_q0),
    .DataRAM_10_address1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_address1),
    .DataRAM_10_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_ce1),
    .DataRAM_10_we1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_we1),
    .DataRAM_10_d1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_d1),
    .DataRAM_10_q1(DataRAM_10_q1),
    .RAMSel_cast(empty_reg_1407),
    .trunc_ln188_4(trunc_ln188_4_reg_1666),
    .trunc_ln188_5(trunc_ln188_2_reg_1671),
    .NTTTWiddleRAM_1_address0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_address0),
    .NTTTWiddleRAM_1_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_ce0),
    .NTTTWiddleRAM_1_q0(NTTTWiddleRAM_1_q0),
    .NTTTWiddleRAM_1_address1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_address1),
    .NTTTWiddleRAM_1_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_ce1),
    .NTTTWiddleRAM_1_q1(NTTTWiddleRAM_1_q1),
    .grp_ADD_MOD_fu_1733_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din1),
    .grp_ADD_MOD_fu_1733_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din2),
    .grp_ADD_MOD_fu_1733_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din3),
    .grp_ADD_MOD_fu_1733_p_dout0(grp_ADD_MOD_fu_1733_ap_return),
    .grp_ADD_MOD_fu_1733_p_ready(grp_ADD_MOD_fu_1733_ap_ready),
    .grp_MUL_MOD_fu_1739_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din1),
    .grp_MUL_MOD_fu_1739_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din2),
    .grp_MUL_MOD_fu_1739_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din3),
    .grp_MUL_MOD_fu_1739_p_dout0(grp_MUL_MOD_fu_1739_ap_return),
    .grp_MUL_MOD_fu_1739_p_ce(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_ce),
    .grp_SUB_MOD_fu_1745_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din1),
    .grp_SUB_MOD_fu_1745_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din2),
    .grp_SUB_MOD_fu_1745_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din3),
    .grp_SUB_MOD_fu_1745_p_dout0(grp_SUB_MOD_fu_1745_ap_return),
    .grp_SUB_MOD_fu_1745_p_ready(grp_SUB_MOD_fu_1745_ap_ready)
);

Crypto_Crypto_Pipeline_NTT_PE_LOOP20 grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start),
    .ap_done(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_done),
    .ap_idle(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_ready),
    .hf_10(hf_4_reg_1700),
    .trunc_ln188_s(trunc_ln188_6_reg_1723),
    .DataRAM_2_address0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_ce1),
    .DataRAM_2_we1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_we1),
    .DataRAM_2_d1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_d1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_5_address0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_ce1),
    .DataRAM_5_we1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_we1),
    .DataRAM_5_d1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_d1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_8_address0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_d0),
    .DataRAM_8_q0(DataRAM_8_q0),
    .DataRAM_8_address1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_address1),
    .DataRAM_8_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_ce1),
    .DataRAM_8_we1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_we1),
    .DataRAM_8_d1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_d1),
    .DataRAM_8_q1(DataRAM_8_q1),
    .DataRAM_11_address0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_d0),
    .DataRAM_11_q0(DataRAM_11_q0),
    .DataRAM_11_address1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_address1),
    .DataRAM_11_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_ce1),
    .DataRAM_11_we1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_we1),
    .DataRAM_11_d1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_d1),
    .DataRAM_11_q1(DataRAM_11_q1),
    .RAMSel_cast(empty_reg_1407),
    .trunc_ln188_8(trunc_ln188_8_reg_1705),
    .trunc_ln188_9(trunc_ln188_5_reg_1710),
    .NTTTWiddleRAM_2_address0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_address0),
    .NTTTWiddleRAM_2_ce0(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_ce0),
    .NTTTWiddleRAM_2_q0(NTTTWiddleRAM_2_q0),
    .NTTTWiddleRAM_2_address1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_address1),
    .NTTTWiddleRAM_2_ce1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_ce1),
    .NTTTWiddleRAM_2_q1(NTTTWiddleRAM_2_q1),
    .grp_ADD_MOD_fu_1733_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din1),
    .grp_ADD_MOD_fu_1733_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din2),
    .grp_ADD_MOD_fu_1733_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din3),
    .grp_ADD_MOD_fu_1733_p_dout0(grp_ADD_MOD_fu_1733_ap_return),
    .grp_ADD_MOD_fu_1733_p_ready(grp_ADD_MOD_fu_1733_ap_ready),
    .grp_MUL_MOD_fu_1739_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din1),
    .grp_MUL_MOD_fu_1739_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din2),
    .grp_MUL_MOD_fu_1739_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din3),
    .grp_MUL_MOD_fu_1739_p_dout0(grp_MUL_MOD_fu_1739_ap_return),
    .grp_MUL_MOD_fu_1739_p_ce(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_ce),
    .grp_SUB_MOD_fu_1745_p_din1(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din1),
    .grp_SUB_MOD_fu_1745_p_din2(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din2),
    .grp_SUB_MOD_fu_1745_p_din3(grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din3),
    .grp_SUB_MOD_fu_1745_p_dout0(grp_SUB_MOD_fu_1745_ap_return),
    .grp_SUB_MOD_fu_1745_p_ready(grp_SUB_MOD_fu_1745_ap_ready)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_93_311 grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_ready),
    .INTTTWiddleRAM_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_address0),
    .INTTTWiddleRAM_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_ce0),
    .INTTTWiddleRAM_1_we0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_we0),
    .INTTTWiddleRAM_1_d0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_d0),
    .NTTTWiddleRAM_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_address0),
    .NTTTWiddleRAM_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_ce0),
    .NTTTWiddleRAM_1_we0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_we0),
    .NTTTWiddleRAM_1_d0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_d0),
    .NTTTwiddleIn_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTwiddleIn_address0),
    .NTTTwiddleIn_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTwiddleIn_ce0),
    .NTTTwiddleIn_q0(NTTTwiddleIn_q0),
    .INTTTwiddleIn_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTwiddleIn_address0),
    .INTTTwiddleIn_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTwiddleIn_ce0),
    .INTTTwiddleIn_q0(INTTTwiddleIn_q0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_82_29 grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_ready),
    .DataRAM_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_4_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_7_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_10_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_10_ce0),
    .DataRAM_10_q0(DataRAM_10_q0),
    .RAMSel_cast(empty_reg_1407),
    .DataOutStream_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_address0),
    .DataOutStream_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_ce0),
    .DataOutStream_we0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_we0),
    .DataOutStream_d0(grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_93_312 grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_ready),
    .INTTTWiddleRAM_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_address0),
    .INTTTWiddleRAM_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_ce0),
    .INTTTWiddleRAM_2_we0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_we0),
    .INTTTWiddleRAM_2_d0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_d0),
    .NTTTWiddleRAM_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_address0),
    .NTTTWiddleRAM_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_ce0),
    .NTTTWiddleRAM_2_we0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_we0),
    .NTTTWiddleRAM_2_d0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_d0),
    .NTTTwiddleIn_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTwiddleIn_address0),
    .NTTTwiddleIn_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTwiddleIn_ce0),
    .NTTTwiddleIn_q0(NTTTwiddleIn_q0),
    .INTTTwiddleIn_address0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTwiddleIn_address0),
    .INTTTwiddleIn_ce0(grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTwiddleIn_ce0),
    .INTTTwiddleIn_q0(INTTTwiddleIn_q0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_82_210 grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_ready),
    .DataRAM_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_5_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_8_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_8_ce0),
    .DataRAM_8_q0(DataRAM_8_q0),
    .DataRAM_11_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_11_ce0),
    .DataRAM_11_q0(DataRAM_11_q0),
    .RAMSel_cast(empty_reg_1407),
    .DataOutStream_address0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_address0),
    .DataOutStream_ce0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_ce0),
    .DataOutStream_we0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_we0),
    .DataOutStream_d0(grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_d0)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_71_1 grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_ready),
    .DataInStream_TVALID(DataInStream_TVALID_int_regslice),
    .DataInStream_TDATA(DataInStream_TDATA_int_regslice),
    .DataInStream_TREADY(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataInStream_TREADY),
    .DataInStream_TKEEP(DataInStream_TKEEP_int_regslice),
    .DataInStream_TSTRB(DataInStream_TSTRB_int_regslice),
    .DataInStream_TLAST(DataInStream_TLAST_int_regslice),
    .DataRAM_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_we0),
    .DataRAM_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_d0),
    .DataRAM_3_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_d0),
    .DataRAM_6_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_d0),
    .DataRAM_9_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_address0),
    .DataRAM_9_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_ce0),
    .DataRAM_9_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_we0),
    .DataRAM_9_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_d0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_71_17 grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_ready),
    .DataInStream_TVALID(DataInStream_TVALID_int_regslice),
    .DataInStream_TDATA(DataInStream_TDATA_int_regslice),
    .DataInStream_TREADY(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataInStream_TREADY),
    .DataInStream_TKEEP(DataInStream_TKEEP_int_regslice),
    .DataInStream_TSTRB(DataInStream_TSTRB_int_regslice),
    .DataInStream_TLAST(DataInStream_TLAST_int_regslice),
    .DataRAM_1_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_d0),
    .DataRAM_4_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_d0),
    .DataRAM_7_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_d0),
    .DataRAM_10_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_address0),
    .DataRAM_10_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_ce0),
    .DataRAM_10_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_we0),
    .DataRAM_10_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_d0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_Crypto_Pipeline_VITIS_LOOP_71_18 grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start),
    .ap_done(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_done),
    .ap_idle(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_idle),
    .ap_ready(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_ready),
    .DataInStream_TVALID(DataInStream_TVALID_int_regslice),
    .DataInStream_TDATA(DataInStream_TDATA_int_regslice),
    .DataInStream_TREADY(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataInStream_TREADY),
    .DataInStream_TKEEP(DataInStream_TKEEP_int_regslice),
    .DataInStream_TSTRB(DataInStream_TSTRB_int_regslice),
    .DataInStream_TLAST(DataInStream_TLAST_int_regslice),
    .DataRAM_2_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_d0),
    .DataRAM_5_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_d0),
    .DataRAM_8_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_address0),
    .DataRAM_8_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_ce0),
    .DataRAM_8_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_we0),
    .DataRAM_8_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_d0),
    .DataRAM_11_address0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_address0),
    .DataRAM_11_ce0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_ce0),
    .DataRAM_11_we0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_we0),
    .DataRAM_11_d0(grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_d0),
    .RAMSel_cast(empty_reg_1407)
);

Crypto_ADD_MOD grp_ADD_MOD_fu_1733(
    .ap_ready(grp_ADD_MOD_fu_1733_ap_ready),
    .input1_val(grp_ADD_MOD_fu_1733_input1_val),
    .input2_val(grp_ADD_MOD_fu_1733_input2_val),
    .MOD_INDEX(grp_ADD_MOD_fu_1733_MOD_INDEX),
    .ap_return(grp_ADD_MOD_fu_1733_ap_return)
);

Crypto_MUL_MOD grp_MUL_MOD_fu_1739(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input1_val(grp_MUL_MOD_fu_1739_input1_val),
    .input2_val(grp_MUL_MOD_fu_1739_input2_val),
    .MOD_INDEX(grp_MUL_MOD_fu_1739_MOD_INDEX),
    .ap_return(grp_MUL_MOD_fu_1739_ap_return),
    .ap_ce(grp_MUL_MOD_fu_1739_ap_ce)
);

Crypto_SUB_MOD grp_SUB_MOD_fu_1745(
    .ap_ready(grp_SUB_MOD_fu_1745_ap_ready),
    .input1_val(grp_SUB_MOD_fu_1745_input1_val),
    .input2_val(grp_SUB_MOD_fu_1745_input2_val),
    .MOD_INDEX(grp_SUB_MOD_fu_1745_MOD_INDEX),
    .ap_return(grp_SUB_MOD_fu_1745_ap_return)
);

Crypto_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .RAMSel(RAMSel),
    .RAMSel1(RAMSel1),
    .OP(OP),
    .NTTTwiddleIn_address0(NTTTwiddleIn_address0),
    .NTTTwiddleIn_ce0(NTTTwiddleIn_ce0),
    .NTTTwiddleIn_q0(NTTTwiddleIn_q0),
    .DataOutStream_address0(DataOutStream_address0),
    .DataOutStream_ce0(DataOutStream_ce0),
    .DataOutStream_we0(DataOutStream_we0),
    .DataOutStream_d0(DataOutStream_d0),
    .INTTTwiddleIn_address0(INTTTwiddleIn_address0),
    .INTTTwiddleIn_ce0(INTTTwiddleIn_ce0),
    .INTTTwiddleIn_q0(INTTTwiddleIn_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Crypto_sdiv_15ns_32s_11_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
sdiv_15ns_32s_11_19_seq_1_U357(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_937_ap_start),
    .done(grp_fu_937_ap_done),
    .din0(grp_fu_937_p0),
    .din1(h_1_fu_296),
    .ce(1'b1),
    .dout(grp_fu_937_p2)
);

Crypto_sdiv_15ns_32s_11_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
sdiv_15ns_32s_11_19_seq_1_U358(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_1017_ap_start),
    .done(grp_fu_1017_ap_done),
    .din0(grp_fu_1017_p0),
    .din1(h_3_fu_300),
    .ce(1'b1),
    .dout(grp_fu_1017_p2)
);

Crypto_sdiv_15ns_32s_11_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
sdiv_15ns_32s_11_19_seq_1_U359(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_1097_ap_start),
    .done(grp_fu_1097_ap_done),
    .din0(grp_fu_1097_p0),
    .din1(h_7_fu_304),
    .ce(1'b1),
    .dout(grp_fu_1097_p2)
);

Crypto_sdiv_15ns_32s_11_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
sdiv_15ns_32s_11_19_seq_1_U360(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_1177_ap_start),
    .done(grp_fu_1177_ap_done),
    .din0(grp_fu_1177_p0),
    .din1(h_fu_308),
    .ce(1'b1),
    .dout(grp_fu_1177_p2)
);

Crypto_sdiv_15ns_32s_11_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
sdiv_15ns_32s_11_19_seq_1_U361(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_1257_ap_start),
    .done(grp_fu_1257_ap_done),
    .din0(grp_fu_1257_p0),
    .din1(h_2_fu_312),
    .ce(1'b1),
    .dout(grp_fu_1257_p2)
);

Crypto_sdiv_15ns_32s_11_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
sdiv_15ns_32s_11_19_seq_1_U362(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_1337_ap_start),
    .done(grp_fu_1337_ap_done),
    .din0(grp_fu_1337_p0),
    .din1(h_6_fu_316),
    .ce(1'b1),
    .dout(grp_fu_1337_p2)
);

Crypto_regslice_both #(
    .DataWidth( 32 ))
regslice_both_DataInStream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TDATA),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_data_V_U_ack_in),
    .data_out(DataInStream_TDATA_int_regslice),
    .vld_out(DataInStream_TVALID_int_regslice),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_data_V_U_apdone_blk)
);

Crypto_regslice_both #(
    .DataWidth( 4 ))
regslice_both_DataInStream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TKEEP),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_keep_V_U_ack_in),
    .data_out(DataInStream_TKEEP_int_regslice),
    .vld_out(regslice_both_DataInStream_V_keep_V_U_vld_out),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_keep_V_U_apdone_blk)
);

Crypto_regslice_both #(
    .DataWidth( 4 ))
regslice_both_DataInStream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TSTRB),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_strb_V_U_ack_in),
    .data_out(DataInStream_TSTRB_int_regslice),
    .vld_out(regslice_both_DataInStream_V_strb_V_U_vld_out),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_strb_V_U_apdone_blk)
);

Crypto_regslice_both #(
    .DataWidth( 1 ))
regslice_both_DataInStream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TLAST),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_last_V_U_ack_in),
    .data_out(DataInStream_TLAST_int_regslice),
    .vld_out(regslice_both_DataInStream_V_last_V_U_vld_out),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state47)) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state69)) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln229_2_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
            grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln229_2_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
            grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln229_2_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
            grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state117)) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state139)) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state95)) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (32'd0 == OP_read_read_fu_320_p2) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (32'd0 == OP_read_read_fu_320_p2) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (32'd0 == OP_read_read_fu_320_p2) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd8 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd8 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd8 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd2 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd2 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd2 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd1 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd1 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd1 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state150)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state153)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state147)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state145))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state143))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd6 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state143))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state145))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd7 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_ready == 1'b1)) begin
            grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_apply_bit_reverse_fu_404_ap_start_reg <= 1'b0;
    end else begin
        if ((((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
            grp_apply_bit_reverse_fu_404_ap_start_reg <= 1'b1;
        end else if ((grp_apply_bit_reverse_fu_404_ap_ready == 1'b1)) begin
            grp_apply_bit_reverse_fu_404_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_apply_bit_reverse_fu_412_ap_start_reg <= 1'b0;
    end else begin
        if ((((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
            grp_apply_bit_reverse_fu_412_ap_start_reg <= 1'b1;
        end else if ((grp_apply_bit_reverse_fu_412_ap_ready == 1'b1)) begin
            grp_apply_bit_reverse_fu_412_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_apply_bit_reverse_fu_420_ap_start_reg <= 1'b0;
    end else begin
        if ((((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd3 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((32'd4 == OP_read_read_fu_320_p2) & (empty_fu_893_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
            grp_apply_bit_reverse_fu_420_ap_start_reg <= 1'b1;
        end else if ((grp_apply_bit_reverse_fu_420_ap_ready == 1'b1)) begin
            grp_apply_bit_reverse_fu_420_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                h_1_fu_296[1] <= 1'b1;
        h_1_fu_296[2] <= 1'b0;
        h_1_fu_296[3] <= 1'b0;
        h_1_fu_296[4] <= 1'b0;
        h_1_fu_296[5] <= 1'b0;
        h_1_fu_296[6] <= 1'b0;
        h_1_fu_296[7] <= 1'b0;
        h_1_fu_296[8] <= 1'b0;
        h_1_fu_296[9] <= 1'b0;
        h_1_fu_296[10] <= 1'b0;
        h_1_fu_296[11] <= 1'b0;
        h_1_fu_296[12] <= 1'b0;
        h_1_fu_296[13] <= 1'b0;
        h_1_fu_296[14] <= 1'b0;
        h_1_fu_296[15] <= 1'b0;
        h_1_fu_296[16] <= 1'b0;
        h_1_fu_296[17] <= 1'b0;
        h_1_fu_296[18] <= 1'b0;
        h_1_fu_296[19] <= 1'b0;
        h_1_fu_296[20] <= 1'b0;
        h_1_fu_296[21] <= 1'b0;
        h_1_fu_296[22] <= 1'b0;
        h_1_fu_296[23] <= 1'b0;
        h_1_fu_296[24] <= 1'b0;
        h_1_fu_296[25] <= 1'b0;
        h_1_fu_296[26] <= 1'b0;
        h_1_fu_296[27] <= 1'b0;
        h_1_fu_296[28] <= 1'b0;
        h_1_fu_296[29] <= 1'b0;
        h_1_fu_296[30] <= 1'b0;
        h_1_fu_296[31] <= 1'b0;
    end else if (((icmp_ln233_fu_983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
                h_1_fu_296[31 : 1] <= h_10_fu_998_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_1171_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
                h_2_fu_312[1] <= 1'b1;
        h_2_fu_312[2] <= 1'b0;
        h_2_fu_312[3] <= 1'b0;
        h_2_fu_312[4] <= 1'b0;
        h_2_fu_312[5] <= 1'b0;
        h_2_fu_312[6] <= 1'b0;
        h_2_fu_312[7] <= 1'b0;
        h_2_fu_312[8] <= 1'b0;
        h_2_fu_312[9] <= 1'b0;
        h_2_fu_312[10] <= 1'b0;
        h_2_fu_312[11] <= 1'b0;
        h_2_fu_312[12] <= 1'b0;
        h_2_fu_312[13] <= 1'b0;
        h_2_fu_312[14] <= 1'b0;
        h_2_fu_312[15] <= 1'b0;
        h_2_fu_312[16] <= 1'b0;
        h_2_fu_312[17] <= 1'b0;
        h_2_fu_312[18] <= 1'b0;
        h_2_fu_312[19] <= 1'b0;
        h_2_fu_312[20] <= 1'b0;
        h_2_fu_312[21] <= 1'b0;
        h_2_fu_312[22] <= 1'b0;
        h_2_fu_312[23] <= 1'b0;
        h_2_fu_312[24] <= 1'b0;
        h_2_fu_312[25] <= 1'b0;
        h_2_fu_312[26] <= 1'b0;
        h_2_fu_312[27] <= 1'b0;
        h_2_fu_312[28] <= 1'b0;
        h_2_fu_312[29] <= 1'b0;
        h_2_fu_312[30] <= 1'b0;
        h_2_fu_312[31] <= 1'b0;
    end else if (((icmp_ln188_1_fu_1303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state116))) begin
                h_2_fu_312[31 : 1] <= h_12_fu_1318_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_931_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                h_3_fu_300[1] <= 1'b1;
        h_3_fu_300[2] <= 1'b0;
        h_3_fu_300[3] <= 1'b0;
        h_3_fu_300[4] <= 1'b0;
        h_3_fu_300[5] <= 1'b0;
        h_3_fu_300[6] <= 1'b0;
        h_3_fu_300[7] <= 1'b0;
        h_3_fu_300[8] <= 1'b0;
        h_3_fu_300[9] <= 1'b0;
        h_3_fu_300[10] <= 1'b0;
        h_3_fu_300[11] <= 1'b0;
        h_3_fu_300[12] <= 1'b0;
        h_3_fu_300[13] <= 1'b0;
        h_3_fu_300[14] <= 1'b0;
        h_3_fu_300[15] <= 1'b0;
        h_3_fu_300[16] <= 1'b0;
        h_3_fu_300[17] <= 1'b0;
        h_3_fu_300[18] <= 1'b0;
        h_3_fu_300[19] <= 1'b0;
        h_3_fu_300[20] <= 1'b0;
        h_3_fu_300[21] <= 1'b0;
        h_3_fu_300[22] <= 1'b0;
        h_3_fu_300[23] <= 1'b0;
        h_3_fu_300[24] <= 1'b0;
        h_3_fu_300[25] <= 1'b0;
        h_3_fu_300[26] <= 1'b0;
        h_3_fu_300[27] <= 1'b0;
        h_3_fu_300[28] <= 1'b0;
        h_3_fu_300[29] <= 1'b0;
        h_3_fu_300[30] <= 1'b0;
        h_3_fu_300[31] <= 1'b0;
    end else if (((icmp_ln233_1_fu_1063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
                h_3_fu_300[31 : 1] <= h_14_fu_1078_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_1_fu_1251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state97))) begin
                h_6_fu_316[1] <= 1'b1;
        h_6_fu_316[2] <= 1'b0;
        h_6_fu_316[3] <= 1'b0;
        h_6_fu_316[4] <= 1'b0;
        h_6_fu_316[5] <= 1'b0;
        h_6_fu_316[6] <= 1'b0;
        h_6_fu_316[7] <= 1'b0;
        h_6_fu_316[8] <= 1'b0;
        h_6_fu_316[9] <= 1'b0;
        h_6_fu_316[10] <= 1'b0;
        h_6_fu_316[11] <= 1'b0;
        h_6_fu_316[12] <= 1'b0;
        h_6_fu_316[13] <= 1'b0;
        h_6_fu_316[14] <= 1'b0;
        h_6_fu_316[15] <= 1'b0;
        h_6_fu_316[16] <= 1'b0;
        h_6_fu_316[17] <= 1'b0;
        h_6_fu_316[18] <= 1'b0;
        h_6_fu_316[19] <= 1'b0;
        h_6_fu_316[20] <= 1'b0;
        h_6_fu_316[21] <= 1'b0;
        h_6_fu_316[22] <= 1'b0;
        h_6_fu_316[23] <= 1'b0;
        h_6_fu_316[24] <= 1'b0;
        h_6_fu_316[25] <= 1'b0;
        h_6_fu_316[26] <= 1'b0;
        h_6_fu_316[27] <= 1'b0;
        h_6_fu_316[28] <= 1'b0;
        h_6_fu_316[29] <= 1'b0;
        h_6_fu_316[30] <= 1'b0;
        h_6_fu_316[31] <= 1'b0;
    end else if (((icmp_ln188_2_fu_1378_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state138))) begin
                h_6_fu_316[31 : 1] <= h_16_fu_1393_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_1_fu_1011_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
                h_7_fu_304[1] <= 1'b1;
        h_7_fu_304[2] <= 1'b0;
        h_7_fu_304[3] <= 1'b0;
        h_7_fu_304[4] <= 1'b0;
        h_7_fu_304[5] <= 1'b0;
        h_7_fu_304[6] <= 1'b0;
        h_7_fu_304[7] <= 1'b0;
        h_7_fu_304[8] <= 1'b0;
        h_7_fu_304[9] <= 1'b0;
        h_7_fu_304[10] <= 1'b0;
        h_7_fu_304[11] <= 1'b0;
        h_7_fu_304[12] <= 1'b0;
        h_7_fu_304[13] <= 1'b0;
        h_7_fu_304[14] <= 1'b0;
        h_7_fu_304[15] <= 1'b0;
        h_7_fu_304[16] <= 1'b0;
        h_7_fu_304[17] <= 1'b0;
        h_7_fu_304[18] <= 1'b0;
        h_7_fu_304[19] <= 1'b0;
        h_7_fu_304[20] <= 1'b0;
        h_7_fu_304[21] <= 1'b0;
        h_7_fu_304[22] <= 1'b0;
        h_7_fu_304[23] <= 1'b0;
        h_7_fu_304[24] <= 1'b0;
        h_7_fu_304[25] <= 1'b0;
        h_7_fu_304[26] <= 1'b0;
        h_7_fu_304[27] <= 1'b0;
        h_7_fu_304[28] <= 1'b0;
        h_7_fu_304[29] <= 1'b0;
        h_7_fu_304[30] <= 1'b0;
        h_7_fu_304[31] <= 1'b0;
    end else if (((icmp_ln233_2_fu_1138_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
                h_7_fu_304[31 : 1] <= h_17_fu_1153_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state72_on_subcall_done) & (1'b1 == ap_CS_fsm_state72))) begin
                h_fu_308[1] <= 1'b1;
        h_fu_308[2] <= 1'b0;
        h_fu_308[3] <= 1'b0;
        h_fu_308[4] <= 1'b0;
        h_fu_308[5] <= 1'b0;
        h_fu_308[6] <= 1'b0;
        h_fu_308[7] <= 1'b0;
        h_fu_308[8] <= 1'b0;
        h_fu_308[9] <= 1'b0;
        h_fu_308[10] <= 1'b0;
        h_fu_308[11] <= 1'b0;
        h_fu_308[12] <= 1'b0;
        h_fu_308[13] <= 1'b0;
        h_fu_308[14] <= 1'b0;
        h_fu_308[15] <= 1'b0;
        h_fu_308[16] <= 1'b0;
        h_fu_308[17] <= 1'b0;
        h_fu_308[18] <= 1'b0;
        h_fu_308[19] <= 1'b0;
        h_fu_308[20] <= 1'b0;
        h_fu_308[21] <= 1'b0;
        h_fu_308[22] <= 1'b0;
        h_fu_308[23] <= 1'b0;
        h_fu_308[24] <= 1'b0;
        h_fu_308[25] <= 1'b0;
        h_fu_308[26] <= 1'b0;
        h_fu_308[27] <= 1'b0;
        h_fu_308[28] <= 1'b0;
        h_fu_308[29] <= 1'b0;
        h_fu_308[30] <= 1'b0;
        h_fu_308[31] <= 1'b0;
    end else if (((icmp_ln188_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state94))) begin
                h_fu_308[31 : 1] <= h_8_fu_1238_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_done == 1'b1))) begin
        j_21_reg_338 <= add_ln233_reg_1505;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        j_21_reg_338 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state118) & (grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_done == 1'b1))) begin
        j_22_reg_382 <= add_ln188_1_reg_1689;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        j_22_reg_382 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_done == 1'b1))) begin
        j_23_reg_349 <= add_ln233_1_reg_1551;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        j_23_reg_349 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state140))) begin
        j_24_reg_393 <= add_ln188_2_reg_1728;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        j_24_reg_393 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_done == 1'b1))) begin
        j_25_reg_360 <= add_ln233_2_reg_1590;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        j_25_reg_360 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state96) & (grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_done == 1'b1))) begin
        j_reg_371 <= add_ln188_reg_1643;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        j_reg_371 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        OP_read_reg_1403 <= OP;
        empty_139_reg_1444 <= empty_139_fu_910_p1;
        empty_reg_1407 <= empty_fu_893_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln188_1_fu_1303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state116))) begin
        add_ln188_1_reg_1689 <= add_ln188_1_fu_1313_p2;
        trunc_ln188_3_reg_1684 <= trunc_ln188_3_fu_1309_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln188_2_fu_1378_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state138))) begin
        add_ln188_2_reg_1728 <= add_ln188_2_fu_1388_p2;
        trunc_ln188_6_reg_1723 <= trunc_ln188_6_fu_1384_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln188_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state94))) begin
        add_ln188_reg_1643 <= add_ln188_fu_1233_p2;
        trunc_ln188_1_reg_1638 <= trunc_ln188_1_fu_1229_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_1_fu_1063_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        add_ln233_1_reg_1551 <= add_ln233_1_fu_1073_p2;
        trunc_ln233_3_reg_1546 <= trunc_ln233_3_fu_1069_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_2_fu_1138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state68))) begin
        add_ln233_2_reg_1590 <= add_ln233_2_fu_1148_p2;
        trunc_ln233_6_reg_1585 <= trunc_ln233_6_fu_1144_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_fu_983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        add_ln233_reg_1505 <= add_ln233_fu_993_p2;
        trunc_ln233_1_reg_1500 <= trunc_ln233_1_fu_989_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        hf_1_reg_1477 <= {{hf_1_fu_948_p1[31:1]}};
        sext_ln233_reg_1492[63 : 1] <= sext_ln233_fu_970_p1[63 : 1];
        trunc_ln1_reg_1482 <= {{trunc_ln1_fu_957_p1[12:1]}};
        trunc_ln233_reg_1487 <= trunc_ln233_fu_966_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        hf_2_reg_1661 <= {{hf_2_fu_1268_p1[31:1]}};
        sext_ln188_1_reg_1676[63 : 1] <= sext_ln188_1_fu_1290_p1[63 : 1];
        trunc_ln188_2_reg_1671 <= trunc_ln188_2_fu_1286_p1;
        trunc_ln188_4_reg_1666 <= {{trunc_ln188_4_fu_1277_p1[12:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        hf_3_reg_1523 <= {{hf_3_fu_1028_p1[31:1]}};
        sext_ln233_1_reg_1538[63 : 1] <= sext_ln233_1_fu_1050_p1[63 : 1];
        trunc_ln233_2_reg_1533 <= trunc_ln233_2_fu_1046_p1;
        trunc_ln233_4_reg_1528 <= {{trunc_ln233_4_fu_1037_p1[12:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        hf_4_reg_1700 <= {{hf_4_fu_1343_p1[31:1]}};
        sext_ln188_2_reg_1715[63 : 1] <= sext_ln188_2_fu_1365_p1[63 : 1];
        trunc_ln188_5_reg_1710 <= trunc_ln188_5_fu_1361_p1;
        trunc_ln188_8_reg_1705 <= {{trunc_ln188_8_fu_1352_p1[12:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        hf_5_reg_1562 <= {{hf_5_fu_1103_p1[31:1]}};
        sext_ln233_2_reg_1577[63 : 1] <= sext_ln233_2_fu_1125_p1[63 : 1];
        trunc_ln233_5_reg_1572 <= trunc_ln233_5_fu_1121_p1;
        trunc_ln233_8_reg_1567 <= {{trunc_ln233_8_fu_1112_p1[12:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        hf_reg_1615 <= {{hf_fu_1188_p1[31:1]}};
        sext_ln188_reg_1630[63 : 1] <= sext_ln188_fu_1210_p1[63 : 1];
        trunc_ln188_reg_1625 <= trunc_ln188_fu_1206_p1;
        trunc_ln_reg_1620 <= {{trunc_ln_fu_1197_p1[12:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        BitReverseData_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_BitReverseData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        BitReverseData_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_BitReverseData_1_address0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_1_address0 = grp_apply_bit_reverse_fu_412_result_address0;
    end else begin
        BitReverseData_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        BitReverseData_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_BitReverseData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        BitReverseData_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_BitReverseData_1_ce0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_1_ce0 = grp_apply_bit_reverse_fu_412_result_ce0;
    end else begin
        BitReverseData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_1_we0 = grp_apply_bit_reverse_fu_412_result_we0;
    end else begin
        BitReverseData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        BitReverseData_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_BitReverseData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        BitReverseData_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_BitReverseData_2_address0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_2_address0 = grp_apply_bit_reverse_fu_420_result_address0;
    end else begin
        BitReverseData_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        BitReverseData_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_BitReverseData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        BitReverseData_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_BitReverseData_2_ce0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_2_ce0 = grp_apply_bit_reverse_fu_420_result_ce0;
    end else begin
        BitReverseData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_2_we0 = grp_apply_bit_reverse_fu_420_result_we0;
    end else begin
        BitReverseData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        BitReverseData_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_BitReverseData_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        BitReverseData_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_BitReverseData_address0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_address0 = grp_apply_bit_reverse_fu_404_result_address0;
    end else begin
        BitReverseData_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        BitReverseData_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_BitReverseData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        BitReverseData_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_BitReverseData_ce0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_ce0 = grp_apply_bit_reverse_fu_404_result_ce0;
    end else begin
        BitReverseData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        BitReverseData_we0 = grp_apply_bit_reverse_fu_404_result_we0;
    end else begin
        BitReverseData_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataInStream_TREADY_int_regslice = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataInStream_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        DataInStream_TREADY_int_regslice = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataInStream_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        DataInStream_TREADY_int_regslice = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataInStream_TREADY;
    end else begin
        DataInStream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            DataOutStream_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_address0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            DataOutStream_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_address0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            DataOutStream_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_address0;
        end else begin
            DataOutStream_address0 = 'bx;
        end
    end else begin
        DataOutStream_address0 = 'bx;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            DataOutStream_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_ce0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            DataOutStream_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_ce0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            DataOutStream_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_ce0;
        end else begin
            DataOutStream_ce0 = 1'b0;
        end
    end else begin
        DataOutStream_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            DataOutStream_d0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_d0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            DataOutStream_d0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_d0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            DataOutStream_d0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_d0;
        end else begin
            DataOutStream_d0 = 'bx;
        end
    end else begin
        DataOutStream_d0 = 'bx;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            DataOutStream_we0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataOutStream_we0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            DataOutStream_we0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataOutStream_we0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            DataOutStream_we0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataOutStream_we0;
        end else begin
            DataOutStream_we0 = 1'b0;
        end
    end else begin
        DataOutStream_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_address0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_10_address0 = grp_apply_bit_reverse_fu_412_x_address0;
    end else begin
        DataRAM_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_10_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_address1;
    end else begin
        DataRAM_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_ce0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_10_ce0 = grp_apply_bit_reverse_fu_412_x_ce0;
    end else begin
        DataRAM_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_10_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_ce1;
    end else begin
        DataRAM_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_d0;
    end else begin
        DataRAM_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_d1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_d1;
    end else begin
        DataRAM_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_10_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_we0;
    end else begin
        DataRAM_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_10_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_10_we1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_10_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_10_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_10_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_10_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_10_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_10_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_10_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_10_we1;
    end else begin
        DataRAM_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_address0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_11_address0 = grp_apply_bit_reverse_fu_420_x_address0;
    end else begin
        DataRAM_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_11_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_address1;
    end else begin
        DataRAM_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_ce0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_11_ce0 = grp_apply_bit_reverse_fu_420_x_ce0;
    end else begin
        DataRAM_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_11_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_ce1;
    end else begin
        DataRAM_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_d0;
    end else begin
        DataRAM_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_d1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_d1;
    end else begin
        DataRAM_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_11_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_we0;
    end else begin
        DataRAM_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_11_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_11_we1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_11_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_11_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_11_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_11_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_11_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_11_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_11_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_11_we1;
    end else begin
        DataRAM_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_address0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_1_address0 = grp_apply_bit_reverse_fu_412_x_address0;
    end else begin
        DataRAM_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_1_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_address1;
    end else begin
        DataRAM_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_ce0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_1_ce0 = grp_apply_bit_reverse_fu_412_x_ce0;
    end else begin
        DataRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_1_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_ce1;
    end else begin
        DataRAM_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_d0;
    end else begin
        DataRAM_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_d1;
    end else begin
        DataRAM_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_1_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_we0;
    end else begin
        DataRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_1_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_1_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_1_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_1_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_1_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_1_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_1_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_1_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_1_we1;
    end else begin
        DataRAM_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_address0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_2_address0 = grp_apply_bit_reverse_fu_420_x_address0;
    end else begin
        DataRAM_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_2_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_address1;
    end else begin
        DataRAM_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_ce0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_2_ce0 = grp_apply_bit_reverse_fu_420_x_ce0;
    end else begin
        DataRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_2_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_ce1;
    end else begin
        DataRAM_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_d0;
    end else begin
        DataRAM_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_d1;
    end else begin
        DataRAM_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_2_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_we0;
    end else begin
        DataRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_2_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_2_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_2_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_2_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_2_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_2_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_2_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_2_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_2_we1;
    end else begin
        DataRAM_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_3_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_address0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_3_address0 = grp_apply_bit_reverse_fu_404_x_address0;
    end else begin
        DataRAM_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_3_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_address1;
    end else begin
        DataRAM_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_3_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_ce0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_3_ce0 = grp_apply_bit_reverse_fu_404_x_ce0;
    end else begin
        DataRAM_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_3_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_ce1;
    end else begin
        DataRAM_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_d0;
    end else begin
        DataRAM_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_d1;
    end else begin
        DataRAM_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_3_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_we0;
    end else begin
        DataRAM_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_3_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_3_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_3_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_3_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_3_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_3_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_3_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_3_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_3_we1;
    end else begin
        DataRAM_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_address0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_4_address0 = grp_apply_bit_reverse_fu_412_x_address0;
    end else begin
        DataRAM_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_4_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_address1;
    end else begin
        DataRAM_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_ce0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_4_ce0 = grp_apply_bit_reverse_fu_412_x_ce0;
    end else begin
        DataRAM_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_4_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_ce1;
    end else begin
        DataRAM_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_d0;
    end else begin
        DataRAM_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_d1;
    end else begin
        DataRAM_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_4_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_we0;
    end else begin
        DataRAM_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_4_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_4_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_4_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_4_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_4_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_4_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_4_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_4_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_4_we1;
    end else begin
        DataRAM_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_address0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_5_address0 = grp_apply_bit_reverse_fu_420_x_address0;
    end else begin
        DataRAM_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_5_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_address1;
    end else begin
        DataRAM_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_ce0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_5_ce0 = grp_apply_bit_reverse_fu_420_x_ce0;
    end else begin
        DataRAM_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_5_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_ce1;
    end else begin
        DataRAM_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_d0;
    end else begin
        DataRAM_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_d1;
    end else begin
        DataRAM_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_5_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_we0;
    end else begin
        DataRAM_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_5_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_5_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_5_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_5_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_5_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_5_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_5_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_5_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_5_we1;
    end else begin
        DataRAM_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_6_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_address0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_6_address0 = grp_apply_bit_reverse_fu_404_x_address0;
    end else begin
        DataRAM_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_6_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_address1;
    end else begin
        DataRAM_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_6_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_ce0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_6_ce0 = grp_apply_bit_reverse_fu_404_x_ce0;
    end else begin
        DataRAM_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_6_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_ce1;
    end else begin
        DataRAM_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_d0;
    end else begin
        DataRAM_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_d1;
    end else begin
        DataRAM_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_6_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_we0;
    end else begin
        DataRAM_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_6_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_6_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_6_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_6_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_6_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_6_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_6_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_6_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_6_we1;
    end else begin
        DataRAM_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_address0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_7_address0 = grp_apply_bit_reverse_fu_412_x_address0;
    end else begin
        DataRAM_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_7_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_address1;
    end else begin
        DataRAM_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_ce0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_7_ce0 = grp_apply_bit_reverse_fu_412_x_ce0;
    end else begin
        DataRAM_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_7_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_ce1;
    end else begin
        DataRAM_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_d0;
    end else begin
        DataRAM_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_d1;
    end else begin
        DataRAM_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_DataRAM_7_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_we0;
    end else begin
        DataRAM_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        DataRAM_7_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_DataRAM_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DataRAM_7_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_DataRAM_7_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_DataRAM_7_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_7_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_DataRAM_7_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_DataRAM_7_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_7_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_DataRAM_7_we1;
    end else begin
        DataRAM_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_address0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_8_address0 = grp_apply_bit_reverse_fu_420_x_address0;
    end else begin
        DataRAM_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_8_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_address1;
    end else begin
        DataRAM_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_DataRAM_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_ce0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_8_ce0 = grp_apply_bit_reverse_fu_420_x_ce0;
    end else begin
        DataRAM_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_8_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_ce1;
    end else begin
        DataRAM_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_d0;
    end else begin
        DataRAM_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_d1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_d1;
    end else begin
        DataRAM_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_DataRAM_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_DataRAM_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_DataRAM_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_DataRAM_8_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_we0;
    end else begin
        DataRAM_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        DataRAM_8_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_DataRAM_8_we1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataRAM_8_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_DataRAM_8_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_DataRAM_8_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_8_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_DataRAM_8_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_DataRAM_8_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_8_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_DataRAM_8_we1;
    end else begin
        DataRAM_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_9_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_address0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_9_address0 = grp_apply_bit_reverse_fu_404_x_address0;
    end else begin
        DataRAM_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_9_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_address1;
    end else begin
        DataRAM_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_9_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_ce0;
    end else if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_9_ce0 = grp_apply_bit_reverse_fu_404_x_ce0;
    end else begin
        DataRAM_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_9_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_ce1;
    end else begin
        DataRAM_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_d0;
    end else begin
        DataRAM_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_d1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_d1;
    end else begin
        DataRAM_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_9_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_we0;
    end else begin
        DataRAM_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_9_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_9_we1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_9_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_9_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_9_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_9_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_9_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_9_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_9_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_9_we1;
    end else begin
        DataRAM_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_address0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_address0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_address0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_address0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_address0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_address0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_address0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_address0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_address0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_address0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_address0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_address0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_address0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_address0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_address0 = grp_apply_bit_reverse_fu_404_x_address0;
    end else begin
        DataRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_address1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_address1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_address1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_address1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_address1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_address1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_address1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_address1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_address1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_address1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_address1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_address1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_address1;
    end else begin
        DataRAM_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_ce0;
    end else if (((32'd6 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_DataRAM_ce0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_ce0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_ce0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_ce0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_ce0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        DataRAM_ce0 = grp_apply_bit_reverse_fu_404_x_ce0;
    end else begin
        DataRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_ce1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_ce1 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_ce1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_ce1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_ce1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_ce1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_ce1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_ce1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_ce1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_ce1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_ce1;
    end else begin
        DataRAM_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_d0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_d0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_d0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_d0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_d0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_d0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_d0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_d0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_d0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_d0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_d0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_d0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_d0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_d0;
    end else begin
        DataRAM_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_d1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_d1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_d1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_d1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_d1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_d1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_d1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_d1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_d1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_d1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_d1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_d1;
    end else begin
        DataRAM_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        DataRAM_we0 = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_we0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        DataRAM_we0 = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        DataRAM_we0 = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_we0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataRAM_we0 = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_DataRAM_we0;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_we0 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_we0 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_we0;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_we0 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_we0;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_we0 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_we0;
    end else begin
        DataRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        DataRAM_we1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_DataRAM_we1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        DataRAM_we1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_DataRAM_we1;
    end else if (((32'd8 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_we1 = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_DataRAM_we1;
    end else if (((1'b1 == ap_CS_fsm_state141) & (32'd0 == OP_read_reg_1403))) begin
        DataRAM_we1 = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_DataRAM_we1;
    end else if (((32'd1 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_we1 = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_DataRAM_we1;
    end else if (((32'd2 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state141))) begin
        DataRAM_we1 = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_DataRAM_we1;
    end else begin
        DataRAM_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        INTTTWiddleRAM_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        INTTTWiddleRAM_1_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_address0;
    end else begin
        INTTTWiddleRAM_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        INTTTWiddleRAM_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        INTTTWiddleRAM_1_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_ce0;
    end else begin
        INTTTWiddleRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        INTTTWiddleRAM_1_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_INTTTWiddleRAM_1_ce1;
    end else begin
        INTTTWiddleRAM_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        INTTTWiddleRAM_1_we0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTWiddleRAM_1_we0;
    end else begin
        INTTTWiddleRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        INTTTWiddleRAM_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        INTTTWiddleRAM_2_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_address0;
    end else begin
        INTTTWiddleRAM_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        INTTTWiddleRAM_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        INTTTWiddleRAM_2_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_ce0;
    end else begin
        INTTTWiddleRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        INTTTWiddleRAM_2_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_INTTTWiddleRAM_2_ce1;
    end else begin
        INTTTWiddleRAM_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        INTTTWiddleRAM_2_we0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTWiddleRAM_2_we0;
    end else begin
        INTTTWiddleRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        INTTTWiddleRAM_address0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_address0;
    end else if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        INTTTWiddleRAM_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_address0;
    end else begin
        INTTTWiddleRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        INTTTWiddleRAM_ce0 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_ce0;
    end else if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        INTTTWiddleRAM_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_ce0;
    end else begin
        INTTTWiddleRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        INTTTWiddleRAM_ce1 = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_INTTTWiddleRAM_ce1;
    end else begin
        INTTTWiddleRAM_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        INTTTWiddleRAM_we0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTWiddleRAM_we0;
    end else begin
        INTTTWiddleRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((32'd7 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            INTTTwiddleIn_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTwiddleIn_address0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            INTTTwiddleIn_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTwiddleIn_address0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            INTTTwiddleIn_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTwiddleIn_address0;
        end else begin
            INTTTwiddleIn_address0 = 'bx;
        end
    end else begin
        INTTTwiddleIn_address0 = 'bx;
    end
end

always @ (*) begin
    if ((32'd7 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            INTTTwiddleIn_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_INTTTwiddleIn_ce0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            INTTTwiddleIn_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_INTTTwiddleIn_ce0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            INTTTwiddleIn_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_INTTTwiddleIn_ce0;
        end else begin
            INTTTwiddleIn_ce0 = 1'b0;
        end
    end else begin
        INTTTwiddleIn_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        NTTTWiddleRAM_1_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        NTTTWiddleRAM_1_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_address0;
    end else begin
        NTTTWiddleRAM_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        NTTTWiddleRAM_1_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        NTTTWiddleRAM_1_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_ce0;
    end else begin
        NTTTWiddleRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        NTTTWiddleRAM_1_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_NTTTWiddleRAM_1_ce1;
    end else begin
        NTTTWiddleRAM_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state144))) begin
        NTTTWiddleRAM_1_we0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTWiddleRAM_1_we0;
    end else begin
        NTTTWiddleRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        NTTTWiddleRAM_2_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        NTTTWiddleRAM_2_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_address0;
    end else begin
        NTTTWiddleRAM_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        NTTTWiddleRAM_2_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        NTTTWiddleRAM_2_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_ce0;
    end else begin
        NTTTWiddleRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        NTTTWiddleRAM_2_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_NTTTWiddleRAM_2_ce1;
    end else begin
        NTTTWiddleRAM_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state146))) begin
        NTTTWiddleRAM_2_we0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTWiddleRAM_2_we0;
    end else begin
        NTTTWiddleRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        NTTTWiddleRAM_address0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_address0;
    end else if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        NTTTWiddleRAM_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_address0;
    end else begin
        NTTTWiddleRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        NTTTWiddleRAM_ce0 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_ce0;
    end else if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        NTTTWiddleRAM_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_ce0;
    end else begin
        NTTTWiddleRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        NTTTWiddleRAM_ce1 = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_NTTTWiddleRAM_ce1;
    end else begin
        NTTTWiddleRAM_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd7 == OP_read_reg_1403) & (1'b1 == ap_CS_fsm_state142))) begin
        NTTTWiddleRAM_we0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTWiddleRAM_we0;
    end else begin
        NTTTWiddleRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((32'd7 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            NTTTwiddleIn_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTwiddleIn_address0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            NTTTwiddleIn_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTwiddleIn_address0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            NTTTwiddleIn_address0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTwiddleIn_address0;
        end else begin
            NTTTwiddleIn_address0 = 'bx;
        end
    end else begin
        NTTTwiddleIn_address0 = 'bx;
    end
end

always @ (*) begin
    if ((32'd7 == OP_read_reg_1403)) begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            NTTTwiddleIn_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_NTTTwiddleIn_ce0;
        end else if ((1'b1 == ap_CS_fsm_state144)) begin
            NTTTwiddleIn_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_NTTTwiddleIn_ce0;
        end else if ((1'b1 == ap_CS_fsm_state142)) begin
            NTTTwiddleIn_ce0 = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_NTTTwiddleIn_ce0;
        end else begin
            NTTTwiddleIn_ce0 = 1'b0;
        end
    end else begin
        NTTTwiddleIn_ce0 = 1'b0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_done == 1'b0)) begin
        ap_ST_fsm_state118_blk = 1'b1;
    end else begin
        ap_ST_fsm_state118_blk = 1'b0;
    end
end

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_done == 1'b0)) begin
        ap_ST_fsm_state140_blk = 1'b1;
    end else begin
        ap_ST_fsm_state140_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state141_on_subcall_done)) begin
        ap_ST_fsm_state141_blk = 1'b1;
    end else begin
        ap_ST_fsm_state141_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state142_on_subcall_done)) begin
        ap_ST_fsm_state142_blk = 1'b1;
    end else begin
        ap_ST_fsm_state142_blk = 1'b0;
    end
end

assign ap_ST_fsm_state143_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state144_on_subcall_done)) begin
        ap_ST_fsm_state144_blk = 1'b1;
    end else begin
        ap_ST_fsm_state144_blk = 1'b0;
    end
end

assign ap_ST_fsm_state145_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state146_on_subcall_done)) begin
        ap_ST_fsm_state146_blk = 1'b1;
    end else begin
        ap_ST_fsm_state146_blk = 1'b0;
    end
end

assign ap_ST_fsm_state147_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_done == 1'b0)) begin
        ap_ST_fsm_state148_blk = 1'b1;
    end else begin
        ap_ST_fsm_state148_blk = 1'b0;
    end
end

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_done == 1'b0)) begin
        ap_ST_fsm_state151_blk = 1'b1;
    end else begin
        ap_ST_fsm_state151_blk = 1'b0;
    end
end

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_done == 1'b0)) begin
        ap_ST_fsm_state154_blk = 1'b1;
    end else begin
        ap_ST_fsm_state154_blk = 1'b0;
    end
end

assign ap_ST_fsm_state155_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_done == 1'b0)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state71_on_subcall_done)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state72_on_subcall_done)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state74_on_subcall_done)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_done == 1'b0)) begin
        ap_ST_fsm_state96_blk = 1'b1;
    end else begin
        ap_ST_fsm_state96_blk = 1'b0;
    end
end

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_ADD_MOD_fu_1733_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_ADD_MOD_fu_1733_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_ADD_MOD_fu_1733_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_ADD_MOD_fu_1733_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_ADD_MOD_fu_1733_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_ADD_MOD_fu_1733_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din3;
    end else begin
        grp_ADD_MOD_fu_1733_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_ADD_MOD_fu_1733_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_ADD_MOD_fu_1733_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_ADD_MOD_fu_1733_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_ADD_MOD_fu_1733_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_ADD_MOD_fu_1733_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_ADD_MOD_fu_1733_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din1;
    end else begin
        grp_ADD_MOD_fu_1733_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_ADD_MOD_fu_1733_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_ADD_MOD_fu_1733_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_ADD_MOD_fu_1733_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_ADD_MOD_fu_1733_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_ADD_MOD_fu_1733_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_ADD_MOD_fu_1733_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_ADD_MOD_fu_1733_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_ADD_MOD_fu_1733_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_ADD_MOD_fu_1733_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_ADD_MOD_fu_1733_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_ADD_MOD_fu_1733_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_ADD_MOD_fu_1733_p_din2;
    end else begin
        grp_ADD_MOD_fu_1733_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din3;
    end else begin
        grp_MUL_MOD_fu_1739_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_MUL_MOD_fu_1739_ap_ce = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_MUL_MOD_fu_1739_ap_ce = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_MUL_MOD_fu_1739_ap_ce = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_MUL_MOD_fu_1739_ap_ce = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_MUL_MOD_fu_1739_ap_ce = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_MUL_MOD_fu_1739_ap_ce = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_MUL_MOD_fu_1739_ap_ce = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_MUL_MOD_fu_1739_ap_ce = 1'b0;
    end else begin
        grp_MUL_MOD_fu_1739_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_MUL_MOD_fu_1739_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_MUL_MOD_fu_1739_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_MUL_MOD_fu_1739_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_MUL_MOD_fu_1739_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_MUL_MOD_fu_1739_input1_val = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_MUL_MOD_fu_1739_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_MUL_MOD_fu_1739_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din1;
    end else begin
        grp_MUL_MOD_fu_1739_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_MUL_MOD_fu_1739_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_MUL_MOD_fu_1739_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_MUL_MOD_fu_1739_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_MUL_MOD_fu_1739_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_MUL_MOD_fu_1739_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_MUL_MOD_fu_1739_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_MUL_MOD_fu_1739_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_MUL_MOD_fu_1739_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_MUL_MOD_fu_1739_input2_val = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_grp_MUL_MOD_fu_1739_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_MUL_MOD_fu_1739_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_MUL_MOD_fu_1739_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_MUL_MOD_fu_1739_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_MUL_MOD_fu_1739_p_din2;
    end else begin
        grp_MUL_MOD_fu_1739_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_SUB_MOD_fu_1745_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_SUB_MOD_fu_1745_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_SUB_MOD_fu_1745_MOD_INDEX = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_SUB_MOD_fu_1745_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_SUB_MOD_fu_1745_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_SUB_MOD_fu_1745_MOD_INDEX = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din3;
    end else begin
        grp_SUB_MOD_fu_1745_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_SUB_MOD_fu_1745_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_SUB_MOD_fu_1745_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_SUB_MOD_fu_1745_input1_val = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_SUB_MOD_fu_1745_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_SUB_MOD_fu_1745_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_SUB_MOD_fu_1745_input1_val = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din1;
    end else begin
        grp_SUB_MOD_fu_1745_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_SUB_MOD_fu_1745_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_grp_SUB_MOD_fu_1745_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_SUB_MOD_fu_1745_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_grp_SUB_MOD_fu_1745_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_SUB_MOD_fu_1745_input2_val = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_grp_SUB_MOD_fu_1745_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_SUB_MOD_fu_1745_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_grp_SUB_MOD_fu_1745_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_SUB_MOD_fu_1745_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_grp_SUB_MOD_fu_1745_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_SUB_MOD_fu_1745_input2_val = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_grp_SUB_MOD_fu_1745_p_din2;
    end else begin
        grp_SUB_MOD_fu_1745_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_404_x_q0 = DataRAM_9_q0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_404_x_q0 = DataRAM_q0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_404_x_q0 = DataRAM_3_q0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_404_x_q0 = DataRAM_6_q0;
    end else begin
        grp_apply_bit_reverse_fu_404_x_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_412_x_q0 = DataRAM_10_q0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_412_x_q0 = DataRAM_1_q0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_412_x_q0 = DataRAM_4_q0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_412_x_q0 = DataRAM_7_q0;
    end else begin
        grp_apply_bit_reverse_fu_412_x_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_420_x_q0 = DataRAM_11_q0;
    end else if ((((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_420_x_q0 = DataRAM_2_q0;
    end else if ((((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_420_x_q0 = DataRAM_5_q0;
    end else if ((((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state72)) | ((empty_reg_1407 == 2'd2) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_apply_bit_reverse_fu_420_x_q0 = DataRAM_8_q0;
    end else begin
        grp_apply_bit_reverse_fu_420_x_q0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln229_1_fu_1011_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1017_ap_start = 1'b1;
    end else begin
        grp_fu_1017_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln229_2_fu_1091_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_1097_ap_start = 1'b1;
    end else begin
        grp_fu_1097_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln184_fu_1171_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        grp_fu_1177_ap_start = 1'b1;
    end else begin
        grp_fu_1177_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln184_1_fu_1251_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state97))) begin
        grp_fu_1257_ap_start = 1'b1;
    end else begin
        grp_fu_1257_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln184_2_fu_1331_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state119))) begin
        grp_fu_1337_ap_start = 1'b1;
    end else begin
        grp_fu_1337_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln229_fu_931_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_937_ap_start = 1'b1;
    end else begin
        grp_fu_937_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((32'd3 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else if (((32'd4 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~(32'd5 == OP_read_read_fu_320_p2) & ~(32'd6 == OP_read_read_fu_320_p2) & ~(32'd7 == OP_read_read_fu_320_p2) & ~(32'd8 == OP_read_read_fu_320_p2) & ~(32'd0 == OP_read_read_fu_320_p2) & ~(32'd1 == OP_read_read_fu_320_p2) & ~(32'd2 == OP_read_read_fu_320_p2) & ~(32'd3 == OP_read_read_fu_320_p2) & ~(32'd4 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else if (((32'd5 == OP_read_read_fu_320_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & ((32'd6 == OP_read_read_fu_320_p2) | (32'd7 == OP_read_read_fu_320_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & ((32'd8 == OP_read_read_fu_320_p2) | ((32'd0 == OP_read_read_fu_320_p2) | ((32'd2 == OP_read_read_fu_320_p2) | (32'd1 == OP_read_read_fu_320_p2)))))) begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln229_fu_931_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln233_fu_983_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln229_1_fu_1011_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln233_1_fu_1063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((icmp_ln229_2_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((icmp_ln233_2_fu_1138_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            if (((1'b0 == ap_block_state72_on_subcall_done) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((1'b0 == ap_block_state74_on_subcall_done) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((icmp_ln184_fu_1171_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            if (((icmp_ln188_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state94))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            if (((1'b1 == ap_CS_fsm_state96) & (grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state97 : begin
            if (((icmp_ln184_1_fu_1251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state97))) begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            if (((icmp_ln188_1_fu_1303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state116))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            if (((1'b1 == ap_CS_fsm_state118) & (grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end
        end
        ap_ST_fsm_state119 : begin
            if (((icmp_ln184_2_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state119))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            if (((icmp_ln188_2_fu_1378_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state138))) begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            if (((grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state140))) begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end
        end
        ap_ST_fsm_state141 : begin
            if (((1'b0 == ap_block_state141_on_subcall_done) & (1'b1 == ap_CS_fsm_state141) & ((32'd8 == OP_read_reg_1403) | ((32'd0 == OP_read_reg_1403) | ((32'd2 == OP_read_reg_1403) | (32'd1 == OP_read_reg_1403)))))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end
        end
        ap_ST_fsm_state142 : begin
            if (((1'b0 == ap_block_state142_on_subcall_done) & (1'b1 == ap_CS_fsm_state142) & ((32'd6 == OP_read_reg_1403) | (32'd7 == OP_read_reg_1403)))) begin
                ap_NS_fsm = ap_ST_fsm_state143;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            if (((1'b0 == ap_block_state144_on_subcall_done) & (1'b1 == ap_CS_fsm_state144) & ((32'd6 == OP_read_reg_1403) | (32'd7 == OP_read_reg_1403)))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            if (((1'b0 == ap_block_state146_on_subcall_done) & (1'b1 == ap_CS_fsm_state146) & ((32'd6 == OP_read_reg_1403) | (32'd7 == OP_read_reg_1403)))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            if (((grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state148))) begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            if (((grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            if (((grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state154))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataInStream_TREADY = regslice_both_DataInStream_V_data_V_U_ack_in;

assign OP_read_read_fu_320_p2 = OP;

assign add_ln188_1_fu_1313_p2 = ($signed(sext_ln188_1_reg_1676) + $signed(j_22_reg_382));

assign add_ln188_2_fu_1388_p2 = ($signed(sext_ln188_2_reg_1715) + $signed(j_24_reg_393));

assign add_ln188_fu_1233_p2 = ($signed(sext_ln188_reg_1630) + $signed(j_reg_371));

assign add_ln233_1_fu_1073_p2 = ($signed(sext_ln233_1_reg_1538) + $signed(j_23_reg_349));

assign add_ln233_2_fu_1148_p2 = ($signed(sext_ln233_2_reg_1577) + $signed(j_25_reg_360));

assign add_ln233_fu_993_p2 = ($signed(sext_ln233_reg_1492) + $signed(j_21_reg_338));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd154];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

always @ (*) begin
    ap_block_state141_on_subcall_done = (((grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_done == 1'b0) & (32'd1 == OP_read_reg_1403)) | ((grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_done == 1'b0) & (32'd1 == OP_read_reg_1403)) | ((grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_done == 1'b0) & (32'd1 == OP_read_reg_1403)) | ((grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_done == 1'b0) & (32'd2 == OP_read_reg_1403)) | ((grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_done == 1'b0) & (32'd2 == OP_read_reg_1403)) | ((grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_done == 1'b0) & (32'd2 == OP_read_reg_1403)) | ((32'd8 == OP_read_reg_1403) & (grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_done == 1'b0)) | ((32'd8 == OP_read_reg_1403) & (grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_done == 1'b0)) | ((32'd8 == OP_read_reg_1403) & (grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_done == 1'b0)) | ((32'd0 == OP_read_reg_1403) & (grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_done == 1'b0)) | ((32'd0 == OP_read_reg_1403) & (grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_done 
    == 1'b0)) | ((32'd0 == OP_read_reg_1403) & (grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state142_on_subcall_done = (((32'd6 == OP_read_reg_1403) & (grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_done == 1'b0)) | ((32'd7 == OP_read_reg_1403) & (grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state144_on_subcall_done = (((32'd6 == OP_read_reg_1403) & (grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_done == 1'b0)) | ((32'd7 == OP_read_reg_1403) & (grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state146_on_subcall_done = (((32'd6 == OP_read_reg_1403) & (grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_done == 1'b0)) | ((32'd7 == OP_read_reg_1403) & (grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = (((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd3)) | ((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd0)) | ((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd1)) | ((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd2)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd3)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd0)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd1)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd2)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd3)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd0)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd1)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd2)));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_done == 1'b0) | (grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_done == 1'b0) | (grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state71_on_subcall_done = ((grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_done == 1'b0) | (grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_done == 1'b0) | (grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state72_on_subcall_done = (((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd3)) | ((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd0)) | ((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd1)) | ((grp_apply_bit_reverse_fu_420_ap_done == 1'b0) & (empty_reg_1407 == 2'd2)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd3)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd0)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd1)) | ((grp_apply_bit_reverse_fu_412_ap_done == 1'b0) & (empty_reg_1407 == 2'd2)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd3)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd0)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd1)) | ((grp_apply_bit_reverse_fu_404_ap_done == 1'b0) & (empty_reg_1407 == 2'd2)));
end

always @ (*) begin
    ap_block_state74_on_subcall_done = ((grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_done == 1'b0) | (grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_done == 1'b0) | (grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_139_fu_910_p1 = RAMSel1[1:0];

assign empty_fu_893_p1 = RAMSel[1:0];

assign grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start = grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673_ap_start_reg;

assign grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start = grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714_ap_start_reg;

assign grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start = grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659_ap_start_reg;

assign grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start = grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696_ap_start_reg;

assign grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start = grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705_ap_start_reg;

assign grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start = grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687_ap_start_reg;

assign grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start = grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772_ap_start_reg;

assign grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start = grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786_ap_start_reg;

assign grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start = grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start = grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start = grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start = grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start = grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start = grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start = grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start = grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start = grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start = grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507_ap_start_reg;

assign grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start = grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821_ap_start_reg;

assign grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start = grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602_ap_start_reg;

assign grp_apply_bit_reverse_fu_404_ap_start = grp_apply_bit_reverse_fu_404_ap_start_reg;

assign grp_apply_bit_reverse_fu_412_ap_start = grp_apply_bit_reverse_fu_412_ap_start_reg;

assign grp_apply_bit_reverse_fu_420_ap_start = grp_apply_bit_reverse_fu_420_ap_start_reg;

assign grp_fu_1017_p0 = 32'd4096;

assign grp_fu_1097_p0 = 32'd4096;

assign grp_fu_1177_p0 = 32'd4096;

assign grp_fu_1257_p0 = 32'd4096;

assign grp_fu_1337_p0 = 32'd4096;

assign grp_fu_937_p0 = 32'd4096;

assign h_10_fu_998_p0 = h_1_fu_296;

assign h_10_fu_998_p2 = h_10_fu_998_p0 << 32'd1;

assign h_12_fu_1318_p0 = h_2_fu_312;

assign h_12_fu_1318_p2 = h_12_fu_1318_p0 << 32'd1;

assign h_14_fu_1078_p0 = h_3_fu_300;

assign h_14_fu_1078_p2 = h_14_fu_1078_p0 << 32'd1;

assign h_16_fu_1393_p0 = h_6_fu_316;

assign h_16_fu_1393_p2 = h_16_fu_1393_p0 << 32'd1;

assign h_17_fu_1153_p0 = h_7_fu_304;

assign h_17_fu_1153_p2 = h_17_fu_1153_p0 << 32'd1;

assign h_8_fu_1238_p0 = h_fu_308;

assign h_8_fu_1238_p2 = h_8_fu_1238_p0 << 32'd1;

assign hf_1_fu_948_p1 = h_1_fu_296;

assign hf_2_fu_1268_p1 = h_2_fu_312;

assign hf_3_fu_1028_p1 = h_3_fu_300;

assign hf_4_fu_1343_p1 = h_6_fu_316;

assign hf_5_fu_1103_p1 = h_7_fu_304;

assign hf_fu_1188_p1 = h_fu_308;

assign icmp_ln184_1_fu_1251_p0 = h_2_fu_312;

assign icmp_ln184_1_fu_1251_p2 = (($signed(icmp_ln184_1_fu_1251_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln184_2_fu_1331_p0 = h_6_fu_316;

assign icmp_ln184_2_fu_1331_p2 = (($signed(icmp_ln184_2_fu_1331_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_1171_p0 = h_fu_308;

assign icmp_ln184_fu_1171_p2 = (($signed(icmp_ln184_fu_1171_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln188_1_fu_1303_p2 = (($signed(tmp_19_fu_1293_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign icmp_ln188_2_fu_1378_p2 = (($signed(tmp_21_fu_1368_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_1223_p2 = (($signed(tmp_fu_1213_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign icmp_ln229_1_fu_1011_p0 = h_3_fu_300;

assign icmp_ln229_1_fu_1011_p2 = (($signed(icmp_ln229_1_fu_1011_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln229_2_fu_1091_p0 = h_7_fu_304;

assign icmp_ln229_2_fu_1091_p2 = (($signed(icmp_ln229_2_fu_1091_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln229_fu_931_p0 = h_1_fu_296;

assign icmp_ln229_fu_931_p2 = (($signed(icmp_ln229_fu_931_p0) < $signed(32'd4097)) ? 1'b1 : 1'b0);

assign icmp_ln233_1_fu_1063_p2 = (($signed(tmp_20_fu_1053_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign icmp_ln233_2_fu_1138_p2 = (($signed(tmp_22_fu_1128_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_983_p2 = (($signed(tmp_18_fu_973_p4) < $signed(52'd1)) ? 1'b1 : 1'b0);

assign sext_ln188_1_fu_1290_p0 = h_2_fu_312;

assign sext_ln188_1_fu_1290_p1 = sext_ln188_1_fu_1290_p0;

assign sext_ln188_2_fu_1365_p0 = h_6_fu_316;

assign sext_ln188_2_fu_1365_p1 = sext_ln188_2_fu_1365_p0;

assign sext_ln188_fu_1210_p0 = h_fu_308;

assign sext_ln188_fu_1210_p1 = sext_ln188_fu_1210_p0;

assign sext_ln233_1_fu_1050_p0 = h_3_fu_300;

assign sext_ln233_1_fu_1050_p1 = sext_ln233_1_fu_1050_p0;

assign sext_ln233_2_fu_1125_p0 = h_7_fu_304;

assign sext_ln233_2_fu_1125_p1 = sext_ln233_2_fu_1125_p0;

assign sext_ln233_fu_970_p0 = h_1_fu_296;

assign sext_ln233_fu_970_p1 = sext_ln233_fu_970_p0;

assign tmp_18_fu_973_p4 = {{j_21_reg_338[63:12]}};

assign tmp_19_fu_1293_p4 = {{j_22_reg_382[63:12]}};

assign tmp_20_fu_1053_p4 = {{j_23_reg_349[63:12]}};

assign tmp_21_fu_1368_p4 = {{j_24_reg_393[63:12]}};

assign tmp_22_fu_1128_p4 = {{j_25_reg_360[63:12]}};

assign tmp_fu_1213_p4 = {{j_reg_371[63:12]}};

assign trunc_ln188_1_fu_1229_p1 = j_reg_371[11:0];

assign trunc_ln188_2_fu_1286_p1 = grp_fu_1257_p2[10:0];

assign trunc_ln188_3_fu_1309_p1 = j_22_reg_382[11:0];

assign trunc_ln188_4_fu_1277_p1 = h_2_fu_312;

assign trunc_ln188_5_fu_1361_p1 = grp_fu_1337_p2[10:0];

assign trunc_ln188_6_fu_1384_p1 = j_24_reg_393[11:0];

assign trunc_ln188_8_fu_1352_p1 = h_6_fu_316;

assign trunc_ln188_fu_1206_p1 = grp_fu_1177_p2[10:0];

assign trunc_ln1_fu_957_p1 = h_1_fu_296;

assign trunc_ln233_1_fu_989_p1 = j_21_reg_338[11:0];

assign trunc_ln233_2_fu_1046_p1 = grp_fu_1017_p2[10:0];

assign trunc_ln233_3_fu_1069_p1 = j_23_reg_349[11:0];

assign trunc_ln233_4_fu_1037_p1 = h_3_fu_300;

assign trunc_ln233_5_fu_1121_p1 = grp_fu_1097_p2[10:0];

assign trunc_ln233_6_fu_1144_p1 = j_25_reg_360[11:0];

assign trunc_ln233_8_fu_1112_p1 = h_7_fu_304;

assign trunc_ln233_fu_966_p1 = grp_fu_937_p2[10:0];

assign trunc_ln_fu_1197_p1 = h_fu_308;

always @ (posedge ap_clk) begin
    sext_ln233_reg_1492[0] <= 1'b0;
    sext_ln233_1_reg_1538[0] <= 1'b0;
    sext_ln233_2_reg_1577[0] <= 1'b0;
    sext_ln188_reg_1630[0] <= 1'b0;
    sext_ln188_1_reg_1676[0] <= 1'b0;
    sext_ln188_2_reg_1715[0] <= 1'b0;
    h_1_fu_296[0] <= 1'b0;
    h_3_fu_300[0] <= 1'b0;
    h_7_fu_304[0] <= 1'b0;
    h_fu_308[0] <= 1'b0;
    h_2_fu_312[0] <= 1'b0;
    h_6_fu_316[0] <= 1'b0;
end

endmodule //Crypto
