
;; Function SCI_init (SCI_init, funcdef_no=604, decl_uid=11081, cgraph_uid=608, symbol_order=613)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 119: def dominates all uses has unique first use
Reg 130 uninteresting
Reg 117 uninteresting
Reg 119 not local to one basic block
Ignoring reg 120 with equiv init insn
Found def insn 11 for 122 to be not moveable
Ignoring reg 123 with equiv init insn
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 10 (nil))

Pass 1 for finding pseudo/allocno costs

    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r119,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r119,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,31650 VFP_LO_REGS:1650,31650 ALL_REGS:1650,31650 MEM:1100,21100
  a1(r120,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:4950,4950 MEM:3300,3300
  a2(r122,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a3(r121,l0) costs: LO_REGS:0,0 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:440,440 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a4(r123,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a5(r119,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r131,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r130,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 37(l0): point = 1
   Insn 31(l0): point = 3
   Insn 28(l0): point = 5
   Insn 30(l0): point = 7
   Insn 29(l0): point = 9
   Insn 24(l0): point = 11
   Insn 21(l0): point = 13
   Insn 23(l0): point = 15
   Insn 22(l0): point = 17
   Insn 17(l0): point = 19
   Insn 16(l0): point = 21
   Insn 8(l0): point = 23
   Insn 7(l0): point = 25
   Insn 14(l0): point = 27
   Insn 15(l0): point = 29
   Insn 6(l0): point = 31
   Insn 11(l0): point = 33
   Insn 13(l0): point = 35
   Insn 10(l0): point = 37
   Insn 71(l1): point = 40
   Insn 63(l1): point = 42
   Insn 54(l1): point = 45
   Insn 49(l1): point = 47
 a0(r119): [1..1]
 a1(r120): [2..31]
 a2(r122): [22..33]
 a3(r121): [24..25]
 a4(r123): [34..37]
 a5(r119): [40..49]
 a6(r131): [41..43]
 a7(r117): [43..45]
 a8(r130): [46..47]
 Rebuilding regno allocno list for 131
 Rebuilding regno allocno list for 130
      Moving ranges of a5r119 to a0r119:  [40..49]
 Rebuilding regno allocno list for 117
Compressing live ranges: from 50 to 10 - 20%
Ranges after the compression:
 a0(r119): [5..9] [0..0]
 a1(r120): [1..2]
 a2(r122): [1..2]
 a3(r121): [1..2]
 a4(r123): [3..4]
 a6(r131): [5..6]
 a7(r117): [6..7]
 a8(r130): [8..9]
+++Allocating 64 bytes for conflict table (uncompressed size 72)
;; a0(r119,l0) conflicts: a6(r131,l0) a7(r117,l0) a8(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r120,l0) conflicts: a2(r122,l0) a3(r121,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r122,l0) conflicts: a1(r120,l0) a3(r121,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a3(r121,l0) conflicts: a1(r120,l0) a2(r122,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a4(r123,l0) conflicts:
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a6(r131,l0) conflicts: a0(r119,l0) a7(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r117,l0) conflicts: a0(r119,l0) a6(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r130,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a7(r117)<->a8(r130)@125:shuffle
  regions=2, blocks=5, points=10
    allocnos=9 (big 0), copies=1, conflicts=0, ranges=9

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r119 1r120 2r122 3r121 4r123 6r131 7r117 8r130
    modified regnos: 117 119 120 121 122 123 130 131
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@162200
          2:( 0-2 4-12 14)@4400
            3:( 0 4-12 14)@8800
              4:( 4-11)@6600
      Allocno a0r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r120 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a2r122 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a3r121 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a4r123 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a6r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a7r117-a8r130 (freq=125):
        Result (freq=5000): a7r117(3000) a8r130(2000)
      Pushing a4(r123,l0)(cost 0)
      Pushing a3(r121,l0)(cost 0)
      Pushing a2(r122,l0)(cost 0)
      Pushing a1(r120,l0)(cost 0)
      Pushing a6(r131,l0)(cost 0)
      Pushing a0(r119,l0)(cost 0)
      Pushing a8(r130,l0)(cost 0)
      Pushing a7(r117,l0)(cost 0)
      Popping a7(r117,l0)  -- assign reg 3
      Popping a8(r130,l0)  -- assign reg 3
      Popping a0(r119,l0)  -- assign reg 2
      Popping a6(r131,l0)  -- assign reg 1
      Popping a1(r120,l0)  -- assign reg 4
      Popping a2(r122,l0)  -- assign reg 0
      Popping a3(r121,l0)  -- assign reg 5
      Popping a4(r123,l0)  -- assign reg 2
Disposition:
    7:r117 l0     3    0:r119 l0     2    1:r120 l0     4    3:r121 l0     5
    2:r122 l0     0    4:r123 l0     2    8:r130 l0     3    6:r131 l0     1
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={7d,3u} r3={5d,2u} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,4u} r103={1d,3u} r104={3d} r105={3d} r106={3d} r117={1d,4u} r119={1d,2u} r120={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r130={1d,2u} r131={1d,2u} 
;;    total ref usage 331{287d,44u,0e} in 61{58 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 12 10 2 (debug_marker) "../System/SCI.c":126:3 -1
     (nil))
(insn 10 5 13 2 (set (reg/f:SI 123)
        (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>)) "../System/SCI.c":136:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>)
        (nil)))
(insn 13 10 11 2 (set (reg:SI 3 r3)
        (const_int 0 [0])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 13 6 2 (set (reg/f:SI 122 [ _impure_ptr ])
        (mem/f/c:SI (reg/f:SI 123) [5 _impure_ptr+0 S4 A32])) "../System/SCI.c":136:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("_impure_ptr") [flags 0xc0]  <var_decl 0000000006dbfbd0 _impure_ptr>) [5 _impure_ptr+0 S4 A32])
            (nil))))
(insn 6 11 15 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 15 6 14 2 (set (reg:SI 1 r1)
        (reg:SI 3 r3)) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 14 15 7 2 (set (reg:SI 2 r2)
        (const_int 2 [0x2])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 14 8 2 (set (reg:SI 121)
        (const_int 1073760256 [0x40004800])) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073760256 [0x40004800])
        (nil)))
(insn 8 7 9 2 (set (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])
        (reg:SI 121)) "../System/SCI.c":126:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 9 8 16 2 (debug_marker) "../System/SCI.c":136:3 -1
     (nil))
(insn 16 9 17 2 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 122 [ _impure_ptr ])
                (const_int 8 [0x8])) [1 _impure_ptr.0_1->_stdout+0 S4 A32])) "../System/SCI.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122 [ _impure_ptr ])
        (nil)))
(call_insn 17 16 18 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setvbuf") [flags 0x41]  <function_decl 0000000006e44b00 setvbuf>) [0 setvbuf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":136:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("setvbuf") [flags 0x41]  <function_decl 0000000006e44b00 setvbuf>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 18 17 22 2 (debug_marker) "../System/SCI.c":147:3 -1
     (nil))
(insn 22 18 23 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 21 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 23 24 2 (set (reg:SI 2 r2)
        (const_int 512 [0x200])) "../System/SCI.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 21 25 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>) [0 BUF_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":147:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 25 24 29 2 (debug_marker) "../System/SCI.c":148:3 -1
     (nil))
(insn 29 25 30 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 28 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 30 31 2 (set (reg:SI 2 r2)
        (const_int 512 [0x200])) "../System/SCI.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 31 28 32 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>) [0 BUF_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":148:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_init") [flags 0x41]  <function_decl 0000000006e9b300 BUF_init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 32 31 33 2 (debug_marker) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI USARTx (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3475:22 -1
     (nil))
(debug_insn 35 34 37 2 (var_location:SI D#8 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":149:3 -1
     (nil))
(insn 37 35 69 2 (set (reg/f:SI 119 [ pretmp_15 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 69 37 38 3 2 (nil) [1 uses])
(note 38 69 70 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 70 38 39 3 NOTE_INSN_DELETED)
(debug_insn 39 70 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 40 39 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 43 42 44 3 (var_location:SI D#7 (debug_expr:SI D#8)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 44 43 45 3 (var_location:SI addr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 45 44 46 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 46 45 47 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 47 46 49 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 49 47 50 3 (set (reg:SI 130 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 119 [ pretmp_15 ]) [18 *pretmp_15+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 50 49 51 3 (var_location:SI result (reg:SI 130 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 52 51 53 3 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 53 52 54 3 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(insn 54 53 55 3 (set (reg/v:SI 117 [ val ])
        (ior:SI (reg:SI 130 [ result ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ result ])
        (nil)))
(debug_insn 55 54 56 3 (var_location:SI val (reg/v:SI 117 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 56 55 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 57 56 58 3 (var_location:SI value (reg/v:SI 117 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 58 57 59 3 (var_location:SI addr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 59 58 60 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 61 60 63 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 63 61 64 3 (parallel [
            (set (reg:SI 131 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 117 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 119 [ pretmp_15 ]) [18 *pretmp_15+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 117 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 117 [ val ])
        (nil)))
(debug_insn 64 63 65 3 (var_location:SI result (reg:SI 131 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 65 64 66 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 66 65 67 3 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 67 66 68 3 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 68 67 71 3 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(jump_insn 71 68 72 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 131 [ result ])
                        (const_int 0 [0]))
                    (label_ref:SI 69)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 131 [ result ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 69)
(note 72 71 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3477:3 -1
     (nil))
(debug_insn 74 73 75 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 75 74 76 4 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 76 75 77 4 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))
(debug_insn 77 76 107 4 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":149:3 -1
     (nil))
(note 107 77 0 NOTE_INSN_DELETED)

;; Function SCI_send_char (SCI_send_char, funcdef_no=605, decl_uid=11083, cgraph_uid=609, symbol_order=614)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 117: def dominates all uses has unique first use
Reg 114 uninteresting
Reg 113 not local to one basic block
Reg 117 not local to one basic block
Ignoring reg 118 with equiv init insn
Found def insn 39 for 120 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r117,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r113,l1) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,30000 VFP_LO_REGS:15000,30000 ALL_REGS:15000,30000 MEM:10000,20000
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a2(r120,l0) costs: GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:15000,15000 MEM:15000,15000
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r113,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r117,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a6(r114,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 30(l0): point = 0
   Insn 2(l0): point = 3
   Insn 8(l0): point = 5
   Insn 39(l0): point = 7
   Insn 7(l0): point = 9
   Insn 21(l1): point = 12
   Insn 20(l1): point = 14
   Insn 17(l1): point = 16
 a0(r113): [1..5]
 a1(r117): [1..3]
 a2(r120): [4..7]
 a3(r118): [6..9]
 a4(r113): [12..18]
 a5(r117): [12..18]
 a6(r114): [15..16]
      Moving ranges of a5r117 to a1r117:  [12..18]
 Rebuilding regno allocno list for 114
      Moving ranges of a4r113 to a0r113:  [12..18]
Compressing live ranges: from 19 to 8 - 42%
Ranges after the compression:
 a0(r113): [6..7] [0..3]
 a1(r117): [6..7] [0..1]
 a2(r120): [2..5]
 a3(r118): [4..5]
 a6(r114): [6..7]
+++Allocating 40 bytes for conflict table (uncompressed size 56)
;; a0(r113,l0) conflicts: a1(r117,l0) a2(r120,l0) a6(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r113,l0) a6(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r113,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a2(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r114,l0) conflicts: a0(r113,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r117)<->a2(r120)@500:move
  pref0:a2(r120)<-hr0@1000
  regions=2, blocks=5, points=8
    allocnos=7 (big 0), copies=1, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r113 1r117 2r120 3r118 6r114
    modified regnos: 113 114 117 118 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@158000
          2:( 1-12 14)@20000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r118 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a6r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r117-a2r120 (freq=500):
        Result (freq=2000): a1r117(1000) a2r120(1000)
      Pushing a3(r118,l0)(cost 0)
      Pushing a6(r114,l0)(cost 0)
      Pushing a2(r120,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 3
      Popping a1(r117,l0)  -- assign reg 0
      Popping a2(r120,l0)  -- assign reg 0
      Popping a6(r114,l0)  -- assign reg 2
      Popping a3(r118,l0)  -- assign reg 3
Disposition:
    0:r113 l0     3    6:r114 l0     2    1:r117 l0     0    3:r118 l0     3
    2:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -14000, reg -14000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_send_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,2u} r114={1d,1u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 55{31d,24u,0e} in 24{24 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/SCI.c":171:2 -1
     (nil))
(insn 7 6 39 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 39 7 8 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ c ])) "../System/SCI.c":167:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ c ])
        (nil)))
(insn 8 39 2 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 118) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 2 8 18 2 (set (reg/v:SI 117 [ c ])
        (reg:SI 120)) "../System/SCI.c":167:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(code_label 18 2 9 3 9 (nil) [1 uses])
(note 9 18 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 19 9 10 3 NOTE_INSN_DELETED)
(debug_insn 10 19 11 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 11 10 12 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 12 11 13 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI D#9 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 14 13 15 3 (var_location:SI USARTx (debug_expr:SI D#9)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 17 16 20 3 (set (reg:SI 114 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 28 [0x1c])) [18 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 17 21 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _6 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _6 ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 18)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 18)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI USARTx (debug_expr:SI D#9)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 26 25 27 4 (var_location:QI Value (subreg:QI (reg/v:SI 117 [ c ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 30 28 31 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 40 [0x28])) [18 _1->TDR+0 S4 A32])
        (reg/v:SI 117 [ c ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ c ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 32 31 40 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(note 40 32 0 NOTE_INSN_DELETED)

;; Function SCI_send_byte (SCI_send_byte, funcdef_no=626, decl_uid=11085, cgraph_uid=610, symbol_order=615)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 117: def dominates all uses has unique first use
Reg 114 uninteresting
Reg 113 not local to one basic block
Reg 117 not local to one basic block
Ignoring reg 118 with equiv init insn
Found def insn 38 for 120 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r117,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r113,l1) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,30000 VFP_LO_REGS:15000,30000 ALL_REGS:15000,30000 MEM:10000,20000
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a2(r120,l0) costs: GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:15000,15000 MEM:15000,15000
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r113,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r117,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a6(r114,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 28(l0): point = 0
   Insn 2(l0): point = 3
   Insn 8(l0): point = 5
   Insn 38(l0): point = 7
   Insn 7(l0): point = 9
   Insn 20(l1): point = 12
   Insn 19(l1): point = 14
   Insn 16(l1): point = 16
 a0(r113): [1..5]
 a1(r117): [1..3]
 a2(r120): [4..7]
 a3(r118): [6..9]
 a4(r113): [12..18]
 a5(r117): [12..18]
 a6(r114): [15..16]
      Moving ranges of a5r117 to a1r117:  [12..18]
 Rebuilding regno allocno list for 114
      Moving ranges of a4r113 to a0r113:  [12..18]
Compressing live ranges: from 19 to 8 - 42%
Ranges after the compression:
 a0(r113): [6..7] [0..3]
 a1(r117): [6..7] [0..1]
 a2(r120): [2..5]
 a3(r118): [4..5]
 a6(r114): [6..7]
+++Allocating 40 bytes for conflict table (uncompressed size 56)
;; a0(r113,l0) conflicts: a1(r117,l0) a2(r120,l0) a6(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r113,l0) a6(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r113,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a2(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r114,l0) conflicts: a0(r113,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r117)<->a2(r120)@500:move
  pref0:a2(r120)<-hr0@1000
  regions=2, blocks=5, points=8
    allocnos=7 (big 0), copies=1, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r113 1r117 2r120 3r118 6r114
    modified regnos: 113 114 117 118 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@158000
          2:( 1-12 14)@20000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r118 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a6r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r117-a2r120 (freq=500):
        Result (freq=2000): a1r117(1000) a2r120(1000)
      Pushing a3(r118,l0)(cost 0)
      Pushing a6(r114,l0)(cost 0)
      Pushing a2(r120,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 3
      Popping a1(r117,l0)  -- assign reg 0
      Popping a2(r120,l0)  -- assign reg 0
      Popping a6(r114,l0)  -- assign reg 2
      Popping a3(r118,l0)  -- assign reg 3
Disposition:
    0:r113 l0     3    6:r114 l0     2    1:r117 l0     0    3:r118 l0     3
    2:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -14000, reg -14000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_send_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,2u} r114={1d,1u} r117={1d,3u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 56{31d,25u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 38 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 38 7 8 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":185:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 8 38 2 2 (set (reg/f:SI 113 [ _4 ])
        (mem/f/c:SI (reg/f:SI 118) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 2 8 6 2 (set (reg/v:SI 117 [ data ])
        (reg:SI 120)) "../System/SCI.c":185:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 6 2 17 2 (var_location:QI c (subreg:QI (reg/v:SI 117 [ data ]) 0)) -1
     (nil))
(code_label 17 6 9 3 15 (nil) [1 uses])
(note 9 17 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 9 10 3 NOTE_INSN_DELETED)
(debug_insn 10 18 11 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 11 10 12 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 12 11 13 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI D#10 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 14 13 15 3 (var_location:SI USARTx (debug_expr:SI D#10)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 16 15 19 3 (set (reg:SI 114 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _4 ])
                (const_int 28 [0x1c])) [18 _4->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 16 20 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _5 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _5 ])
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 17)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 17)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 24 23 25 4 (var_location:SI USARTx (debug_expr:SI D#10)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:QI Value (subreg:QI (reg/v:SI 117 [ data ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 28 26 29 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _4 ])
                (const_int 40 [0x28])) [18 _4->TDR+0 S4 A32])
        (reg/v:SI 117 [ data ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ data ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _4 ])
            (nil))))
(debug_insn 29 28 30 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 31 30 39 4 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(note 39 31 0 NOTE_INSN_DELETED)

;; Function SCI_send_string (SCI_send_string, funcdef_no=607, decl_uid=11093, cgraph_uid=611, symbol_order=616)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 9 count 9 (  1.3)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 4, multiple latches: 5 4
;;  depth 1, outer 0
;;  nodes: 4 5
;; 2 succs { 3 6 }
;; 3 succs { 4 }
;; 4 succs { 5 4 }
;; 5 succs { 4 6 }
;; 6 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123 uninteresting
Reg 120 uninteresting
Reg 121: local to bb 3 def dominates all uses has unique first use
Reg 116: def dominates all uses has unique first use
Reg 117 uninteresting
Reg 116 not local to one basic block
Ignoring reg 121 with equiv init insn
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 4, multiple latches: 5 4
;;  depth 1, outer 0
;;  nodes: 4 5
;; 2 succs { 3 6 }
;; 3 succs { 4 }
;; 4 succs { 5 4 }
;; 5 succs { 4 6 }
;; 6 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 121: (insn_list:REG_DEP_TRUE 15 (nil))

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a8 (r116,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:825,23325 VFP_LO_REGS:825,23325 ALL_REGS:825,23325 MEM:550,15550
  a1(r121,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a2(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:825,15825 VFP_LO_REGS:825,15825 ALL_REGS:825,15825 MEM:550,10550
  a3(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2655,2655 VFP_LO_REGS:2655,2655 ALL_REGS:2655,2655 MEM:1770,1770
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:122,2122 CALLER_SAVE_REGS:122,2122 EVEN_REG:122,2122 GENERAL_REGS:122,2122 VFP_D0_D7_REGS:1830,24330 VFP_LO_REGS:1830,24330 ALL_REGS:1830,24330 MEM:1220,16220
  a5(r123,l0) costs: GENERAL_REGS:122,122 VFP_D0_D7_REGS:2745,2745 VFP_LO_REGS:2745,2745 ALL_REGS:1830,1830 MEM:1830,1830
  a6(r114,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a7(r115,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a8(r116,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a9(r117,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 16(l0): point = 1
   Insn 17(l0): point = 3
   Insn 15(l0): point = 5
   Insn 13(l0): point = 8
   Insn 11(l0): point = 10
   Insn 2(l0): point = 12
   Insn 74(l0): point = 14
   Insn 33(l1): point = 17
   Insn 32(l1): point = 19
   Insn 29(l1): point = 21
   Insn 53(l1): point = 24
   Insn 50(l1): point = 26
   Insn 42(l1): point = 28
 a0(r116): [1..1]
 a1(r121): [2..5]
 a2(r115): [1..3]
 a3(r120): [4..12]
 a4(r114): [1..10]
 a5(r123): [13..14]
 a6(r114): [29..30] [17..26]
 a7(r115): [17..30]
 a8(r116): [17..30]
 a9(r117): [20..21]
 Rebuilding regno allocno list for 117
      Moving ranges of a8r116 to a0r116:  [17..30]
      Moving ranges of a7r115 to a2r115:  [17..30]
      Moving ranges of a6r114 to a4r114:  [29..30] [17..26]
Compressing live ranges: from 31 to 11 - 35%
Ranges after the compression:
 a0(r116): [7..10] [0..0]
 a1(r121): [1..4]
 a2(r115): [7..10] [0..2]
 a3(r120): [3..4]
 a4(r114): [7..10] [0..4]
 a5(r123): [5..6]
 a9(r117): [7..8]
+++Allocating 56 bytes for conflict table (uncompressed size 80)
;; a0(r116,l0) conflicts: a2(r115,l0) a4(r114,l0) a9(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r121,l0) conflicts: a2(r115,l0) a4(r114,l0) a3(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r115,l0) conflicts: a0(r116,l0) a4(r114,l0) a1(r121,l0) a9(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a4(r114,l0) a1(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r114,l0) conflicts: a0(r116,l0) a2(r115,l0) a1(r121,l0) a3(r120,l0) a9(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r123,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r117,l0) conflicts: a0(r116,l0) a2(r115,l0) a4(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r115)<->a3(r120)@55:move
  cp1:a3(r120)<->a5(r123)@61:move
  pref0:a5(r123)<-hr0@122
  regions=2, blocks=7, points=11
    allocnos=10 (big 0), copies=2, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 6 5 4 3 2
    all: 0r116 1r121 2r115 3r120 4r114 5r123 9r117
    modified regnos: 114 115 116 117 120 121 123
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@137456
      Allocno a0r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a9r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 1:a3r120-a5r123 (freq=61):
        Result (freq=299): a3r120(177) a5r123(122)
      Forming thread by copy 0:a2r115-a3r120 (freq=55):
        Result (freq=1354): a2r115(1055) a3r120(177) a5r123(122)
      Pushing a1(r121,l0)(cost 0)
      Pushing a5(r123,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a2(r115,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a9(r117,l0)(cost 0)
      Popping a9(r117,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 2
      Popping a0(r116,l0)  -- assign reg 1
      Popping a2(r115,l0)  -- assign reg 0
      Popping a3(r120,l0)  -- assign reg 0
      Popping a5(r123,l0)  -- assign reg 0
      Popping a1(r121,l0)  -- assign reg 3
Disposition:
    4:r114 l0     2    2:r115 l0     0    0:r116 l0     1    9:r117 l0     3
    3:r120 l0     0    1:r121 l0     3    5:r123 l0     0
New iteration of spill/restore move
+++Costs: overall -1708, reg -1708, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_send_string

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,1u} r102={1d,6u} r103={1d,5u} r114={2d,4u} r115={2d,2u} r116={1d,2u} r117={1d,1u} r120={1d,2u} r121={1d,1u} r123={1d,1u} 
;;    total ref usage 76{37d,39u,0e} in 39{39 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 3 58 2 NOTE_INSN_DELETED)
(debug_insn 58 12 6 2 (var_location:SI D#12 (reg:SI 0 r0 [ str ])) -1
     (nil))
(debug_insn 6 58 7 2 (debug_marker) "../System/SCI.c":217:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":217:11 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":222:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 10 9 74 2 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 74 10 2 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ str ])) "../System/SCI.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))
(insn 2 74 11 2 (set (reg/v/f:SI 120 [ str ])
        (reg:SI 123)) "../System/SCI.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 11 2 13 2 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 120 [ str ]) [0 *str_7(D)+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 13 11 14 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 114 [ _3 ])
                        (const_int 0 [0]))
                    (label_ref:SI 56)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":222:7 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 56)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 17 3 (set (reg/f:SI 121)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 17 15 16 3 (set (reg:SI 115 [ ivtmp.55 ])
        (reg/v/f:SI 120 [ str ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ str ])
        (nil)))
(insn 16 17 30 3 (set (reg/f:SI 116 [ _9 ])
        (mem/f/c:SI (reg/f:SI 121) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 30 16 20 4 22 (nil) [2 uses])
(note 20 30 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 20 21 4 NOTE_INSN_DELETED)
(debug_insn 21 31 22 4 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 22 21 23 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI D#11 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 26 25 27 4 (var_location:SI USARTx (debug_expr:SI D#11)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 28 27 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(debug_insn 35 28 36 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI USARTx (debug_expr:SI D#11)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:QI Value (subreg:QI (reg:SI 114 [ _3 ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 40 39 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 29 40 32 4 (set (reg:SI 117 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 116 [ _9 ])
                (const_int 28 [0x1c])) [18 _9->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 29 33 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _10 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _10 ])
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
(note 34 33 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 52 34 42 5 NOTE_INSN_DELETED)
(insn 42 52 43 5 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ _9 ])
                (const_int 40 [0x28])) [18 _9->TDR+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 43 42 44 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 45 44 46 5 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 46 45 47 5 (debug_marker) "../System/SCI.c":225:3 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI i (plus:SI (minus:SI (reg:SI 115 [ ivtmp.55 ])
            (debug_expr:SI D#12))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 48 47 50 5 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 50 48 53 5 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 115 [ ivtmp.55 ])) [0 MEM[base: _1, offset: 0B]+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 115 [ ivtmp.55 ])
        (nil)))
(jump_insn 53 50 56 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 114 [ _3 ])
                        (const_int 0 [0]))
                    (label_ref:SI 30)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":222:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(code_label 56 53 57 6 20 (nil) [1 uses])
(note 57 56 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 75 57 0 NOTE_INSN_DELETED)

;; Function SCI_send_bytes (SCI_send_bytes, funcdef_no=608, decl_uid=11096, cgraph_uid=612, symbol_order=617)

Starting decreasing number of live ranges...
rescanning insn with uid = 12.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 10 (  1.2)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 4, latch 6
;;  depth 1, outer 0
;;  nodes: 4 6 5
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 7 }
;; 3 succs { 4 }
;; 4 succs { 5 }
;; 5 succs { 6 5 }
;; 6 succs { 4 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 124: def dominates all uses has unique first use
Reg 125 uninteresting
Reg 126: local to bb 3 def dominates all uses has unique first use
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 117: def dominates all uses has unique first use
Reg 123: def dominates all uses has unique first use
Reg 118 uninteresting
Reg 117 not local to one basic block
Reg 123 not local to one basic block
Reg 124 not local to one basic block
Ignoring reg 126 with equiv init insn
Examining insn 17, def for 127
  all ok
Found def insn 75 for 129 to be not moveable
Found def insn 76 for 130 to be not moveable
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 4, latch 6
;;  depth 1, outer 0
;;  nodes: 4 6 5
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 7 }
;; 3 succs { 4 }
;; 4 succs { 5 }
;; 5 succs { 6 5 }
;; 6 succs { 4 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 126: (insn_list:REG_DEP_TRUE 14 (nil))

Pass 1 for finding pseudo/allocno costs

    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a7 (r130,l0) best GENERAL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a14 (r117,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a9 (r117,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a13 (r114,l2) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:825,8325 VFP_LO_REGS:825,8325 ALL_REGS:825,8325 MEM:550,5550
  a1(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a2(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:825,23325 VFP_LO_REGS:825,23325 ALL_REGS:825,23325 MEM:550,15550
  a3(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2565,2565 VFP_LO_REGS:2565,2565 ALL_REGS:2565,2565 MEM:1710,1710
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:825,23325 VFP_LO_REGS:825,23325 ALL_REGS:825,23325 MEM:550,15550
  a5(r126,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a6(r125,l0) costs: GENERAL_REGS:122,122 VFP_D0_D7_REGS:2655,2655 VFP_LO_REGS:2655,2655 ALL_REGS:2655,2655 MEM:1770,1770
  a7(r130,l0) costs: LO_REGS:122,122 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:122,122 VFP_D0_D7_REGS:2745,2745 VFP_LO_REGS:2745,2745 ALL_REGS:1830,1830 MEM:1830,1830
  a8(r129,l0) costs: GENERAL_REGS:122,122 VFP_D0_D7_REGS:2745,2745 VFP_LO_REGS:2745,2745 ALL_REGS:1830,1830 MEM:1830,1830
  a9(r117,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,22500 VFP_LO_REGS:7500,22500 ALL_REGS:7500,22500 MEM:5000,15000
  a10(r121,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a11(r123,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a12(r114,l1) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r114,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a14(r117,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a15(r121,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a16(r123,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a17(r118,l2) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 18(l0): point = 1
   Insn 16(l0): point = 3
   Insn 15(l0): point = 5
   Insn 17(l0): point = 7
   Insn 14(l0): point = 9
   Insn 12(l0): point = 12
   Insn 11(l0): point = 14
   Insn 2(l0): point = 16
   Insn 76(l0): point = 18
   Insn 75(l0): point = 20
   Insn 23(l1): point = 23
   Insn 57(l1): point = 26
   Insn 56(l1): point = 28
   Insn 48(l1): point = 30
   Insn 39(l2): point = 33
   Insn 38(l2): point = 35
   Insn 35(l2): point = 37
 a0(r123): [1..1]
 a1(r127): [2..7]
 a2(r121): [1..3]
 a3(r124): [4..16]
 a4(r117): [1..5]
 a5(r126): [6..9]
 a6(r125): [8..14]
 a7(r130): [15..18]
 a8(r129): [17..20]
 a9(r117): [23..32]
 a10(r121): [23..32]
 a11(r123): [23..32]
 a12(r114): [31..32] [23..23]
 a13(r114): [33..39]
 a14(r117): [33..39]
 a15(r121): [33..39]
 a16(r123): [33..39]
 a17(r118): [36..37]
      Moving ranges of a16r123 to a11r123:  [33..39]
      Moving ranges of a11r123 to a0r123:  [23..39]
      Moving ranges of a15r121 to a10r121:  [33..39]
      Moving ranges of a10r121 to a2r121:  [23..39]
 Rebuilding regno allocno list for 118
      Moving ranges of a14r117 to a9r117:  [33..39]
      Moving ranges of a9r117 to a4r117:  [23..39]
      Moving ranges of a13r114 to a12r114:  [33..39]
 Rebuilding regno allocno list for 114
Compressing live ranges: from 40 to 16 - 40%
Ranges after the compression:
 a0(r123): [13..15] [0..0]
 a1(r127): [1..6]
 a2(r121): [13..15] [0..2]
 a3(r124): [3..10]
 a4(r117): [13..15] [0..4]
 a5(r126): [5..8]
 a6(r125): [7..8]
 a7(r130): [9..12]
 a8(r129): [11..12]
 a12(r114): [13..15]
 a17(r118): [14..15]
+++Allocating 88 bytes for conflict table (uncompressed size 144)
;; a0(r123,l0) conflicts: a2(r121,l0) a4(r117,l0) a12(r114,l0) a17(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r127,l0) conflicts: a2(r121,l0) a4(r117,l0) a3(r124,l0) a5(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r121,l0) conflicts: a0(r123,l0) a4(r117,l0) a1(r127,l0) a12(r114,l0) a17(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a4(r117,l0) a1(r127,l0) a5(r126,l0) a6(r125,l0) a7(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a0(r123,l0) a2(r121,l0) a1(r127,l0) a3(r124,l0) a12(r114,l0) a17(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r126,l0) conflicts: a1(r127,l0) a3(r124,l0) a6(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r125,l0) conflicts: a3(r124,l0) a5(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r130,l0) conflicts: a3(r124,l0) a8(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r129,l0) conflicts: a7(r130,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a12(r114,l0) conflicts: a0(r123,l0) a2(r121,l0) a4(r117,l0) a17(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r118,l0) conflicts: a0(r123,l0) a2(r121,l0) a4(r117,l0) a12(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r127)<->a6(r125)@6:shuffle
  cp1:a2(r121)<->a3(r124)@6:shuffle
  cp2:a0(r123)<->a1(r127)@6:shuffle
  cp3:a3(r124)<->a8(r129)@61:move
  cp4:a6(r125)<->a7(r130)@61:move
  pref0:a8(r129)<-hr0@122
  pref1:a7(r130)<-hr1@122
  regions=3, blocks=8, points=16
    allocnos=18 (big 0), copies=5, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r123 1r127 2r121 3r124 4r117 5r126 6r125 7r130 8r129 12r114 17r118
    modified regnos: 114 117 118 121 123 124 125 126 127 129 130
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@151492
          2:( 0 2-12 14)@7076
      Allocno a0r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r130 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r129 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a12r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 3:a3r124-a8r129 (freq=61):
        Result (freq=293): a3r124(171) a8r129(122)
      Forming thread by copy 4:a6r125-a7r130 (freq=61):
        Result (freq=299): a6r125(177) a7r130(122)
      Forming thread by copy 0:a1r127-a6r125 (freq=6):
        Result (freq=409): a1r127(110) a6r125(177) a7r130(122)
      Forming thread by copy 1:a2r121-a3r124 (freq=6):
        Result (freq=1848): a2r121(1555) a3r124(171) a8r129(122)
      Forming thread by copy 2:a0r123-a1r127 (freq=6):
        Result (freq=964): a0r123(555) a1r127(110) a6r125(177) a7r130(122)
      Pushing a5(r126,l0)(cost 0)
      Pushing a1(r127,l0)(cost 0)
      Pushing a7(r130,l0)(cost 0)
      Pushing a6(r125,l0)(cost 0)
      Pushing a0(r123,l0)(cost 0)
      Pushing a12(r114,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Pushing a8(r129,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Pushing a17(r118,l0)(cost 0)
      Popping a17(r118,l0)  -- assign reg 3
      Popping a2(r121,l0)  -- assign reg 2
      Popping a3(r124,l0)  -- assign reg 0
      Popping a8(r129,l0)  -- assign reg 0
      Popping a4(r117,l0)  -- assign reg 1
      Popping a12(r114,l0)  -- assign reg 0
      Popping a0(r123,l0)  -- assign reg 12
      Popping a6(r125,l0)  -- assign reg 1
      Popping a7(r130,l0)  -- assign reg 1
      Popping a1(r127,l0)  -- assign reg 12
      Popping a5(r126,l0)  -- assign reg 3
Disposition:
   12:r114 l0     0    4:r117 l0     1   17:r118 l0     3    2:r121 l0     2
    0:r123 l0    12    3:r124 l0     0    6:r125 l0     1    5:r126 l0     3
    1:r127 l0    12    8:r129 l0     0    7:r130 l0     1
New iteration of spill/restore move
+++Costs: overall -3294, reg -3294, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_send_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,7u} r103={1d,6u} r114={1d,3u} r117={1d,2u} r118={1d,1u} r121={2d,4u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} 
;;    total ref usage 91{40d,51u,0e} in 46{46 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 62 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 62 4 7 2 (var_location:SI D#14 (reg:SI 0 r0 [ data ])) -1
     (nil))
(debug_insn 7 62 8 2 (debug_marker) "../System/SCI.c":240:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":240:7 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 10 9 75 2 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 75 10 76 2 (set (reg:SI 129)
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":239:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 76 75 2 2 (set (reg:SI 130)
        (reg:SI 1 r1 [ size ])) "../System/SCI.c":239:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))
(insn 2 76 11 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 129)) "../System/SCI.c":239:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 11 2 12 2 (set (reg/v:SI 125 [ size ])
        (reg:SI 130)) "../System/SCI.c":240:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 125 [ size ])
                        (const_int 0 [0]))
                    (label_ref:SI 60)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":240:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 60)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 17 3 (set (reg/f:SI 126)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 17 14 15 3 (set (reg:SI 127)
        (plus:SI (reg/v/f:SI 124 [ data ])
            (reg/v:SI 125 [ size ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 125 [ size ])
        (nil)))
(insn 15 17 16 3 (set (reg/f:SI 117 [ _11 ])
        (mem/f/c:SI (reg/f:SI 126) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 16 15 18 3 (set (reg:SI 121 [ ivtmp.65 ])
        (plus:SI (reg/v/f:SI 124 [ data ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ data ])
        (nil)))
(insn 18 16 55 3 (set (reg:SI 123 [ _23 ])
        (plus:SI (reg:SI 127)
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(code_label 55 18 19 4 35 (nil) [1 uses])
(note 19 55 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 4 (var_location:SI i (plus:SI (minus:SI (reg:SI 121 [ ivtmp.65 ])
            (debug_expr:SI D#14))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 21 20 23 4 (debug_marker) "../System/SCI.c":243:3 -1
     (nil))
(insn 23 21 24 4 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 121 [ ivtmp.65 ])) [0 MEM[base: _5, offset: 0B]+0 S1 A8]))) "../System/SCI.c":243:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 121 [ ivtmp.65 ])
        (nil)))
(debug_insn 24 23 25 4 (var_location:QI data (subreg:QI (reg:SI 114 [ _3 ]) 0)) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 25 24 26 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 26 25 36 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(code_label 36 26 27 5 34 (nil) [1 uses])
(note 27 36 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 37 27 28 5 NOTE_INSN_DELETED)
(debug_insn 28 37 29 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 29 28 30 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 30 29 31 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 31 30 32 5 (var_location:SI D#13 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 32 31 33 5 (var_location:SI USARTx (debug_expr:SI D#13)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 33 32 34 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 35 34 38 5 (set (reg:SI 118 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _11 ])
                (const_int 28 [0x1c])) [18 _11->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 35 39 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 118 [ _12 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 118 [ _12 ])
        (nil)))
(jump_insn 39 38 40 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 36)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 36)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 42 41 43 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:SI USARTx (debug_expr:SI D#13)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:QI Value (subreg:QI (reg:SI 114 [ _3 ]) 0)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 45 44 46 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 46 45 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 48 46 49 6 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _11 ])
                (const_int 40 [0x28])) [18 _11->TDR+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 49 48 50 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker) "../System/SCI.c":240:27 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 121 [ ivtmp.65 ])
            (debug_expr:SI D#14))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 54 53 56 6 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 56 54 57 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _23 ])
            (reg:SI 121 [ ivtmp.65 ]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 57 56 60 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 55)
(code_label 60 57 61 7 32 (nil) [1 uses])
(note 61 60 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 77 61 0 NOTE_INSN_DELETED)

;; Function SCI_is_data_waiting (SCI_is_data_waiting, funcdef_no=609, decl_uid=11087, cgraph_uid=613, symbol_order=618)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 118 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 24(l0): point = 0
   Insn 23(l0): point = 2
   Insn 11(l0): point = 4
   Insn 7(l0): point = 6
   Insn 6(l0): point = 8
 a0(r114): [3..4]
 a1(r113): [5..6]
 a2(r118): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r114): [0..1]
 a1(r113): [2..3]
 a2(r118): [4..5]
+++Allocating 0 bytes for conflict table (uncompressed size 24)
;; a0(r114,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r114)<-hr0@125
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r114 1r113 2r118
    modified regnos: 113 114 118
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@120500
      Allocno a0r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a2(r118,l0)(cost 0)
      Pushing a1(r113,l0)(cost 0)
      Pushing a0(r114,l0)(cost 0)
      Popping a0(r114,l0)  -- assign reg 0
      Popping a1(r113,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 3
Disposition:
    1:r113 l0     3    0:r114 l0     0    2:r118 l0     3
New iteration of spill/restore move
+++Costs: overall -250, reg -250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_is_data_waiting

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,2u} r118={1d,1u} 
;;    total ref usage 43{29d,14u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 2 17 2 NOTE_INSN_DELETED)
(note 17 15 18 2 NOTE_INSN_DELETED)
(note 18 17 5 2 NOTE_INSN_DELETED)
(debug_insn 5 18 6 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 7 6 8 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 118) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI USARTx (reg/f:SI 113 [ _1 ])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 28 [0x1c])) [18 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(debug_insn 12 11 13 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI rez (ne:QI (and:SI (reg:SI 114 [ _4 ])
            (const_int 32 [0x20]))
        (const_int 0 [0]))) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 14 13 23 2 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(insn 23 14 24 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 114 [ _4 ])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))) "../System/SCI.c":275:1 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 24 23 26 2 (use (reg/i:SI 0 r0)) "../System/SCI.c":275:1 -1
     (nil))
(note 26 24 0 NOTE_INSN_DELETED)

;; Function SCI_read_char (SCI_read_char, funcdef_no=610, decl_uid=11089, cgraph_uid=614, symbol_order=619)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 119: def dominates all uses has unique first use
Reg 114 uninteresting
Reg 116 uninteresting
Reg 113 not local to one basic block
Reg 119 not local to one basic block
Ignoring reg 120 with equiv init insn
Found def insn 50 for 124 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 11 (nil))

Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:52200,52200 VFP_LO_REGS:52200,52200 ALL_REGS:37200,37200 MEM:34800,34800
  a1(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:1960,1960 CALLER_SAVE_REGS:1960,1960 EVEN_REG:1960,1960 GENERAL_REGS:1960,1960 MEM:19600,19600
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44700,44700 VFP_LO_REGS:44700,44700 ALL_REGS:44700,44700 MEM:29800,29800
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r124,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a6(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 47(l0): point = 0
   Insn 46(l0): point = 2
   Insn 4(l0): point = 5
   Insn 40(l0): point = 7
   Insn 37(l0): point = 9
   Insn 52(l0): point = 12
   Insn 5(l0): point = 14
   Insn 19(l0): point = 17
   Insn 18(l0): point = 19
   Insn 16(l0): point = 21
   Insn 2(l0): point = 23
   Insn 12(l0): point = 25
   Insn 50(l0): point = 27
   Insn 11(l0): point = 29
 a0(r118): [12..14] [3..5]
 a1(r119): [17..23] [8..11]
 a2(r116): [8..9]
 a3(r113): [17..25] [10..11]
 a4(r114): [20..21]
 a5(r124): [24..27]
 a6(r120): [26..29]
Compressing live ranges: from 32 to 14 - 43%
Ranges after the compression:
 a0(r118): [6..7] [0..1]
 a1(r119): [8..9] [2..5]
 a2(r116): [2..3]
 a3(r113): [8..11] [4..5]
 a4(r114): [8..9]
 a5(r124): [10..13]
 a6(r120): [12..13]
+++Allocating 56 bytes for conflict table (uncompressed size 56)
;; a0(r118,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a2(r116,l0) a3(r113,l0) a4(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts: a1(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a1(r119,l0) a4(r114,l0) a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r114,l0) conflicts: a1(r119,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a3(r113,l0) a6(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r120,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a1(r119)<->a5(r124)@1000:move
  pref0:a0(r118)<-hr0@2000
  pref1:a5(r124)<-hr0@2000
  regions=1, blocks=6, points=14
    allocnos=7 (big 0), copies=1, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r118 1r119 2r116 3r113 4r114 5r124 6r120
    modified regnos: 113 114 116 118 119 120 124
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@368000
          2:( 1-12 14)@40000
      Allocno a0r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a6r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Forming thread by copy 0:a1r119-a5r124 (freq=1000):
        Result (freq=3980): a1r119(1980) a5r124(2000)
      Pushing a2(r116,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a0(r118,l0)(cost 0)
      Pushing a3(r113,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Popping a5(r124,l0)  -- assign reg 0
      Popping a1(r119,l0)  -- assign reg 0
      Popping a3(r113,l0)  -- assign reg 3
      Popping a0(r118,l0)  -- assign reg 0
      Popping a4(r114,l0)  -- assign reg 2
      Popping a6(r120,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
Disposition:
    3:r113 l0     3    4:r114 l0     2    2:r116 l0     3    0:r118 l0     0
    1:r119 l0     0    6:r120 l0     3    5:r124 l0     0
New iteration of spill/restore move
+++Costs: overall -30000, reg -30000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_read_char

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r124={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 33{33 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 17 2 NOTE_INSN_FUNCTION_BEG)
(note 17 3 8 2 NOTE_INSN_DELETED)
(debug_insn 8 17 9 2 (debug_marker) "../System/SCI.c":289:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 11 10 50 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 50 11 12 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ c ])) "../System/SCI.c":286:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ c ])
        (nil)))
(insn 12 50 13 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 13 12 14 2 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 15 14 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 2 15 16 2 (set (reg/v/f:SI 119 [ c ])
        (reg:SI 124)) "../System/SCI.c":286:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 16 2 18 2 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 16 19 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _7 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(jump_insn 19 18 49 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 26)
(note 49 19 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 49 52 3 (set (reg:SI 118 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/SCI.c":309:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))
(jump_insn 52 5 53 3 (set (pc)
        (label_ref 51)) 284 {*arm_jump}
     (nil)
 -> 51)
(barrier 53 52 26)
(code_label 26 53 27 4 48 (nil) [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/SCI.c":298:3 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 37 36 38 4 (set (reg:SI 116 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
        (nil)))
(debug_insn 38 37 40 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":298:8 -1
     (nil))
(insn 40 38 41 4 (set (mem:QI (reg/v/f:SI 119 [ c ]) [0 *c_4(D)+0 S1 A8])
        (subreg:QI (reg:SI 116 [ _11 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ c ])
        (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
            (nil))))
(debug_insn 41 40 4 4 (debug_marker) "../System/SCI.c":302:3 -1
     (nil))
(insn 4 41 21 4 (set (reg:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/SCI.c":302:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 21 4 22 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 22 21 51 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(code_label 51 22 48 5 50 (nil) [1 uses])
(note 48 51 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 46 48 47 5 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../System/SCI.c":312:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 47 46 54 5 (use (reg/i:SI 0 r0)) "../System/SCI.c":312:1 -1
     (nil))
(note 54 47 0 NOTE_INSN_DELETED)

;; Function SCI_read_byte (SCI_read_byte, funcdef_no=611, decl_uid=11091, cgraph_uid=615, symbol_order=620)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 119: def dominates all uses has unique first use
Reg 114 uninteresting
Reg 116 uninteresting
Reg 113 not local to one basic block
Reg 119 not local to one basic block
Ignoring reg 120 with equiv init insn
Found def insn 50 for 124 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 11 (nil))

Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:52200,52200 VFP_LO_REGS:52200,52200 ALL_REGS:37200,37200 MEM:34800,34800
  a1(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:1960,1960 CALLER_SAVE_REGS:1960,1960 EVEN_REG:1960,1960 GENERAL_REGS:1960,1960 MEM:19600,19600
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44700,44700 VFP_LO_REGS:44700,44700 ALL_REGS:44700,44700 MEM:29800,29800
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r124,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a6(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 47(l0): point = 0
   Insn 46(l0): point = 2
   Insn 4(l0): point = 5
   Insn 40(l0): point = 7
   Insn 37(l0): point = 9
   Insn 52(l0): point = 12
   Insn 5(l0): point = 14
   Insn 19(l0): point = 17
   Insn 18(l0): point = 19
   Insn 16(l0): point = 21
   Insn 2(l0): point = 23
   Insn 12(l0): point = 25
   Insn 50(l0): point = 27
   Insn 11(l0): point = 29
 a0(r118): [12..14] [3..5]
 a1(r119): [17..23] [8..11]
 a2(r116): [8..9]
 a3(r113): [17..25] [10..11]
 a4(r114): [20..21]
 a5(r124): [24..27]
 a6(r120): [26..29]
Compressing live ranges: from 32 to 14 - 43%
Ranges after the compression:
 a0(r118): [6..7] [0..1]
 a1(r119): [8..9] [2..5]
 a2(r116): [2..3]
 a3(r113): [8..11] [4..5]
 a4(r114): [8..9]
 a5(r124): [10..13]
 a6(r120): [12..13]
+++Allocating 56 bytes for conflict table (uncompressed size 56)
;; a0(r118,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a2(r116,l0) a3(r113,l0) a4(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts: a1(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a1(r119,l0) a4(r114,l0) a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r114,l0) conflicts: a1(r119,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a3(r113,l0) a6(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r120,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a1(r119)<->a5(r124)@1000:move
  pref0:a0(r118)<-hr0@2000
  pref1:a5(r124)<-hr0@2000
  regions=1, blocks=6, points=14
    allocnos=7 (big 0), copies=1, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r118 1r119 2r116 3r113 4r114 5r124 6r120
    modified regnos: 113 114 116 118 119 120 124
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@368000
          2:( 1-12 14)@40000
      Allocno a0r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a6r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Forming thread by copy 0:a1r119-a5r124 (freq=1000):
        Result (freq=3980): a1r119(1980) a5r124(2000)
      Pushing a2(r116,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a0(r118,l0)(cost 0)
      Pushing a3(r113,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Popping a5(r124,l0)  -- assign reg 0
      Popping a1(r119,l0)  -- assign reg 0
      Popping a3(r113,l0)  -- assign reg 3
      Popping a0(r118,l0)  -- assign reg 0
      Popping a4(r114,l0)  -- assign reg 2
      Popping a6(r120,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
Disposition:
    3:r113 l0     3    4:r114 l0     2    2:r116 l0     3    0:r118 l0     0
    1:r119 l0     0    6:r120 l0     3    5:r124 l0     0
New iteration of spill/restore move
+++Costs: overall -30000, reg -30000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_read_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r124={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 33{33 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 17 2 NOTE_INSN_FUNCTION_BEG)
(note 17 3 8 2 NOTE_INSN_DELETED)
(debug_insn 8 17 9 2 (debug_marker) "../System/SCI.c":327:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(insn 11 10 50 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 50 11 12 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":324:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 12 50 13 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 13 12 14 2 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 15 14 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 2 15 16 2 (set (reg/v/f:SI 119 [ data ])
        (reg:SI 124)) "../System/SCI.c":324:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 16 2 18 2 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 16 19 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _7 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(jump_insn 19 18 49 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 26)
(note 49 19 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 49 52 3 (set (reg:SI 118 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/SCI.c":346:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))
(jump_insn 52 5 53 3 (set (pc)
        (label_ref 51)) 284 {*arm_jump}
     (nil)
 -> 51)
(barrier 53 52 26)
(code_label 26 53 27 4 54 (nil) [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":327:7 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/SCI.c":335:3 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:SI USARTx (reg/f:SI 113 [ _6 ])) "../System/SCI.c":335:11 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 37 36 38 4 (set (reg:SI 116 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
        (nil)))
(debug_insn 38 37 40 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":335:11 -1
     (nil))
(insn 40 38 41 4 (set (mem:QI (reg/v/f:SI 119 [ data ]) [0 *data_4(D)+0 S1 A8])
        (subreg:QI (reg:SI 116 [ _11 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ data ])
        (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
            (nil))))
(debug_insn 41 40 4 4 (debug_marker) "../System/SCI.c":339:3 -1
     (nil))
(insn 4 41 21 4 (set (reg:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/SCI.c":339:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 21 4 22 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 22 21 51 4 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":327:7 -1
     (nil))
(code_label 51 22 48 5 56 (nil) [1 uses])
(note 48 51 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 46 48 47 5 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../System/SCI.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 47 46 54 5 (use (reg/i:SI 0 r0)) "../System/SCI.c":348:1 -1
     (nil))
(note 54 47 0 NOTE_INSN_DELETED)

;; Function _write (_write, funcdef_no=612, decl_uid=12203, cgraph_uid=616, symbol_order=621)

Starting decreasing number of live ranges...
rescanning insn with uid = 18.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 10 (  1.2)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 4, latch 6
;;  depth 1, outer 0
;;  nodes: 4 6 5
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 7 }
;; 3 succs { 4 }
;; 4 succs { 5 }
;; 5 succs { 6 5 }
;; 6 succs { 4 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 133: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 127: def dominates all uses has unique first use
Reg 128 uninteresting
Reg 129: local to bb 3 def dominates all uses has unique first use
Reg 115: def dominates all uses has unique first use
Reg 123: def dominates all uses has unique first use
Reg 116 uninteresting
Reg 115 not local to one basic block
Reg 123 not local to one basic block
Reg 127 not local to one basic block
Ignoring reg 129 with equiv init insn
Found def insn 90 for 133 to be not moveable
Found def insn 91 for 134 to be not moveable
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 4, latch 6
;;  depth 1, outer 0
;;  nodes: 4 6 5
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 7 }
;; 3 succs { 4 }
;; 4 succs { 5 }
;; 5 succs { 6 5 }
;; 6 succs { 4 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 129: (insn_list:REG_DEP_TRUE 20 (nil))

Pass 1 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a6 (r134,l0) best GENERAL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a14 (r115,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a8 (r115,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a13 (r114,l2) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: GENERAL_REGS:244,244 VFP_D0_D7_REGS:4485,4485 VFP_LO_REGS:4485,4485 ALL_REGS:3570,3570 MEM:2990,2990
  a1(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:825,8325 VFP_LO_REGS:825,8325 ALL_REGS:825,8325 MEM:550,5550
  a2(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,24150 VFP_LO_REGS:1650,24150 ALL_REGS:1650,24150 MEM:1100,16100
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:825,23325 VFP_LO_REGS:825,23325 ALL_REGS:825,23325 MEM:550,15550
  a4(r129,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a5(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1740,1740 VFP_LO_REGS:1740,1740 ALL_REGS:1740,1740 MEM:1160,1160
  a6(r134,l0) costs: LO_REGS:122,122 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:122,122 VFP_D0_D7_REGS:2745,2745 VFP_LO_REGS:2745,2745 ALL_REGS:1830,1830 MEM:1830,1830
  a7(r133,l0) costs: GENERAL_REGS:122,122 VFP_D0_D7_REGS:2745,2745 VFP_LO_REGS:2745,2745 ALL_REGS:1830,1830 MEM:1830,1830
  a8(r115,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,22500 VFP_LO_REGS:7500,22500 ALL_REGS:7500,22500 MEM:5000,15000
  a9(r122,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a10(r123,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a11(r128,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a12(r114,l1) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r114,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a14(r115,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a15(r122,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a16(r123,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a17(r128,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a18(r116,l2) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 75(l0): point = 0
   Insn 74(l0): point = 2
   Insn 24(l0): point = 5
   Insn 21(l0): point = 7
   Insn 22(l0): point = 9
   Insn 20(l0): point = 11
   Insn 18(l0): point = 14
   Insn 17(l0): point = 16
   Insn 3(l0): point = 18
   Insn 91(l0): point = 20
   Insn 90(l0): point = 22
   Insn 29(l1): point = 25
   Insn 63(l1): point = 28
   Insn 62(l1): point = 30
   Insn 54(l1): point = 32
   Insn 45(l2): point = 35
   Insn 44(l2): point = 37
   Insn 41(l2): point = 39
 a0(r128): [3..16]
 a1(r123): [5..5]
 a2(r122): [5..9]
 a3(r115): [5..7]
 a4(r129): [8..11]
 a5(r127): [10..18]
 a6(r134): [17..20]
 a7(r133): [19..22]
 a8(r115): [25..34]
 a9(r122): [25..34]
 a10(r123): [25..34]
 a11(r128): [25..34]
 a12(r114): [33..34] [25..25]
 a13(r114): [35..41]
 a14(r115): [35..41]
 a15(r122): [35..41]
 a16(r123): [35..41]
 a17(r128): [35..41]
 a18(r116): [38..39]
      Moving ranges of a17r128 to a11r128:  [35..41]
      Moving ranges of a11r128 to a0r128:  [25..41]
      Moving ranges of a16r123 to a10r123:  [35..41]
      Moving ranges of a10r123 to a1r123:  [25..41]
      Moving ranges of a15r122 to a9r122:  [35..41]
      Moving ranges of a9r122 to a2r122:  [25..41]
 Rebuilding regno allocno list for 116
      Moving ranges of a14r115 to a8r115:  [35..41]
      Moving ranges of a8r115 to a3r115:  [25..41]
      Moving ranges of a13r114 to a12r114:  [35..41]
 Rebuilding regno allocno list for 114
Compressing live ranges: from 42 to 14 - 33%
Ranges after the compression:
 a0(r128): [11..13] [0..6]
 a1(r123): [11..13] [1..1]
 a2(r122): [11..13] [1..4]
 a3(r115): [11..13] [1..2]
 a4(r129): [3..6]
 a5(r127): [5..8]
 a6(r134): [7..10]
 a7(r133): [9..10]
 a12(r114): [11..13]
 a18(r116): [12..13]
+++Allocating 80 bytes for conflict table (uncompressed size 152)
;; a0(r128,l0) conflicts: a1(r123,l0) a2(r122,l0) a3(r115,l0) a4(r129,l0) a5(r127,l0) a12(r114,l0) a18(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r123,l0) conflicts: a0(r128,l0) a2(r122,l0) a3(r115,l0) a12(r114,l0) a18(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r122,l0) conflicts: a0(r128,l0) a1(r123,l0) a3(r115,l0) a4(r129,l0) a12(r114,l0) a18(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r115,l0) conflicts: a0(r128,l0) a1(r123,l0) a2(r122,l0) a12(r114,l0) a18(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r129,l0) conflicts: a0(r128,l0) a2(r122,l0) a5(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r127,l0) conflicts: a0(r128,l0) a4(r129,l0) a6(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r134,l0) conflicts: a5(r127,l0) a7(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r133,l0) conflicts: a6(r134,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a12(r114,l0) conflicts: a0(r128,l0) a1(r123,l0) a2(r122,l0) a3(r115,l0) a18(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r116,l0) conflicts: a0(r128,l0) a1(r123,l0) a2(r122,l0) a3(r115,l0) a12(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r122)<->a5(r127)@6:shuffle
  cp1:a5(r127)<->a7(r133)@61:move
  cp2:a0(r128)<->a6(r134)@61:move
  pref0:a0(r128)<-hr0@122
  pref1:a7(r133)<-hr1@122
  pref2:a6(r134)<-hr2@122
  regions=3, blocks=8, points=14
    allocnos=19 (big 0), copies=3, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r128 1r123 2r122 3r115 4r129 5r127 6r134 7r133 12r114 18r116
    modified regnos: 114 115 116 122 123 127 128 129 133 134
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@151976
          2:( 0-1 3-12 14)@7076
      Allocno a0r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r134 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a7r133 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a12r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 1:a5r127-a7r133 (freq=61):
        Result (freq=238): a5r127(116) a7r133(122)
      Forming thread by copy 2:a0r128-a6r134 (freq=61):
        Result (freq=360): a0r128(238) a6r134(122)
      Forming thread by copy 0:a2r122-a5r127 (freq=6):
        Result (freq=1848): a2r122(1610) a5r127(116) a7r133(122)
      Pushing a4(r129,l0)(cost 0)
      Pushing a6(r134,l0)(cost 0)
      Pushing a0(r128,l0)(cost 0)
      Pushing a1(r123,l0)(cost 0)
      Pushing a12(r114,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a5(r127,l0)(cost 0)
      Pushing a7(r133,l0)(cost 0)
      Pushing a2(r122,l0)(cost 0)
      Pushing a18(r116,l0)(cost 0)
      Popping a18(r116,l0)  -- assign reg 3
      Popping a2(r122,l0)  -- assign reg 1
      Popping a7(r133,l0)  -- assign reg 1
      Popping a5(r127,l0)  -- assign reg 1
      Popping a3(r115,l0)  -- assign reg 4
      Popping a12(r114,l0)  -- assign reg 5
      Popping a1(r123,l0)  -- assign reg 12
      Popping a0(r128,l0)  -- assign reg 2
      Popping a6(r134,l0)  -- assign reg 2
      Popping a4(r129,l0)  -- assign reg 3
Assigning 0 to a0r128
Disposition:
   12:r114 l0     5    3:r115 l0     4   18:r116 l0     3    2:r122 l0     1
    1:r123 l0    12    5:r127 l0     1    0:r128 l0     0    4:r129 l0     3
    7:r133 l0     1    6:r134 l0     2
New iteration of spill/restore move
+++Costs: overall -3416, reg -3416, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


_write

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d,2u} r2={1d,1u} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,7u} r103={1d,6u} r114={1d,3u} r115={1d,2u} r116={1d,1u} r122={2d,5u} r123={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,1u} r133={1d,1u} r134={1d,2u} 
;;    total ref usage 94{40d,54u,0e} in 55{55 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 5 2 NOTE_INSN_DELETED)
(note 5 4 77 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 77 5 8 2 (var_location:SI D#16 (reg:SI 1 r1 [ ptr ])) -1
     (nil))
(debug_insn 8 77 10 2 (debug_marker) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 10 8 90 2 (var_location:SI data (debug_expr:SI D#16)) "../System/SCI.c":381:2 -1
     (nil))
(insn 90 10 91 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ ptr ])) "../System/SCI.c":371:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ptr ])
        (nil)))
(insn 91 90 11 2 (set (reg:SI 134)
        (reg:SI 2 r2 [ len ])) "../System/SCI.c":371:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ len ])
        (nil)))
(debug_insn 11 91 12 2 (var_location:SI size (reg:SI 134)) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker:BLK) "../System/SCI.c":238:6 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":240:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/SCI.c":240:7 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 16 15 3 2 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 3 16 17 2 (set (reg/v/f:SI 127 [ ptr ])
        (reg:SI 133)) "../System/SCI.c":371:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 17 3 18 2 (set (reg/v:SI 128 [ len ])
        (reg:SI 134)) "../System/SCI.c":240:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(jump_insn 18 17 19 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 128 [ len ])
                        (const_int 0 [0]))
                    (label_ref:SI 64)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":240:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 64)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 22 3 (set (reg/f:SI 129)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 22 20 21 3 (set (reg:SI 122 [ ivtmp.83 ])
        (plus:SI (reg/v/f:SI 127 [ ptr ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ ptr ])
        (nil)))
(insn 21 22 24 3 (set (reg/f:SI 115 [ _9 ])
        (mem/f/c:SI (reg/f:SI 129) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 24 21 61 3 (set (reg:SI 123 [ _23 ])
        (plus:SI (reg:SI 122 [ ivtmp.83 ])
            (reg/v:SI 128 [ len ]))) 7 {*arm_addsi3}
     (nil))
(code_label 61 24 25 4 62 (nil) [1 uses])
(note 25 61 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (var_location:SI i (plus:SI (minus:SI (reg:SI 122 [ ivtmp.83 ])
            (debug_expr:SI D#16))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 27 26 29 4 (debug_marker) "../System/SCI.c":243:3 -1
     (nil))
(insn 29 27 30 4 (set (reg:SI 114 [ _8 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 122 [ ivtmp.83 ])) [0 MEM[base: _13, offset: 0B]+0 S1 A8]))) "../System/SCI.c":243:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 122 [ ivtmp.83 ])
        (nil)))
(debug_insn 30 29 31 4 (var_location:QI data (subreg:QI (reg:SI 114 [ _8 ]) 0)) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 32 31 42 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(code_label 42 32 33 5 61 (nil) [1 uses])
(note 33 42 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 43 33 34 5 NOTE_INSN_DELETED)
(debug_insn 34 43 35 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI D#15 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:SI USARTx (debug_expr:SI D#15)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 41 40 44 5 (set (reg:SI 116 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _9 ])
                (const_int 28 [0x1c])) [18 _9->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 41 45 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 116 [ _10 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 48 47 49 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:SI USARTx (debug_expr:SI D#15)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:QI Value (subreg:QI (reg:SI 114 [ _8 ]) 0)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 52 51 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 54 52 55 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _9 ])
                (const_int 40 [0x28])) [18 _9->TDR+0 S4 A32])
        (reg:SI 114 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _8 ])
        (nil)))
(debug_insn 55 54 56 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 56 55 57 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 57 56 58 6 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":243:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/SCI.c":240:27 -1
     (nil))
(debug_insn 59 58 60 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 122 [ ivtmp.83 ])
            (debug_expr:SI D#16))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../System/SCI.c":240:18 -1
     (nil))
(insn 62 60 63 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _23 ])
            (reg:SI 122 [ ivtmp.83 ]))) "../System/SCI.c":240:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 63 62 64 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../System/SCI.c":240:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 61)
(code_label 64 63 65 7 60 (nil) [1 uses])
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 7 (var_location:SI data (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI size (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 68 67 69 7 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":381:2 -1
     (nil))
(debug_insn 69 68 74 7 (debug_marker) "../System/SCI.c":388:2 -1
     (nil))
(insn 74 69 75 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 128 [ len ])) "../System/SCI.c":389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ len ])
        (nil)))
(insn 75 74 92 7 (use (reg/i:SI 0 r0)) "../System/SCI.c":389:1 -1
     (nil))
(note 92 75 0 NOTE_INSN_DELETED)

;; Function SCI_demo_Hello_world (SCI_demo_Hello_world, funcdef_no=613, decl_uid=11098, cgraph_uid=617, symbol_order=622)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 8 (  1.3)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 3, multiple latches: 4 3
;;  depth 1, outer 0
;;  nodes: 3 4
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 3 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 114 uninteresting
Reg 113 not local to one basic block
Ignoring reg 120 with equiv init insn
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 3, multiple latches: 4 3
;;  depth 1, outer 0
;;  nodes: 3 4
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 3 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 14 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r119,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r113,l1) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:0,2000 CALLER_SAVE_REGS:0,2000 EVEN_REG:0,2000 GENERAL_REGS:0,2000 VFP_D0_D7_REGS:915,23415 VFP_LO_REGS:915,23415 ALL_REGS:915,23415 MEM:610,15610
  a1(r113,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:915,23415 VFP_LO_REGS:915,23415 ALL_REGS:915,23415 MEM:610,15610
  a2(r120,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a3(r119,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:915,15915 VFP_LO_REGS:915,15915 ALL_REGS:915,15915 MEM:610,10610
  a4(r113,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a5(r116,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a6(r119,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r114,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 3(l0): point = 1
   Insn 15(l0): point = 3
   Insn 16(l0): point = 5
   Insn 14(l0): point = 7
   Insn 33(l1): point = 10
   Insn 32(l1): point = 12
   Insn 29(l1): point = 14
   Insn 53(l1): point = 17
   Insn 50(l1): point = 19
   Insn 42(l1): point = 21
 a0(r116): [1..1]
 a1(r113): [1..3]
 a2(r120): [4..7]
 a3(r119): [1..5]
 a4(r113): [10..23]
 a5(r116): [22..23] [10..19]
 a6(r119): [10..23]
 a7(r114): [13..14]
      Moving ranges of a6r119 to a3r119:  [10..23]
      Moving ranges of a5r116 to a0r116:  [22..23] [10..19]
 Rebuilding regno allocno list for 114
      Moving ranges of a4r113 to a1r113:  [10..23]
Compressing live ranges: from 24 to 8 - 33%
Ranges after the compression:
 a0(r116): [4..7] [0..0]
 a1(r113): [4..7] [0..1]
 a2(r120): [2..3]
 a3(r119): [0..7]
 a7(r114): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 64)
;; a0(r116,l0) conflicts: a1(r113,l0) a3(r119,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r113,l0) conflicts: a0(r116,l0) a3(r119,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a3(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r119,l0) conflicts: a0(r116,l0) a1(r113,l0) a2(r120,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r114,l0) conflicts: a0(r116,l0) a1(r113,l0) a3(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  regions=2, blocks=6, points=8
    allocnos=8 (big 0), copies=0, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r116 1r113 2r120 3r119 7r114
    modified regnos: 113 114 116 119 120
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@126100
      Allocno a0r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a2(r120,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a1(r113,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a7(r114,l0)(cost 0)
      Popping a7(r114,l0)  -- assign reg 3
      Popping a0(r116,l0)  -- assign reg 2
      Popping a1(r113,l0)  -- assign reg 1
      Popping a3(r119,l0)  -- assign reg 0
      Popping a2(r120,l0)  -- assign reg 3
Disposition:
    1:r113 l0     1    7:r114 l0     3    0:r116 l0     2    3:r119 l0     0
    2:r120 l0     3
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_demo_Hello_world

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={1d,1u} r116={2d,3u} r119={2d,2u} r120={1d,1u} 
;;    total ref usage 63{34d,29u,0e} in 41{41 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI str (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker:BLK) "../System/SCI.c":214:6 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":217:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":217:11 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/SCI.c":222:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 14 13 16 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 16 14 15 2 (set (reg:SI 119 [ ivtmp.93 ])
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)
        (nil)))
(insn 15 16 3 2 (set (reg/f:SI 113 [ _2 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(insn 3 15 30 2 (set (reg:SI 116 [ _5 ])
        (const_int 72 [0x48])) "../System/SCI.c":222:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 72 [0x48])
        (nil)))
(code_label 30 3 19 3 76 (nil) [2 uses])
(note 19 30 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 19 20 3 NOTE_INSN_DELETED)
(debug_insn 20 31 21 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 25 24 26 3 (var_location:SI D#17 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 26 25 27 3 (var_location:SI USARTx (debug_expr:SI D#17)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 28 27 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(debug_insn 35 28 36 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 37 36 38 3 (var_location:SI USARTx (debug_expr:SI D#17)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:QI Value (subreg:QI (reg:SI 116 [ _5 ]) 0)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 40 39 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 29 40 32 3 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _2 ])
                (const_int 28 [0x1c])) [18 _2->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 29 33 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _3 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
(note 34 33 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 34 42 4 NOTE_INSN_DELETED)
(insn 42 52 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _2 ])
                (const_int 40 [0x28])) [18 _2->TDR+0 S4 A32])
        (reg:SI 116 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(debug_insn 43 42 44 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":224:3 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../System/SCI.c":225:3 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI i (minus:SI (reg:SI 119 [ ivtmp.93 ])
        (const:SI (plus:SI (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 00000000071e9480 *.LC0>)
                (const_int -1 [0xffffffffffffffff]))))) -1
     (nil))
(debug_insn 48 47 50 4 (debug_marker) "../System/SCI.c":222:7 -1
     (nil))
(insn 50 48 53 4 (set (reg:SI 116 [ _5 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 119 [ ivtmp.93 ])) [0 MEM[base: _11, offset: 0B]+0 S1 A8]))) "../System/SCI.c":222:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 119 [ ivtmp.93 ])
        (nil)))
(jump_insn 53 50 54 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 116 [ _5 ])
                        (const_int 0 [0]))
                    (label_ref:SI 30)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":222:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 5 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":411:2 -1
     (nil))
(debug_insn 56 55 65 5 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":411:2 -1
     (nil))
(note 65 56 0 NOTE_INSN_DELETED)

;; Function SCI_demo_Hello_world_printf (SCI_demo_Hello_world_printf, funcdef_no=614, decl_uid=11102, cgraph_uid=618, symbol_order=623)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115: def dominates all uses has unique first use
Reg 115 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 14 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a3 (r115,l1) best GENERAL_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1350,28620 VFP_LO_REGS:1350,28620 ALL_REGS:1350,28620 MEM:900,19080
  a1(r115,l0) costs: LO_REGS:0,1818 HI_REGS:180,3816 CALLER_SAVE_REGS:180,3816 EVEN_REG:180,3816 GENERAL_REGS:180,1998 VFP_D0_D7_REGS:1350,28620 VFP_LO_REGS:1350,28620 ALL_REGS:1350,14985 MEM:900,19080
  a2(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:27270,27270 VFP_LO_REGS:27270,27270 ALL_REGS:27270,27270 MEM:18180,18180
  a3(r115,l1) costs: LO_REGS:1818,1818 HI_REGS:3636,3636 CALLER_SAVE_REGS:3636,3636 EVEN_REG:3636,3636 GENERAL_REGS:1818,1818 VFP_D0_D7_REGS:27270,27270 VFP_LO_REGS:27270,27270 ALL_REGS:13635,13635 MEM:18180,18180

   Insn 3(l0): point = 1
   Insn 14(l0): point = 3
   Insn 25(l1): point = 6
   Insn 24(l1): point = 8
   Insn 18(l1): point = 10
   Insn 32(l1): point = 12
   Insn 15(l1): point = 14
   Insn 31(l1): point = 16
 a0(r113): [1..1]
 a1(r115): [1..3]
 a2(r113): [6..18]
 a3(r115): [6..18]
      Moving ranges of a3r115 to a1r115:  [6..18]
      Moving ranges of a2r113 to a0r113:  [6..18]
Compressing live ranges: from 19 to 4 - 21%
Ranges after the compression:
 a0(r113): [2..3] [0..0]
 a1(r115): [0..3]
+++Allocating 16 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14


  pref1:a1(r115)<-hr0@909
  regions=2, blocks=5, points=4
    allocnos=4 (big 0), copies=0, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r113 1r115
    modified regnos: 113 115
    border:
    Pressure: GENERAL_REGS=5
 Removing pref1:hr0@909
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-11)@38160
          2:( 4-11)@34524
      Allocno a0r113 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a1r115 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-15 48-106)
      Pushing a1(r115,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 4
      Popping a1(r115,l0)  -- assign reg 5
Disposition:
    0:r113 l0     4    1:r115 l0     5
New iteration of spill/restore move
+++Costs: overall 1818, reg 1818, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_demo_Hello_world_printf

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={3d} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,4u} r103={1d,3u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r115={1d,1u} 
;;    total ref usage 216{193d,23u,0e} in 18{16 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/SCI.c":431:2 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/SCI.c":431:6 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 9 8 14 2 (debug_marker) "../System/SCI.c":431:14 -1
     (nil))
(insn 14 9 3 2 (set (reg/f:SI 115)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 00000000071e9c60 *.LC1>)) "../System/SCI.c":433:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 00000000071e9c60 *.LC1>)
        (nil)))
(insn 3 14 23 2 (set (reg:SI 113 [ ivtmp_1 ])
        (const_int 10 [0xa])) "../System/SCI.c":428:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 10 [0xa])
        (nil)))
(code_label 23 3 10 3 84 (nil) [1 uses])
(note 10 23 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 22 10 11 3 NOTE_INSN_DELETED)
(debug_insn 11 22 12 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 12 11 31 3 (debug_marker) "../System/SCI.c":433:3 -1
     (nil))
(insn 31 12 15 3 (set (reg:SI 0 r0)
        (reg/f:SI 115)) "../System/SCI.c":433:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 15 31 16 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0000000005a7c200 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":433:3 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0000000005a7c200 __builtin_puts>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 16 15 32 3 (debug_marker) "../System/SCI.c":434:3 -1
     (nil))
(insn 32 16 18 3 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":434:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 18 32 19 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":434:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 19 18 20 3 (debug_marker) "../System/SCI.c":431:19 -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 24 3 (debug_marker) "../System/SCI.c":431:14 -1
     (nil))
(insn 24 21 25 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 113 [ ivtmp_1 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 113 [ ivtmp_1 ])
                (plus:SI (reg:SI 113 [ ivtmp_1 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/SCI.c":431:2 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../System/SCI.c":431:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 966379460 (nil)))
 -> 23)
(note 26 25 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 33 26 0 NOTE_INSN_DELETED)

;; Function SCI_demo_echo_with_polling (SCI_demo_echo_with_polling, funcdef_no=615, decl_uid=11100, cgraph_uid=619, symbol_order=624) (executed once)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 3, multiple latches: 4 6
;;  depth 1, outer 0
;;  nodes: 3 4 6 5 7
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 7 4 }
;; 4 succs { 3 }
;; 5 succs { 6 5 }
;; 6 succs { 3 }
;; 7 succs { 5 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120 uninteresting
Reg 113: def dominates all uses has unique first use
Reg 114 uninteresting
Reg 117 uninteresting
Reg 119 uninteresting
Reg 116: def dominates all uses has unique first use
Reg 113 not local to one basic block
Reg 116 not local to one basic block
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 3, multiple latches: 4 6
;;  depth 1, outer 0
;;  nodes: 3 4 6 5 7
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 7 4 }
;; 4 succs { 3 }
;; 5 succs { 6 5 }
;; 6 succs { 3 }
;; 7 succs { 5 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 11 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r116,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r113,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a2 (r113,l1) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,720 VFP_LO_REGS:15,720 ALL_REGS:15,720 MEM:10,480
  a1(r120,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a2(r113,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:420,705 VFP_LO_REGS:420,705 ALL_REGS:420,705 MEM:280,470
  a3(r116,l1) costs: LO_REGS:0,0 HI_REGS:18,18 CALLER_SAVE_REGS:18,18 EVEN_REG:18,18 GENERAL_REGS:18,18 MEM:180,180
  a4(r119,l1) costs: LO_REGS:0,0 HI_REGS:18,18 CALLER_SAVE_REGS:18,18 EVEN_REG:18,18 GENERAL_REGS:18,18 VFP_D0_D7_REGS:270,270 VFP_LO_REGS:270,270 ALL_REGS:270,270 MEM:180,180
  a5(r114,l1) costs: LO_REGS:0,0 HI_REGS:20,20 CALLER_SAVE_REGS:20,20 EVEN_REG:20,20 GENERAL_REGS:20,20 VFP_D0_D7_REGS:300,300 VFP_LO_REGS:300,300 ALL_REGS:300,300 MEM:200,200
  a6(r113,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:285,285 VFP_LO_REGS:285,285 ALL_REGS:285,285 MEM:190,190
  a7(r116,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 MEM:0,0
  a8(r117,l2) costs: LO_REGS:0,0 HI_REGS:38,38 CALLER_SAVE_REGS:38,38 EVEN_REG:38,38 GENERAL_REGS:38,38 VFP_D0_D7_REGS:570,570 VFP_LO_REGS:570,570 ALL_REGS:570,570 MEM:380,380

   Insn 12(l0): point = 0
   Insn 11(l0): point = 2
   Insn 123(l1): point = 5
   Insn 99(l1): point = 7
   Insn 30(l1): point = 10
   Insn 29(l1): point = 12
   Insn 27(l1): point = 14
   Insn 119(l1): point = 17
   Insn 121(l1): point = 20
   Insn 55(l1): point = 22
   Insn 54(l1): point = 24
   Insn 46(l2): point = 27
   Insn 45(l2): point = 29
   Insn 42(l2): point = 31
 a0(r113): [0..0]
 a1(r120): [1..2]
 a2(r113): [5..26]
 a3(r116): [25..26] [5..7]
 a4(r119): [23..24]
 a5(r114): [13..14]
 a6(r113): [27..33]
 a7(r116): [27..33]
 a8(r117): [30..31]
 Rebuilding regno allocno list for 119
 Rebuilding regno allocno list for 117
      Moving ranges of a7r116 to a3r116:  [27..33]
 Rebuilding regno allocno list for 116
 Rebuilding regno allocno list for 114
      Moving ranges of a6r113 to a2r113:  [27..33]
      Moving ranges of a2r113 to a0r113:  [5..33]
Compressing live ranges: from 34 to 11 - 32%
Ranges after the compression:
 a0(r113): [3..10] [0..0]
 a1(r120): [1..2]
 a3(r116): [9..10] [3..4]
 a4(r119): [7..8]
 a5(r114): [5..6]
 a8(r117): [9..10]
+++Allocating 48 bytes for conflict table (uncompressed size 72)
;; a0(r113,l0) conflicts: a3(r116,l0) a5(r114,l0) a4(r119,l0) a8(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r116,l0) conflicts: a0(r113,l0) a8(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r119,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r117,l0) conflicts: a0(r113,l0) a3(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r116)<->a4(r119)@1:shuffle
  regions=3, blocks=8, points=11
    allocnos=9 (big 0), copies=1, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r113 1r120 3r116 4r119 5r114 8r117
    modified regnos: 113 114 116 117 119 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@2880
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a3r116-a4r119 (freq=1):
        Result (freq=36): a3r116(18) a4r119(18)
      Pushing a1(r120,l0)(cost 0)
      Pushing a5(r114,l0)(cost 0)
      Pushing a4(r119,l0)(cost 0)
      Pushing a3(r116,l0)(cost 0)
      Pushing a8(r117,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 3
      Popping a8(r117,l0)  -- assign reg 2
      Popping a3(r116,l0)  -- assign reg 1
      Popping a4(r119,l0)  -- assign reg 1
      Popping a5(r114,l0)  -- assign reg 2
      Popping a1(r120,l0)  -- assign reg 3
Disposition:
    0:r113 l0     3    5:r114 l0     2    3:r116 l0     1    8:r117 l0     2
    4:r119 l0     1    1:r120 l0     3
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_demo_echo_with_polling

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,4u} r114={1d,1u} r116={1d,2u} r117={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 72{33d,39u,0e} in 89{89 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/SCI.c":455:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":459:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SF a_0 (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":459:8 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/SCI.c":460:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":461:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) "../System/SCI.c":461:8 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 11 85 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f/c:SI (reg/f:SI 120) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 85 12 13 3 93 (nil) [2 uses])
(note 13 85 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 28 15 3 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../System/SCI.c":467:2 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../System/SCI.c":472:3 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:SI c (debug_implicit_ptr:SI c)) "../System/SCI.c":472:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker:BLK) "../System/SCI.c":285:18 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../System/SCI.c":289:2 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker:BLK) "../System/SCI.c":266:9 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../System/SCI.c":271:2 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI D#19 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2992:26 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:3 -1
     (nil))
(insn 27 26 29 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 30 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _7 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(jump_insn 30 29 118 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2994:89 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 118 30 119 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 119 118 120 4 (set (pc)
        (label_ref 85)) 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 120 119 43)
(code_label 43 120 34 5 92 (nil) [2 uses])
(note 34 43 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 44 34 35 5 NOTE_INSN_DELETED)
(debug_insn 35 44 36 5 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":477:4 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../System/SCI.c":171:58 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../System/SCI.c":171:7 -1
     (nil))
(debug_insn 39 38 40 5 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 42 41 45 5 (set (reg:SI 117 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 28 [0x1c])) [18 _6->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 42 46 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _13 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _13 ])
        (nil)))
(jump_insn 46 45 47 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 43)
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":171:9 -1
     (nil))
(debug_insn 49 48 50 6 (debug_marker) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:QI Value (debug_expr:QI D#18)) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 54 53 55 6 (set (reg:SI 119 [ _17 ])
        (zero_extend:SI (subreg:QI (reg:SI 116 [ _11 ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
        (nil)))
(insn 55 54 56 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 40 [0x28])) [18 _6->TDR+0 S4 A32])
        (reg:SI 119 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _17 ])
        (nil)))
(debug_insn 56 55 57 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 57 56 60 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":175:3 -1
     (nil))
(debug_insn 60 57 61 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 61 60 62 6 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 62 61 63 6 (var_location:SI c (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 63 62 64 6 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:QI c (clobber (const_int 0 [0]))) "../System/SCI.c":477:4 -1
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../System/SCI.c":491:3 -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SF a_n (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":491:7 -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "../System/SCI.c":492:3 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../System/SCI.c":492:7 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI n (const_int 0 [0])) -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 71 70 72 6 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 72 71 73 6 (debug_marker) "../System/SCI.c":492:21 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 75 74 76 6 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 76 75 77 6 (debug_marker) "../System/SCI.c":494:5 -1
     (nil))
(debug_insn 77 76 78 6 (var_location:SF sum (clobber (const_int 0 [0]))) "../System/SCI.c":494:9 -1
     (nil))
(debug_insn 78 77 79 6 (debug_marker) "../System/SCI.c":495:5 -1
     (nil))
(debug_insn 79 78 80 6 (var_location:SF a_n (clobber (const_int 0 [0]))) "../System/SCI.c":495:9 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../System/SCI.c":492:30 -1
     (nil))
(debug_insn 81 80 82 6 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 83 82 84 6 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 84 83 121 6 (debug_marker) "../System/SCI.c":492:21 -1
     (nil))
(jump_insn 121 84 122 6 (set (pc)
        (label_ref 85)) "../System/SCI.c":178:1 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 122 121 88)
(code_label 88 122 89 7 90 (nil) [1 uses])
(note 89 88 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:QI rez (const_int 1 [0x1])) "../System/SCI.c":271:10 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../System/SCI.c":273:2 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":271:16 -1
     (nil))
(debug_insn 94 93 95 7 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":289:7 -1
     (nil))
(debug_insn 95 94 96 7 (debug_marker) "../System/SCI.c":298:3 -1
     (nil))
(debug_insn 96 95 97 7 (var_location:SI USARTx (debug_expr:SI D#19)) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 97 96 98 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 98 97 99 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 99 98 100 7 (set (reg:SI 116 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 36 [0x24])) [18 _6->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 100 99 101 7 (var_location:QI D#18 (subreg:QI (reg:SI 116 [ _11 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:10 -1
     (nil))
(debug_insn 101 100 102 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":298:8 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:QI c (debug_expr:QI D#18)) "../System/SCI.c":298:6 -1
     (nil))
(debug_insn 103 102 104 7 (debug_marker) "../System/SCI.c":302:3 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:QI c (debug_expr:QI D#18)) -1
     (nil))
(debug_insn 105 104 106 7 (var_location:SI c (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(debug_insn 106 105 123 7 (var_location:QI rez (clobber (const_int 0 [0]))) "../System/SCI.c":472:8 -1
     (nil))
(jump_insn 123 106 124 7 (set (pc)
        (label_ref 43)) 284 {*arm_jump}
     (nil)
 -> 43)
(barrier 124 123 0)

;; Function SCI_send_string_IT (SCI_send_string_IT, funcdef_no=616, decl_uid=11104, cgraph_uid=620, symbol_order=625)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;;
;; Loop 2
;;  header 8, latch 8
;;  depth 1, outer 0
;;  nodes: 8
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 9 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 6 9 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 8 9 }
;; 9 succs { 1 }
Will split live ranges of parameters at BB 3
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;;
;; Loop 2
;;  header 8, latch 8
;;  depth 1, outer 0
;;  nodes: 8
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 9 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 6 9 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 8 9 }
;; 9 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 141 uninteresting
Reg 128 uninteresting
Reg 140: def dominates all uses has unique first use
Reg 138: def dominates all uses has unique first use
Reg 126: def dominates all uses has unique first use
Reg 131 uninteresting
Reg 118 uninteresting
Reg 121 uninteresting
Reg 136 uninteresting
Reg 123 uninteresting
Reg 126 not local to one basic block
Reg 138 not local to one basic block
Reg 140 not local to one basic block
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;;
;; Loop 2
;;  header 8, latch 8
;;  depth 1, outer 0
;;  nodes: 8
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 9 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 6 9 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 8 9 }
;; 9 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 131: (insn_list:REG_DEP_TRUE 56 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 29 (nil))

Pass 1 for finding pseudo/allocno costs

    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a18 (r140,l1) best GENERAL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a19 (r126,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r117,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: LO_REGS:0,0 HI_REGS:164,164 CALLER_SAVE_REGS:164,164 EVEN_REG:164,164 GENERAL_REGS:164,164 VFP_D0_D7_REGS:2460,17460 VFP_LO_REGS:2460,17460 ALL_REGS:2460,17460 MEM:1640,11640
  a1(r121,l0) costs: LO_REGS:0,0 HI_REGS:54,54 CALLER_SAVE_REGS:54,54 EVEN_REG:54,54 GENERAL_REGS:54,54 VFP_D0_D7_REGS:810,810 VFP_LO_REGS:810,810 ALL_REGS:810,810 MEM:540,540
  a2(r131,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:2055,2055 VFP_LO_REGS:2055,2055 ALL_REGS:2055,2055 MEM:1370,1370
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a4(r126,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a5(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a6(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2910,42960 VFP_LO_REGS:2910,42960 ALL_REGS:2910,42960 MEM:1940,28640
  a7(r140,l0) costs: LO_REGS:0,1780 HI_REGS:194,3754 CALLER_SAVE_REGS:194,3754 EVEN_REG:194,3754 GENERAL_REGS:194,1974 VFP_D0_D7_REGS:1455,28155 VFP_LO_REGS:1455,28155 ALL_REGS:1455,14805 MEM:970,18770
  a8(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4755,4755 VFP_LO_REGS:4755,4755 ALL_REGS:4755,4755 MEM:3170,3170
  a9(r113,l0) costs: LO_REGS:0,1780 HI_REGS:220,5560 CALLER_SAVE_REGS:220,5560 EVEN_REG:220,5560 GENERAL_REGS:220,3780 VFP_D0_D7_REGS:3300,56700 VFP_LO_REGS:3300,56700 ALL_REGS:3300,43350 MEM:2200,37800
  a10(r141,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a11(r117,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a12(r137,l2) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r123,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a14(r136,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a15(r113,l1) costs: LO_REGS:1780,1780 HI_REGS:5340,5340 CALLER_SAVE_REGS:5340,5340 EVEN_REG:5340,5340 GENERAL_REGS:3560,3560 VFP_D0_D7_REGS:53400,53400 VFP_LO_REGS:53400,53400 ALL_REGS:40050,40050 MEM:35600,35600
  a16(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a17(r138,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a18(r140,l1) costs: LO_REGS:1780,1780 HI_REGS:3560,3560 CALLER_SAVE_REGS:3560,3560 EVEN_REG:3560,3560 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:13350,13350 MEM:17800,17800
  a19(r126,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900

   Insn 81(l0): point = 1
   Insn 80(l0): point = 3
   Insn 75(l0): point = 5
   Insn 72(l0): point = 7
   Insn 70(l0): point = 9
   Insn 71(l0): point = 11
   Insn 64(l0): point = 14
   Insn 63(l0): point = 16
   Insn 61(l0): point = 18
   Insn 57(l0): point = 20
   Insn 56(l0): point = 22
   Insn 49(l0): point = 25
   Insn 155(l0): point = 28
   Insn 29(l0): point = 30
   Insn 4(l0): point = 32
   Insn 16(l0): point = 35
   Insn 14(l0): point = 37
   Insn 2(l0): point = 39
   Insn 173(l0): point = 41
   Insn 125(l2): point = 44
   Insn 117(l2): point = 46
   Insn 108(l2): point = 49
   Insn 103(l2): point = 51
   Insn 44(l1): point = 54
   Insn 41(l1): point = 56
   Insn 36(l1): point = 58
   Insn 30(l1): point = 60
   Insn 166(l1): point = 62
   Insn 28(l1): point = 64
 a0(r117): [14..20] [1..5]
 a1(r121): [2..3]
 a2(r131): [6..22]
 a3(r118): [17..18]
 a4(r126): [26..27]
 a5(r138): [28..28]
 a6(r116): [28..32]
 a7(r140): [28..30]
 a8(r128): [33..39]
 a9(r113): [28..37]
 a10(r141): [40..41]
 a11(r117): [44..53]
 a12(r137): [45..47]
 a13(r123): [47..49]
 a14(r136): [50..51]
 a15(r113): [65..66] [54..56]
 a16(r116): [54..66]
 a17(r138): [54..66]
 a18(r140): [54..66]
 a19(r126): [54..58]
      Moving ranges of a18r140 to a7r140:  [54..66]
      Moving ranges of a17r138 to a5r138:  [54..66]
 Rebuilding regno allocno list for 137
 Rebuilding regno allocno list for 136
      Moving ranges of a19r126 to a4r126:  [54..58]
 Rebuilding regno allocno list for 123
      Moving ranges of a11r117 to a0r117:  [44..53]
      Moving ranges of a16r116 to a6r116:  [54..66]
      Moving ranges of a15r113 to a9r113:  [65..66] [54..56]
Compressing live ranges: from 67 to 21 - 31%
Ranges after the compression:
 a0(r117): [12..16] [0..3]
 a1(r121): [0..1]
 a2(r131): [2..3]
 a3(r118): [2..3]
 a4(r126): [17..18] [4..5]
 a5(r138): [17..20] [6..6]
 a6(r116): [17..20] [6..7]
 a7(r140): [17..20] [6..7]
 a8(r128): [8..9]
 a9(r113): [17..20] [6..9]
 a10(r141): [10..11]
 a12(r137): [12..13]
 a13(r123): [13..14]
 a14(r136): [15..16]
+++Allocating 112 bytes for conflict table (uncompressed size 160)
;; a0(r117,l0) conflicts: a1(r121,l0) a2(r131,l0) a3(r118,l0) a12(r137,l0) a13(r123,l0) a14(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r121,l0) conflicts: a0(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r131,l0) conflicts: a0(r117,l0) a3(r118,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a3(r118,l0) conflicts: a0(r117,l0) a2(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r126,l0) conflicts: a5(r138,l0) a6(r116,l0) a7(r140,l0) a9(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r138,l0) conflicts: a4(r126,l0) a6(r116,l0) a7(r140,l0) a9(r113,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a6(r116,l0) conflicts: a4(r126,l0) a5(r138,l0) a7(r140,l0) a9(r113,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a7(r140,l0) conflicts: a4(r126,l0) a5(r138,l0) a6(r116,l0) a9(r113,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a8(r128,l0) conflicts: a9(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r113,l0) conflicts: a4(r126,l0) a5(r138,l0) a6(r116,l0) a7(r140,l0) a8(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r141,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r137,l0) conflicts: a0(r117,l0) a13(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r123,l0) conflicts: a0(r117,l0) a12(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r136,l0) conflicts: a0(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a13(r123)<->a14(r136)@62:shuffle
  cp1:a6(r116)<->a8(r128)@97:move
  cp2:a8(r128)<->a10(r141)@110:move
  pref0:a10(r141)<-hr0@220
  pref2:a9(r113)<-hr1@1780
  pref4:a7(r140)<-hr0@890
  regions=3, blocks=10, points=21
    allocnos=20 (big 0), copies=3, conflicts=0, ranges=20

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 9 8 7 6 5 4 3 2
    all: 0r117 1r121 2r131 3r118 4r126 5r138 6r116 7r140 8r128 9r113 10r141 12r137 13r123 14r136
    modified regnos: 113 116 117 118 121 123 126 128 131 136 137 138 140 141
    border:
    Pressure: GENERAL_REGS=7
 Removing pref4:hr0@890
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@204560
          2:( 2-11)@60020
            3:( 4-11)@53720
      Allocno a0r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r131 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r138 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-106)
      Allocno a6r116 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a7r140 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-15 48-106)
      Allocno a8r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r141 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a12r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 2:a8r128-a10r141 (freq=110):
        Result (freq=537): a8r128(317) a10r141(220)
      Forming thread by copy 1:a6r116-a8r128 (freq=97):
        Result (freq=3401): a6r116(2864) a8r128(317) a10r141(220)
      Forming thread by copy 0:a13r123-a14r136 (freq=62):
        Result (freq=2500): a13r123(1500) a14r136(1000)
      Pushing a1(r121,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Pushing a2(r131,l0)(cost 0)
      Pushing a7(r140,l0)(cost 0)
      Pushing a5(r138,l0)(cost 0)
      Pushing a4(r126,l0)(cost 0)
      Pushing a12(r137,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a14(r136,l0)(cost 0)
      Pushing a13(r123,l0)(cost 0)
      Pushing a9(r113,l0)(cost 0)
      Pushing a10(r141,l0)(cost 0)
      Pushing a8(r128,l0)(cost 0)
      Pushing a6(r116,l0)(cost 0)
      Popping a6(r116,l0)  -- assign reg 4
      Popping a8(r128,l0)  -- assign reg 0
      Popping a10(r141,l0)  -- assign reg 0
      Popping a9(r113,l0)  -- assign reg 1
      Popping a13(r123,l0)  -- assign reg 3
      Popping a14(r136,l0)  -- assign reg 3
      Popping a0(r117,l0)  -- assign reg 2
      Popping a12(r137,l0)  -- assign reg 1
      Popping a4(r126,l0)  -- assign reg 3
      Popping a5(r138,l0)  -- assign reg 5
      Popping a7(r140,l0)  -- assign reg 6
      Popping a2(r131,l0)  -- assign reg 4
      Popping a3(r118,l0)  -- assign reg 3
      Popping a1(r121,l0)  -- assign reg 3
Disposition:
    9:r113 l0     1    6:r116 l0     4    0:r117 l0     2    3:r118 l0     3
    1:r121 l0     3   13:r123 l0     3    4:r126 l0     3    8:r128 l0     0
    2:r131 l0     4   14:r136 l0     3   12:r137 l0     1    5:r138 l0     5
    7:r140 l0     6   10:r141 l0     0
New iteration of spill/restore move
+++Costs: overall -3080, reg -3080, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_send_string_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,2u} r2={3d} r3={3d} r7={1d,9u} r12={4d} r13={1d,11u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,1u} r101={2d} r102={1d,12u} r103={1d,8u} r104={2d} r105={2d} r106={2d} r113={2d,3u} r116={2d,6u} r117={2d,6u} r118={1d,1u} r121={1d,1u} r123={1d,3u} r126={1d,2u} r128={1d,2u} r131={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 293{213d,80u,0e} in 95{93 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 3 145 2 NOTE_INSN_DELETED)
(debug_insn 145 15 7 2 (var_location:SI D#23 (reg:SI 0 r0 [ str ])) -1
     (nil))
(debug_insn 7 145 8 2 (debug_marker) "../System/SCI.c":508:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI i (const_int 0 [0])) "../System/SCI.c":508:11 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":509:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":514:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI str (debug_expr:SI D#23)) -1
     (nil))
(debug_insn 13 12 173 2 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 173 13 2 2 (set (reg:SI 141)
        (reg:SI 0 r0 [ str ])) "../System/SCI.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))
(insn 2 173 14 2 (set (reg/v/f:SI 128 [ str ])
        (reg:SI 141)) "../System/SCI.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 14 2 16 2 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ str ]) [0 *str_7(D)+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 16 14 21 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _2 ])
                        (const_int 0 [0]))
                    (label_ref:SI 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 143)
(note 21 16 4 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 29 3 (set (reg:SI 116 [ ivtmp.113 ])
        (reg/v/f:SI 128 [ str ])) "../System/SCI.c":514:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ str ])
        (nil)))
(insn 29 4 155 3 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn 155 29 42 3 (set (reg:SI 138)
        (minus:SI (const_int 1 [0x1])
            (reg:SI 116 [ ivtmp.113 ]))) 45 {*arm_subsi3_insn}
     (nil))
(code_label 42 155 23 4 101 (nil) [1 uses])
(note 23 42 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 23 24 4 NOTE_INSN_DELETED)
(debug_insn 24 43 25 4 (var_location:SI i (minus:SI (reg:SI 116 [ ivtmp.113 ])
        (debug_expr:SI D#23))) -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI str (reg:SI 116 [ ivtmp.113 ])) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../System/SCI.c":516:3 -1
     (nil))
(insn 28 26 166 4 (set (reg:SI 1 r1)
        (reg:SI 113 [ _2 ])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 166 28 30 4 (set (reg:SI 0 r0)
        (reg/f:SI 140)) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 30 166 31 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":516:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 31 30 32 4 (debug_marker) "../System/SCI.c":517:3 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:SI D#22 (plus:SI (reg:SI 116 [ ivtmp.113 ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 33 32 34 4 (var_location:SI str (debug_expr:SI D#22)) "../System/SCI.c":517:6 -1
     (nil))
(debug_insn 34 33 36 4 (debug_marker) "../System/SCI.c":518:3 -1
     (nil))
(insn 36 34 37 4 (set (reg:SI 126 [ _38 ])
        (plus:SI (reg:SI 138)
            (reg:SI 116 [ ivtmp.113 ]))) 7 {*arm_addsi3}
     (nil))
(debug_insn 37 36 38 4 (var_location:SI i (reg:SI 126 [ _38 ])) -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI str (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 39 38 41 4 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(insn 41 39 44 4 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 116 [ ivtmp.113 ])) [0 MEM[base: _39, offset: 0B]+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 116 [ ivtmp.113 ])
        (nil)))
(jump_insn 44 41 45 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 113 [ _2 ])
                        (const_int 0 [0]))
                    (label_ref:SI 42)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 42)
(note 45 44 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 48 45 46 5 NOTE_INSN_DELETED)
(debug_insn 46 48 49 5 (debug_marker) "../System/SCI.c":523:2 -1
     (nil))
(jump_insn 49 46 50 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 126 [ _38 ])
                        (const_int 0 [0]))
                    (label_ref:SI 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":523:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 126 [ _38 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 461158348 (nil))))
 -> 143)
(note 50 49 62 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 62 50 51 6 NOTE_INSN_DELETED)
(debug_insn 51 62 52 6 (var_location:SI D#1 (debug_expr:SI D#23)) -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 54 53 55 6 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 55 54 56 6 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 56 55 57 6 (set (reg/f:SI 131)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 57 56 58 6 (set (reg/f:SI 117 [ _13 ])
        (mem/f/c:SI (reg/f:SI 131) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 58 57 59 6 (var_location:SI USARTx (reg/f:SI 117 [ _13 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 59 58 60 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 60 59 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 61 60 63 6 (set (reg:SI 118 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _13 ])
                (const_int 28 [0x1c])) [18 _13->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 61 64 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 118 [ _14 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 118 [ _14 ])
        (nil)))
(jump_insn 64 63 65 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 123)
(note 65 64 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 68 65 66 7 NOTE_INSN_DELETED)
(debug_insn 66 68 67 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 67 66 71 7 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 71 67 70 7 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 71 72 7 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(call_insn 72 70 73 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 73 72 75 7 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 75 73 76 7 (set (reg/f:SI 117 [ _13 ])
        (mem/f/c:SI (reg/f:SI 131) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 76 75 77 7 (var_location:SI USARTx (reg/f:SI 117 [ _13 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 80 79 81 7 (set (reg:SI 121 [ _18 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 81 80 84 7 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _13 ])
                (const_int 40 [0x28])) [18 _16->TDR+0 S4 A32])
        (reg:SI 121 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _18 ])
        (nil)))
(debug_insn 84 81 85 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 85 84 86 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 86 85 87 7 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 87 86 88 7 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI D#21 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI USARTx (debug_expr:SI D#21)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 90 89 123 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 123 90 92 8 104 (nil) [2 uses])
(note 92 123 124 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 124 92 93 8 NOTE_INSN_DELETED)
(debug_insn 93 124 94 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 94 93 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 95 94 96 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 96 95 97 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 97 96 98 8 (var_location:SI D#20 (debug_expr:SI D#21)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:SI addr (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 100 99 101 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 101 100 103 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 103 101 104 8 (set (reg:SI 136 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 117 [ _13 ]) [18 *pretmp_5+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 104 103 105 8 (var_location:SI result (reg:SI 136 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 106 105 107 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 107 106 108 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 108 107 109 8 (set (reg/v:SI 123 [ val ])
        (ior:SI (reg:SI 136 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ result ])
        (nil)))
(debug_insn 109 108 110 8 (var_location:SI val (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 110 109 111 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 111 110 112 8 (var_location:SI value (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 112 111 113 8 (var_location:SI addr (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 113 112 114 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 114 113 115 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 115 114 117 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 117 115 118 8 (parallel [
            (set (reg:SI 137 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 117 [ _13 ]) [18 *pretmp_5+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 123 [ val ])
        (nil)))
(debug_insn 118 117 119 8 (var_location:SI result (reg:SI 137 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 119 118 120 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 120 119 121 8 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 121 120 122 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 122 121 125 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 125 122 143 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 137 [ result ])
                        (const_int 0 [0]))
                    (label_ref:SI 123)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 137 [ result ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 123)
(code_label 143 125 144 9 98 (nil) [2 uses])
(note 144 143 174 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 174 144 0 NOTE_INSN_DELETED)

;; Function SCI_send_bytes_IT (SCI_send_bytes_IT, funcdef_no=617, decl_uid=11107, cgraph_uid=621, symbol_order=626)

Starting decreasing number of live ranges...
rescanning insn with uid = 14.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;;
;; Loop 2
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 11 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 9 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 11 }
;; 9 succs { 6 10 }
;; 10 succs { 7 }
;; 11 succs { 1 }
Will split live ranges of parameters at BB 3
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;;
;; Loop 2
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 11 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 9 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 11 }
;; 9 succs { 6 10 }
;; 10 succs { 7 }
;; 11 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 138: local to bb 2 def dominates all uses has unique first use
Reg 124: def dominates all uses has unique first use
Reg 125 uninteresting
Reg 136: def dominates all uses has unique first use
Reg 119 uninteresting
Reg 131 uninteresting
Reg 121 uninteresting
Reg 133 uninteresting
Reg 116 uninteresting
Reg 124 not local to one basic block
Reg 136 not local to one basic block
Found def insn 160 for 137 to be not moveable
Found def insn 161 for 138 to be not moveable
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;;
;; Loop 2
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 11 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 9 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 11 }
;; 9 succs { 6 10 }
;; 10 succs { 7 }
;; 11 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 133: (insn_list:REG_DEP_TRUE 121 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 21 (nil))

Pass 1 for finding pseudo/allocno costs

    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a8 (r138,l0) best GENERAL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a17 (r136,l1) best GENERAL_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a10 (r114,l2) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r114,l0) costs: LO_REGS:0,0 HI_REGS:164,164 CALLER_SAVE_REGS:164,164 EVEN_REG:164,164 GENERAL_REGS:164,164 VFP_D0_D7_REGS:2460,17460 VFP_LO_REGS:2460,17460 ALL_REGS:2460,17460 MEM:1640,11640
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a2(r133,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:2055,2055 VFP_LO_REGS:2055,2055 ALL_REGS:2055,2055 MEM:1370,1370
  a3(r119,l0) costs: LO_REGS:0,0 HI_REGS:54,54 CALLER_SAVE_REGS:54,54 EVEN_REG:54,54 GENERAL_REGS:54,54 VFP_D0_D7_REGS:810,810 VFP_LO_REGS:810,810 ALL_REGS:810,810 MEM:540,540
  a4(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,41505 VFP_LO_REGS:1455,41505 ALL_REGS:1455,41505 MEM:970,27670
  a5(r136,l0) costs: LO_REGS:0,1780 HI_REGS:194,3754 CALLER_SAVE_REGS:194,3754 EVEN_REG:194,3754 GENERAL_REGS:194,1974 VFP_D0_D7_REGS:1455,28155 VFP_LO_REGS:1455,28155 ALL_REGS:1455,14805 MEM:970,18770
  a6(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,15000 VFP_LO_REGS:1650,15000 ALL_REGS:1650,15000 MEM:1100,10000
  a7(r125,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,16650 VFP_LO_REGS:3300,16650 ALL_REGS:3300,16650 MEM:2200,11100
  a8(r138,l0) costs: LO_REGS:220,220 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a9(r137,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a10(r114,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a11(r132,l2) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a12(r121,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r131,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a14(r115,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a15(r124,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a16(r125,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a17(r136,l1) costs: LO_REGS:1780,1780 HI_REGS:3560,3560 CALLER_SAVE_REGS:3560,3560 EVEN_REG:3560,3560 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:13350,13350 MEM:17800,17800

   Insn 170(l0): point = 1
   Insn 167(l0): point = 4
   Insn 49(l0): point = 7
   Insn 48(l0): point = 9
   Insn 43(l0): point = 11
   Insn 40(l0): point = 13
   Insn 38(l0): point = 15
   Insn 39(l0): point = 17
   Insn 130(l0): point = 20
   Insn 129(l0): point = 22
   Insn 126(l0): point = 24
   Insn 122(l0): point = 26
   Insn 121(l0): point = 28
   Insn 164(l0): point = 31
   Insn 5(l0): point = 34
   Insn 21(l0): point = 36
   Insn 14(l0): point = 39
   Insn 13(l0): point = 41
   Insn 2(l0): point = 43
   Insn 161(l0): point = 45
   Insn 160(l0): point = 47
   Insn 92(l2): point = 50
   Insn 84(l2): point = 52
   Insn 75(l2): point = 55
   Insn 70(l2): point = 57
   Insn 29(l1): point = 60
   Insn 28(l1): point = 62
   Insn 22(l1): point = 64
   Insn 24(l1): point = 66
   Insn 155(l1): point = 68
   Insn 20(l1): point = 70
 a0(r114): [20..26] [7..11] [1..3]
 a1(r116): [23..24]
 a2(r133): [12..28]
 a3(r119): [8..9]
 a4(r115): [34..34]
 a5(r136): [34..36]
 a6(r124): [34..43]
 a7(r125): [34..41]
 a8(r138): [42..45]
 a9(r137): [44..47]
 a10(r114): [50..59]
 a11(r132): [51..53]
 a12(r121): [53..55]
 a13(r131): [56..57]
 a14(r115): [60..72]
 a15(r124): [60..72]
 a16(r125): [60..72]
 a17(r136): [60..72]
      Moving ranges of a17r136 to a5r136:  [60..72]
 Rebuilding regno allocno list for 132
 Rebuilding regno allocno list for 131
      Moving ranges of a16r125 to a7r125:  [60..72]
      Moving ranges of a15r124 to a6r124:  [60..72]
 Rebuilding regno allocno list for 121
      Moving ranges of a14r115 to a4r115:  [60..72]
      Moving ranges of a10r114 to a0r114:  [50..59]
Compressing live ranges: from 73 to 19 - 26%
Ranges after the compression:
 a0(r114): [12..16] [0..5]
 a1(r116): [4..5]
 a2(r133): [4..5]
 a3(r119): [2..3]
 a4(r115): [17..18] [6..6]
 a5(r136): [17..18] [6..7]
 a6(r124): [17..18] [6..9]
 a7(r125): [17..18] [6..7]
 a8(r138): [8..11]
 a9(r137): [10..11]
 a11(r132): [12..13]
 a12(r121): [13..14]
 a13(r131): [15..16]
+++Allocating 104 bytes for conflict table (uncompressed size 144)
;; a0(r114,l0) conflicts: a3(r119,l0) a1(r116,l0) a2(r133,l0) a11(r132,l0) a12(r121,l0) a13(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a0(r114,l0) a2(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r133,l0) conflicts: a0(r114,l0) a1(r116,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a3(r119,l0) conflicts: a0(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r115,l0) conflicts: a5(r136,l0) a6(r124,l0) a7(r125,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a5(r136,l0) conflicts: a4(r115,l0) a6(r124,l0) a7(r125,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a6(r124,l0) conflicts: a4(r115,l0) a5(r136,l0) a7(r125,l0) a8(r138,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a7(r125,l0) conflicts: a4(r115,l0) a5(r136,l0) a6(r124,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a8(r138,l0) conflicts: a6(r124,l0) a9(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r137,l0) conflicts: a8(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a11(r132,l0) conflicts: a0(r114,l0) a12(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r121,l0) conflicts: a0(r114,l0) a11(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r131,l0) conflicts: a0(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a12(r121)<->a13(r131)@62:shuffle
  cp1:a6(r124)<->a9(r137)@110:move
  cp2:a7(r125)<->a8(r138)@110:move
  pref0:a9(r137)<-hr0@220
  pref1:a8(r138)<-hr1@220
  pref3:a5(r136)<-hr0@890
  regions=3, blocks=12, points=19
    allocnos=18 (big 0), copies=3, conflicts=0, ranges=18

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r114 1r116 2r133 3r119 4r115 5r136 6r124 7r125 8r138 9r137 11r132 12r121 13r131
    modified regnos: 114 115 116 119 121 124 125 131 132 133 136 137 138
    border:
    Pressure: GENERAL_REGS=8
 Removing pref3:hr0@890
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@99320
          2:( 0 2-12 14)@12760
            3:( 2-11)@58080
              4:( 4-11)@75740
      Allocno a0r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r133 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r115 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a5r136 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-15 48-106)
      Allocno a6r124 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-106)
      Allocno a7r125 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-106)
      Allocno a8r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a9r137 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a11r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 1:a6r124-a9r137 (freq=110):
        Result (freq=1220): a6r124(1000) a9r137(220)
      Forming thread by copy 2:a7r125-a8r138 (freq=110):
        Result (freq=1330): a7r125(1110) a8r138(220)
      Forming thread by copy 0:a12r121-a13r131 (freq=62):
        Result (freq=2500): a12r121(1500) a13r131(1000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Pushing a2(r133,l0)(cost 0)
      Pushing a5(r136,l0)(cost 0)
      Pushing a11(r132,l0)(cost 0)
      Pushing a0(r114,l0)(cost 0)
      Pushing a9(r137,l0)(cost 0)
      Pushing a6(r124,l0)(cost 0)
      Pushing a8(r138,l0)(cost 0)
      Pushing a7(r125,l0)(cost 0)
      Pushing a13(r131,l0)(cost 0)
      Pushing a12(r121,l0)(cost 0)
      Pushing a4(r115,l0)(cost 0)
      Popping a4(r115,l0)  -- assign reg 4
      Popping a12(r121,l0)  -- assign reg 3
      Popping a13(r131,l0)  -- assign reg 3
      Popping a7(r125,l0)  -- assign reg 5
      Popping a8(r138,l0)  -- assign reg 1
      Popping a6(r124,l0)  -- assign reg 6
      Popping a9(r137,l0)  -- assign reg 0
      Popping a0(r114,l0)  -- assign reg 2
      Popping a11(r132,l0)  -- assign reg 1
      Popping a5(r136,l0)  -- assign reg 7
      Popping a2(r133,l0)  -- assign reg 4
      Popping a1(r116,l0)  -- assign reg 3
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r114 l0     2    4:r115 l0     4    1:r116 l0     3    3:r119 l0     3
   12:r121 l0     3    6:r124 l0     6    7:r125 l0     5   13:r131 l0     3
   11:r132 l0     1    2:r133 l0     4    5:r136 l0     7    9:r137 l0     0
    8:r138 l0     1
New iteration of spill/restore move
+++Costs: overall -4160, reg -4160, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_send_bytes_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,3u} r2={3d} r3={3d} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,2u} r101={2d} r102={1d,14u} r103={1d,10u} r104={2d} r105={2d} r106={2d} r114={2d,6u} r115={2d,2u} r116={1d,1u} r119={1d,1u} r121={1d,3u} r124={1d,1u} r125={1d,2u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 292{210d,82u,0e} in 86{84 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 4 2 NOTE_INSN_DELETED)
(note 4 3 138 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 138 4 8 2 (var_location:SI D#26 (reg:SI 0 r0 [ data ])) -1
     (nil))
(debug_insn 8 138 9 2 (debug_marker) "../System/SCI.c":567:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":572:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":572:6 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 12 11 160 2 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 160 12 161 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ data ])) "../System/SCI.c":565:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 161 160 2 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ size ])) "../System/SCI.c":565:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))
(insn 2 161 13 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 137)) "../System/SCI.c":565:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 13 2 14 2 (set (reg/v:SI 125 [ size ])
        (reg:SI 138)) "../System/SCI.c":572:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 14 13 137 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 125 [ size ])
                        (const_int 0 [0]))
                    (label_ref:SI 135)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":572:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 135)
(note 137 14 140 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 140 137 21 3 (var_location:SI D#27 (const_int 0 [0])) -1
     (nil))
(insn 21 140 5 3 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn 5 21 27 3 (set (reg/v:SI 115 [ i ])
        (const_int 0 [0])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 27 5 15 4 121 (nil) [1 uses])
(note 15 27 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 18 15 16 4 NOTE_INSN_DELETED)
(debug_insn 16 18 17 4 (var_location:SI i (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 17 16 20 4 (debug_marker) "../System/SCI.c":574:3 -1
     (nil))
(insn 20 17 155 4 (set (reg:SI 1 r1)
        (zero_extend:SI (mem:QI (reg/v/f:SI 124 [ data ]) [0 *data_7(D)+0 S1 A8]))) "../System/SCI.c":574:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 155 20 24 4 (set (reg:SI 0 r0)
        (reg/f:SI 136)) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 155 22 4 (set (reg/v:SI 115 [ i ])
        (plus:SI (reg/v:SI 115 [ i ])
            (const_int 1 [0x1]))) "../System/SCI.c":572:32 7 {*arm_addsi3}
     (nil))
(call_insn 22 24 23 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":574:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 139 4 (debug_marker) "../System/SCI.c":572:31 -1
     (nil))
(debug_insn 139 23 25 4 (var_location:SI D#27 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 25 139 26 4 (var_location:SI i (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 28 26 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ size ])
            (reg/v:SI 115 [ i ]))) "../System/SCI.c":572:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 162 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 27)
            (pc))) "../System/SCI.c":572:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 27)
(note 162 29 164 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 164 162 165 5 (set (pc)
        (label_ref 163)) 284 {*arm_jump}
     (nil)
 -> 163)
(barrier 165 164 127)
(code_label 127 165 33 6 124 (nil) [1 uses])
(note 33 127 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 36 33 34 6 NOTE_INSN_DELETED)
(debug_insn 34 36 35 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 35 34 39 6 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 39 35 38 6 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 39 40 6 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":534:4 7 {*arm_addsi3}
     (nil))
(call_insn 40 38 41 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 41 40 43 6 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 43 41 44 6 (set (reg/f:SI 114 [ prephitmp_3 ])
        (mem/f/c:SI (reg/f:SI 133) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 44 43 45 6 (var_location:SI USARTx (reg/f:SI 114 [ prephitmp_3 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 45 44 46 6 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 46 45 47 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 119 [ _16 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 90 6 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_3 ])
                (const_int 40 [0x28])) [18 _14->TDR+0 S4 A32])
        (reg:SI 119 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _16 ])
        (nil)))
(code_label 90 49 59 7 123 (nil) [2 uses])
(note 59 90 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 91 59 60 7 NOTE_INSN_DELETED)
(debug_insn 60 91 61 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI D#24 (debug_expr:SI D#25)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI addr (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 66 65 67 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 68 67 70 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 70 68 71 7 (set (reg:SI 131 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 114 [ prephitmp_3 ]) [18 *pretmp_31+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI result (reg:SI 131 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 75 74 76 7 (set (reg/v:SI 121 [ val ])
        (ior:SI (reg:SI 131 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ result ])
        (nil)))
(debug_insn 76 75 77 7 (var_location:SI val (reg/v:SI 121 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 78 77 79 7 (var_location:SI value (reg/v:SI 121 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 79 78 80 7 (var_location:SI addr (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 80 79 81 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 82 81 84 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 84 82 85 7 (parallel [
            (set (reg:SI 132 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 121 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 114 [ prephitmp_3 ]) [18 *pretmp_31+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 121 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 121 [ val ])
        (nil)))
(debug_insn 85 84 86 7 (var_location:SI result (reg:SI 132 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 89 88 92 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 92 89 166 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 132 [ result ])
                        (const_int 0 [0]))
                    (label_ref:SI 90)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 132 [ result ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 90)
(note 166 92 167 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 167 166 168 8 (set (pc)
        (label_ref 135)) 284 {*arm_jump}
     (nil)
 -> 135)
(barrier 168 167 163)
(code_label 163 168 113 9 131 (nil) [1 uses])
(note 113 163 128 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 128 113 114 9 NOTE_INSN_DELETED)
(debug_insn 114 128 115 9 (debug_marker) "../System/SCI.c":579:2 -1
     (nil))
(debug_insn 115 114 116 9 (var_location:SI D#3 (debug_expr:SI D#26)) -1
     (nil))
(debug_insn 116 115 117 9 (var_location:SI D#4 (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 117 116 118 9 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 118 117 119 9 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 119 118 120 9 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 120 119 121 9 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 121 120 122 9 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 122 121 123 9 (set (reg/f:SI 114 [ prephitmp_3 ])
        (mem/f/c:SI (reg/f:SI 133) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 123 122 124 9 (var_location:SI USARTx (reg/f:SI 114 [ prephitmp_3 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 124 123 125 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 125 124 126 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 126 125 129 9 (set (reg:SI 116 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_3 ])
                (const_int 28 [0x1c])) [18 _11->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 126 130 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 116 [ _12 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 116 [ _12 ])
        (nil)))
(jump_insn 130 129 169 9 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 169 130 170 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 170 169 171 10 (set (pc)
        (label_ref 90)) 284 {*arm_jump}
     (nil)
 -> 90)
(barrier 171 170 135)
(code_label 135 171 136 11 119 (nil) [2 uses])
(note 136 135 172 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 172 136 0 NOTE_INSN_DELETED)

;; Function SCI_receive_char_Callback (SCI_receive_char_Callback, funcdef_no=618, decl_uid=11109, cgraph_uid=622, symbol_order=627)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Ignoring reg 116 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 1 for finding pseudo/allocno costs

    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 MEM:20000,20000
  a1(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 20(l0): point = 0
   Insn 18(l0): point = 2
   Insn 12(l0): point = 4
   Insn 8(l0): point = 6
   Insn 19(l0): point = 8
   Insn 7(l0): point = 10
 a0(r114): [3..4]
 a1(r113): [5..6]
 a2(r116): [7..10]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r114): [0..1]
 a1(r113): [2..3]
 a2(r116): [4..5]
+++Allocating 0 bytes for conflict table (uncompressed size 24)
;; a0(r114,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r114)<-hr1@125
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r114 1r113 2r116
    modified regnos: 113 114 116
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@120500
      Allocno a0r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Pushing a2(r116,l0)(cost 0)
      Pushing a1(r113,l0)(cost 0)
      Pushing a0(r114,l0)(cost 0)
      Popping a0(r114,l0)  -- assign reg 1
      Popping a1(r113,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
Disposition:
    1:r113 l0     3    0:r114 l0     1    2:r116 l0     3
New iteration of spill/restore move
+++Costs: overall -250, reg -250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_receive_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,2u} r116={1d,1u} 
;;    total ref usage 126{111d,15u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 2 17 2 NOTE_INSN_DELETED)
(note 17 16 5 2 NOTE_INSN_DELETED)
(debug_insn 5 17 6 2 (debug_marker) "../System/SCI.c":621:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":627:2 -1
     (nil))
(insn 7 6 19 2 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":627:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 19 7 8 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":630:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 8 19 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 116) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":627:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (nil)))
(debug_insn 9 8 10 2 (var_location:SI USARTx (reg/f:SI 113 [ _1 ])) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4253:25 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 36 [0x24])) [18 _1->RDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4255:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI received_data (subreg:QI (reg:SI 114 [ _4 ]) 0)) "../System/SCI.c":627:18 -1
     (nil))
(debug_insn 15 14 18 2 (debug_marker) "../System/SCI.c":630:2 -1
     (nil))
(insn 18 15 20 2 (set (reg:SI 1 r1)
        (zero_extend:SI (subreg:QI (reg:SI 114 [ _4 ]) 0))) "../System/SCI.c":630:2 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(call_insn/j 20 18 21 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/SCI.c":630:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(barrier 21 20 0)

;; Function SCI_transmit_char_Callback (SCI_transmit_char_Callback, funcdef_no=619, decl_uid=11111, cgraph_uid=623, symbol_order=628)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 7 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 131 uninteresting
Reg 126: local to bb 3 def dominates all uses has unique first use
Reg 118: local to bb 3 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 132 uninteresting
Reg 128 uninteresting
Reg 122: def dominates all uses has unique first use
Reg 129 uninteresting
Reg 120 uninteresting
Found def insn 27 for 118 to be not moveable
Reg 122 not local to one basic block
Ignoring reg 126 with equiv init insn
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 7 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 126: (insn_list:REG_DEP_TRUE 21 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 53 (nil))

Pass 1 for finding pseudo/allocno costs

    r132: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r122,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r122,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,31650 VFP_LO_REGS:1650,31650 ALL_REGS:1650,31650 MEM:1100,21100
  a1(r128,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r132,l0) costs: LO_REGS:440,440 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:880,880 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:6600,6600 MEM:6600,6600
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a4(r118,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a5(r126,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a6(r131,l0) costs: LO_REGS:440,440 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:880,880 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:6600,6600 MEM:6600,6600
  a7(r122,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r130,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r120,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r129,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 54(l0): point = 1
   Insn 53(l0): point = 3
   Insn 39(l0): point = 6
   Insn 101(l0): point = 8
   Insn 36(l0): point = 10
   Insn 35(l0): point = 12
   Insn 28(l0): point = 15
   Insn 22(l0): point = 17
   Insn 27(l0): point = 19
   Insn 21(l0): point = 21
   Insn 18(l0): point = 24
   Insn 100(l0): point = 26
   Insn 12(l0): point = 28
   Insn 10(l0): point = 30
   Insn 11(l0): point = 32
   Insn 88(l1): point = 35
   Insn 80(l1): point = 37
   Insn 71(l1): point = 40
   Insn 66(l1): point = 42
 a0(r122): [1..1]
 a1(r128): [2..3]
 a2(r132): [7..8]
 a3(r113): [16..17]
 a4(r118): [16..19]
 a5(r126): [18..21]
 a6(r131): [25..26]
 a7(r122): [35..44]
 a8(r130): [36..38]
 a9(r120): [38..40]
 a10(r129): [41..42]
 Rebuilding regno allocno list for 130
 Rebuilding regno allocno list for 129
      Moving ranges of a7r122 to a0r122:  [35..44]
 Rebuilding regno allocno list for 120
Compressing live ranges: from 45 to 16 - 35%
Ranges after the compression:
 a0(r122): [11..15] [0..0]
 a1(r128): [1..2]
 a2(r132): [3..4]
 a3(r113): [5..6]
 a4(r118): [5..8]
 a5(r126): [7..8]
 a6(r131): [9..10]
 a8(r130): [11..12]
 a9(r120): [12..13]
 a10(r129): [14..15]
+++Allocating 80 bytes for conflict table (uncompressed size 88)
;; a0(r122,l0) conflicts: a8(r130,l0) a9(r120,l0) a10(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r128,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r132,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a4(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r118,l0) conflicts: a3(r113,l0) a5(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r126,l0) conflicts: a4(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r131,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r130,l0) conflicts: a0(r122,l0) a9(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r120,l0) conflicts: a0(r122,l0) a8(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r129,l0) conflicts: a0(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a9(r120)<->a10(r129)@125:shuffle
  pref0:a2(r132)<-hr0@440
  pref1:a6(r131)<-hr0@440
  regions=2, blocks=8, points=16
    allocnos=11 (big 0), copies=1, conflicts=0, ranges=11

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r122 1r128 2r132 3r113 4r118 5r126 6r131 8r130 9r120 10r129
    modified regnos: 113 118 120 122 126 128 129 130 131 132
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@230840
      Allocno a0r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r132 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a9r120-a10r129 (freq=125):
        Result (freq=5000): a9r120(3000) a10r129(2000)
      Pushing a5(r126,l0)(cost 0)
      Pushing a4(r118,l0)(cost 0)
      Pushing a3(r113,l0)(cost 0)
      Pushing a1(r128,l0)(cost 0)
      Pushing a6(r131,l0)(cost 0)
      Pushing a2(r132,l0)(cost 0)
      Pushing a8(r130,l0)(cost 0)
      Pushing a0(r122,l0)(cost 0)
      Pushing a10(r129,l0)(cost 0)
      Pushing a9(r120,l0)(cost 0)
      Popping a9(r120,l0)  -- assign reg 3
      Popping a10(r129,l0)  -- assign reg 3
      Popping a0(r122,l0)  -- assign reg 2
      Popping a8(r130,l0)  -- assign reg 1
      Popping a2(r132,l0)  -- assign reg 0
      Popping a6(r131,l0)  -- assign reg 0
      Popping a1(r128,l0)  -- assign reg 3
      Popping a3(r113,l0)  -- assign reg 3
      Popping a4(r118,l0)  -- assign reg 2
      Popping a5(r126,l0)  -- assign reg 3
Disposition:
    3:r113 l0     3    4:r118 l0     2    9:r120 l0     3    0:r122 l0     2
    5:r126 l0     3    1:r128 l0     3   10:r129 l0     3    8:r130 l0     1
    6:r131 l0     0    2:r132 l0     0
New iteration of spill/restore move
+++Costs: overall -12320, reg -12320, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_transmit_char_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={3d} r3={3d} r7={1d,7u} r12={4d} r13={1d,9u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d} r101={2d} r102={1d,10u} r103={1d,6u} r104={2d} r105={2d} r106={2d} r113={1d,2u} r118={1d,1u} r120={1d,4u} r122={1d,2u} r126={1d,1u} r128={1d,1u} r129={1d,2u} r130={1d,2u} r131={1d,2u} r132={1d,1u} 
;;    total ref usage 258{203d,55u,0e} in 61{59 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 2 13 2 NOTE_INSN_DELETED)
(note 13 8 17 2 NOTE_INSN_DELETED)
(note 17 13 5 2 NOTE_INSN_DELETED)
(debug_insn 5 17 6 2 (debug_marker) "../System/SCI.c":637:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/SCI.c":638:2 -1
     (nil))
(debug_insn 7 6 11 2 (debug_marker) "../System/SCI.c":643:2 -1
     (nil))
(insn 11 7 10 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":643:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) "../System/SCI.c":643:16 7 {*arm_addsi3}
     (nil))
(call_insn 12 10 100 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":643:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 100 12 15 2 (set (reg:SI 131)
        (reg:SI 0 r0)) "../System/SCI.c":643:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 15 100 16 2 (var_location:QI return_code (subreg:QI (reg:SI 131) 0)) "../System/SCI.c":643:16 -1
     (nil))
(debug_insn 16 15 18 2 (debug_marker) "../System/SCI.c":646:2 -1
     (nil))
(jump_insn 18 16 19 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 131)
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":646:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 29)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../System/SCI.c":651:3 -1
     (nil))
(insn 21 20 27 3 (set (reg/f:SI 126)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":651:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 27 21 22 3 (set (reg:SI 118 [ _12 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 data_to_transmit+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 27 23 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f/c:SI (reg/f:SI 126) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":651:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(debug_insn 23 22 24 3 (var_location:SI USARTx (reg/f:SI 113 [ _1 ])) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff])) [0 data_to_transmit+0 S1 A8])) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 40 [0x28])) [18 _1->TDR+0 S4 A32])
        (reg:SI 118 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 29 28 30 4 142 (nil) [1 uses])
(note 30 29 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 37 30 38 4 NOTE_INSN_DELETED)
(note 38 37 31 4 NOTE_INSN_DELETED)
(debug_insn 31 38 32 4 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 32 31 33 4 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":651:3 -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/SCI.c":658:2 -1
     (nil))
(insn 35 33 36 4 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":658:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 101 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":658:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 101 36 39 4 (set (reg:SI 132)
        (reg:SI 0 r0)) "../System/SCI.c":658:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 39 101 48 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 132)
                        (const_int 0 [0]))
                    (label_ref:SI 93)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":658:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 93)
(note 48 39 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 5 (debug_marker) "../System/SCI.c":666:3 -1
     (nil))
(debug_insn 50 49 51 5 (var_location:SI USARTx (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":666:3 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3719:22 -1
     (nil))
(debug_insn 52 51 53 5 (var_location:SI D#29 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":666:3 -1
     (nil))
(insn 53 52 54 5 (set (reg/f:SI 128)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/SCI.c":666:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 54 53 86 5 (set (reg/f:SI 122 [ pretmp_20 ])
        (mem/f/c:SI (reg/f:SI 128) [2 SCI.enota+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
            (nil))))
(code_label 86 54 55 6 144 (nil) [1 uses])
(note 55 86 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 87 55 56 6 NOTE_INSN_DELETED)
(debug_insn 56 87 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 59 58 60 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI D#28 (debug_expr:SI D#29)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 61 60 62 6 (var_location:SI addr (debug_expr:SI D#28)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 129 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 122 [ pretmp_20 ]) [18 *pretmp_20+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 67 66 68 6 (var_location:SI result (reg:SI 129 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(insn 71 70 72 6 (set (reg/v:SI 120 [ val ])
        (and:SI (reg:SI 129 [ result ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ result ])
        (nil)))
(debug_insn 72 71 73 6 (var_location:SI val (reg/v:SI 120 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI value (reg/v:SI 120 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 75 74 76 6 (var_location:SI addr (debug_expr:SI D#28)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 76 75 77 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 80 78 81 6 (parallel [
            (set (reg:SI 130 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 120 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 122 [ pretmp_20 ]) [18 *pretmp_20+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 120 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 120 [ val ])
        (nil)))
(debug_insn 81 80 82 6 (var_location:SI result (reg:SI 130 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 82 81 83 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 83 82 84 6 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 84 83 85 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(debug_insn 85 84 88 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 -1
     (nil))
(jump_insn 88 85 93 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 130 [ result ])
                        (const_int 0 [0]))
                    (label_ref:SI 86)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3721:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 130 [ result ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 86)
(code_label 93 88 94 7 141 (nil) [1 uses])
(note 94 93 102 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 102 94 0 NOTE_INSN_DELETED)

;; Function SCI_demo_receive_with_interrupts (SCI_demo_receive_with_interrupts, funcdef_no=620, decl_uid=11117, cgraph_uid=624, symbol_order=629) (executed once)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 3, multiple latches: 3 6
;;  depth 1, outer 0
;;  nodes: 3 6 5 4
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 5 }
;; 5 succs { 6 5 }
;; 6 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 124: def dominates all uses has unique first use
Reg 127: def dominates all uses has unique first use
Reg 126: def dominates all uses has unique first use
Reg 128 uninteresting
Reg 114: def dominates all uses has unique first use
Reg 115: def dominates all uses has unique first use
Reg 116 uninteresting
Reg 114 not local to one basic block
Reg 115 not local to one basic block
Reg 124 not local to one basic block
Reg 126 not local to one basic block
Reg 127 not local to one basic block
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 3, multiple latches: 3 6
;;  depth 1, outer 0
;;  nodes: 3 6 5 4
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 4 3 }
;; 4 succs { 5 }
;; 5 succs { 6 5 }
;; 6 succs { 3 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 124: (insn_list:REG_DEP_TRUE 70 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 12 (nil))
Reg 126 has equivalence, initial gains 4

Pass 1 for finding pseudo/allocno costs

    r128: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a13 (r127,l2) best ALL_REGS, allocno ALL_REGS
    a5 (r127,l1) best GENERAL_REGS, allocno ALL_REGS
    r126: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a12 (r126,l2) best NO_REGS, allocno NO_REGS
    a4 (r126,l1) best NO_REGS, allocno NO_REGS
    a0 (r126,l0) best NO_REGS, allocno NO_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r124,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a3 (r124,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a10 (r115,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a9 (r114,l2) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: GENERAL_REGS:2,222 VFP_D0_D7_REGS:17,3317 VFP_LO_REGS:17,3317 ALL_REGS:17,1667 MEM:12,2212
  a1(r127,l0) costs: LO_REGS:0,2220 HI_REGS:2,4442 CALLER_SAVE_REGS:2,4442 EVEN_REG:2,4442 GENERAL_REGS:2,2222 VFP_D0_D7_REGS:15,33315 VFP_LO_REGS:15,33315 ALL_REGS:15,16665 MEM:10,22210
  a2(r124,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,1665 VFP_LO_REGS:15,1665 ALL_REGS:15,1665 MEM:10,1110
  a3(r124,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a4(r126,l1) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:1650,1650 MEM:2200,2200
  a5(r127,l1) costs: LO_REGS:2220,2220 HI_REGS:4440,4440 CALLER_SAVE_REGS:4440,4440 EVEN_REG:4440,4440 GENERAL_REGS:2220,2220 VFP_D0_D7_REGS:33300,33300 VFP_LO_REGS:33300,33300 ALL_REGS:16650,16650 MEM:22200,22200
  a6(r115,l1) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,6600 VFP_LO_REGS:3300,6600 ALL_REGS:3300,6600 MEM:2200,4400
  a7(r114,l1) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a8(r128,l1) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a9(r114,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a10(r115,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a11(r124,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a12(r126,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a13(r127,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a14(r116,l2) costs: LO_REGS:0,0 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:440,440 VFP_D0_D7_REGS:6600,6600 VFP_LO_REGS:6600,6600 ALL_REGS:6600,6600 MEM:4400,4400

   Insn 69(l0): point = 0
   Insn 12(l0): point = 2
   Insn 70(l0): point = 4
   Insn 31(l1): point = 7
   Insn 26(l1): point = 9
   Insn 24(l1): point = 11
   Insn 72(l1): point = 13
   Insn 22(l1): point = 15
   Insn 17(l1): point = 18
   Insn 77(l1): point = 20
   Insn 13(l1): point = 22
   Insn 71(l1): point = 24
   Insn 78(l1): point = 27
   Insn 53(l1): point = 29
   Insn 44(l2): point = 32
   Insn 43(l2): point = 34
   Insn 40(l2): point = 36
 a0(r126): [0..0]
 a1(r127): [0..2]
 a2(r124): [0..4]
 a3(r124): [7..31]
 a4(r126): [7..31]
 a5(r127): [7..31]
 a6(r115): [30..31] [7..7]
 a7(r114): [30..31] [7..9]
 a8(r128): [19..20]
 a9(r114): [32..38]
 a10(r115): [32..38]
 a11(r124): [32..38]
 a12(r126): [32..38]
 a13(r127): [32..38]
 a14(r116): [35..36]
 Rebuilding regno allocno list for 128
      Moving ranges of a13r127 to a5r127:  [32..38]
      Moving ranges of a5r127 to a1r127:  [7..38]
      Moving ranges of a12r126 to a4r126:  [32..38]
      Moving ranges of a4r126 to a0r126:  [7..38]
      Moving ranges of a11r124 to a3r124:  [32..38]
      Moving ranges of a3r124 to a2r124:  [7..38]
 Rebuilding regno allocno list for 116
      Moving ranges of a10r115 to a6r115:  [32..38]
 Rebuilding regno allocno list for 115
      Moving ranges of a9r114 to a7r114:  [32..38]
 Rebuilding regno allocno list for 114
Compressing live ranges: from 39 to 8 - 20%
Ranges after the compression:
 a0(r126): [2..7] [0..0]
 a1(r127): [0..7]
 a2(r124): [0..7]
 a6(r115): [6..7] [2..2]
 a7(r114): [6..7] [2..3]
 a8(r128): [4..5]
 a14(r116): [6..7]
+++Allocating 56 bytes for conflict table (uncompressed size 120)
;; a0(r126,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r127,l0) conflicts: a2(r124,l0) a6(r115,l0) a7(r114,l0) a8(r128,l0) a14(r116,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a2(r124,l0) conflicts: a1(r127,l0) a6(r115,l0) a7(r114,l0) a8(r128,l0) a14(r116,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a6(r115,l0) conflicts: a1(r127,l0) a2(r124,l0) a7(r114,l0) a14(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r114,l0) conflicts: a1(r127,l0) a2(r124,l0) a6(r115,l0) a14(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r128,l0) conflicts: a1(r127,l0) a2(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r116,l0) conflicts: a1(r127,l0) a2(r124,l0) a6(r115,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  pref1:a1(r127)<-hr0@1110
  pref2:a8(r128)<-hr0@2000
  regions=3, blocks=7, points=8
    allocnos=15 (big 0), copies=0, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 6 5 4 3 2
    all: 0r126 1r127 2r124 6r115 7r114 8r128 14r116
    modified regnos: 114 115 116 124 126 127 128
    border:
    Pressure: GENERAL_REGS=6
 Removing pref1:hr0@1110
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@138000
          2:( 4-11)@42200
      Spill a0(r126,l0)
      Allocno a1r127 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-15 48-106)
      Allocno a2r124 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-106)
      Allocno a6r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r128 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a14r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a2(r124,l0)(cost 0)
      Pushing a7(r114,l0)(cost 0)
      Pushing a14(r116,l0)(cost 0)
      Pushing a6(r115,l0)(cost 0)
      Pushing a1(r127,l0)(cost 0)
      Pushing a8(r128,l0)(cost 0)
      Popping a8(r128,l0)  -- assign reg 0
      Popping a1(r127,l0)  -- assign reg 4
      Popping a6(r115,l0)  -- assign reg 3
      Popping a14(r116,l0)  -- assign reg 2
      Popping a7(r114,l0)  -- assign reg 1
      Popping a2(r124,l0)  -- assign reg 5
Disposition:
    7:r114 l0     1    6:r115 l0     3   14:r116 l0     2    2:r124 l0     5
    0:r126 l0   mem    1:r127 l0     4    8:r128 l0     0
New iteration of spill/restore move
+++Costs: overall -23568, reg -25780, mem 2212, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_demo_receive_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r7={1d,6u} r12={4d} r13={1d,8u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,1u} r101={2d} r102={1d,8u,2e} r103={1d,5u} r104={2d} r105={2d} r106={2d} r114={1d,3u} r115={1d,2u} r116={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,2u} r128={1d,1u} 
;;    total ref usage 244{199d,43u,2e} in 41{39 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 70 2 NOTE_INSN_FUNCTION_BEG)
(insn 70 2 12 2 (set (reg/f:SI 124)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 70 69 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":681:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 69 12 15 2 (set (reg/f:SI 126)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(code_label 15 69 6 3 151 (nil) [2 uses])
(note 6 15 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 14 6 16 3 NOTE_INSN_DELETED)
(note 16 14 7 3 NOTE_INSN_DELETED)
(debug_insn 7 16 8 3 (var_location:QI data (clobber (const_int 0 [0]))) "../System/SCI.c":688:4 -1
     (nil))
(debug_insn 8 7 9 3 (debug_marker) "../System/SCI.c":676:2 -1
     (nil))
(debug_insn 9 8 10 3 (debug_marker) "../System/SCI.c":678:2 -1
     (nil))
(debug_insn 10 9 71 3 (debug_marker) "../System/SCI.c":681:3 -1
     (nil))
(insn 71 10 13 3 (set (reg:SI 0 r0)
        (reg/f:SI 127)) "../System/SCI.c":681:8 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 13 71 77 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":681:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 77 13 17 3 (set (reg:SI 128)
        (reg:SI 0 r0)) "../System/SCI.c":681:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 17 77 18 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 128)
                        (const_int 0 [0]))
                    (label_ref:SI 15)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":681:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 15)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 22 4 (debug_marker) "../System/SCI.c":684:4 -1
     (nil))
(insn 22 19 72 4 (set (reg:SI 1 r1)
        (reg/f:SI 126)) "../System/SCI.c":684:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
(insn 72 22 24 4 (set (reg:SI 0 r0)
        (reg/f:SI 127)) "../System/SCI.c":684:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 72 25 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":684:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 25 24 26 4 (debug_marker) "../System/SCI.c":688:4 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 114 [ data.10_2 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 data+0 S1 A8]))) "../System/SCI.c":688:4 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 27 26 28 4 (var_location:QI data (subreg:QI (reg:SI 114 [ data.10_2 ]) 0)) "../System/SCI.c":688:4 -1
     (nil))
(debug_insn 28 27 29 4 (debug_marker:BLK) "../System/SCI.c":185:6 -1
     (nil))
(debug_insn 29 28 31 4 (debug_marker) "../System/SCI.c":192:2 -1
     (nil))
(insn 31 29 41 4 (set (reg/f:SI 115 [ _8 ])
        (mem/f/c:SI (reg/f:SI 124) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(code_label 41 31 32 5 152 (nil) [1 uses])
(note 32 41 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 42 32 33 5 NOTE_INSN_DELETED)
(debug_insn 33 42 34 5 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../System/SCI.c":192:58 -1
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/SCI.c":192:7 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI D#30 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI USARTx (debug_expr:SI D#30)) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 40 39 43 5 (set (reg:SI 116 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _8 ])
                (const_int 28 [0x1c])) [18 _8->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 40 44 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 116 [ _9 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 116 [ _9 ])
        (nil)))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 41)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":192:9 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI USARTx (debug_expr:SI D#30)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:QI Value (subreg:QI (reg:SI 114 [ data.10_2 ]) 0)) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 50 49 51 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 51 50 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 53 51 54 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _8 ])
                (const_int 40 [0x28])) [18 _8->TDR+0 S4 A32])
        (reg:SI 114 [ data.10_2 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ _8 ])
        (expr_list:REG_DEAD (reg:SI 114 [ data.10_2 ])
            (nil))))
(debug_insn 54 53 55 6 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(debug_insn 55 54 78 6 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":198:3 -1
     (nil))
(jump_insn 78 55 79 6 (set (pc)
        (label_ref 15)) "../System/SCI.c":199:1 284 {*arm_jump}
     (nil)
 -> 15)
(barrier 79 78 0)

;; Function SCI_demo_transmit_with_interrupts (SCI_demo_transmit_with_interrupts, funcdef_no=621, decl_uid=11113, cgraph_uid=625, symbol_order=630) (executed once)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 5 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;;
;; Loop 2
;;  header 12, latch 12
;;  depth 1, outer 0
;;  nodes: 12
;;
;; Loop 1
;;  header 3, latch 13
;;  depth 1, outer 0
;;  nodes: 3 13 6 10 9 8 7 5 4
;;
;; Loop 4
;;  header 9, latch 9
;;  depth 2, outer 1
;;  nodes: 9
;;
;; Loop 3
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 4 11 }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 7 13 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 9 10 }
;; 10 succs { 13 }
;; 11 succs { 12 }
;; 12 succs { 12 }
;; 13 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 145 uninteresting
Reg 146: def dominates all uses has unique first use
Reg 144: def dominates all uses has unique first use
Reg 149: def dominates all uses has unique first use
Reg 130 uninteresting
Reg 117 uninteresting
Reg 120 uninteresting
Reg 141 uninteresting
Reg 122 uninteresting
Reg 144 not local to one basic block
Reg 146 not local to one basic block
Reg 149 not local to one basic block
;; 5 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;;
;; Loop 2
;;  header 12, latch 12
;;  depth 1, outer 0
;;  nodes: 12
;;
;; Loop 1
;;  header 3, latch 13
;;  depth 1, outer 0
;;  nodes: 3 13 6 10 9 8 7 5 4
;;
;; Loop 4
;;  header 9, latch 9
;;  depth 2, outer 1
;;  nodes: 9
;;
;; Loop 3
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 4 11 }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 7 13 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 9 10 }
;; 10 succs { 13 }
;; 11 succs { 12 }
;; 12 succs { 12 }
;; 13 succs { 3 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 144: (insn_list:REG_DEP_TRUE 244 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 10 (nil))
init_insns for 146: (insn_list:REG_DEP_TRUE 243 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 51 (nil))
Reg 144 has equivalence, initial gains 4
Reg 145 has equivalence, initial gains 4

Pass 1 for finding pseudo/allocno costs

    r149: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a34 (r149,l3) best GENERAL_REGS, allocno ALL_REGS
    a23 (r149,l4) best ALL_REGS, allocno ALL_REGS
    a12 (r149,l1) best GENERAL_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a33 (r146,l3) best GENERAL_REGS, allocno GENERAL_REGS
    a22 (r146,l4) best GENERAL_REGS, allocno GENERAL_REGS
    a11 (r146,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a32 (r145,l3) best NO_REGS, allocno NO_REGS
    a21 (r145,l4) best NO_REGS, allocno NO_REGS
    a10 (r145,l1) best NO_REGS, allocno NO_REGS
    a7 (r145,l0) best NO_REGS, allocno NO_REGS
    r144: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a31 (r144,l3) best NO_REGS, allocno NO_REGS
    a20 (r144,l4) best NO_REGS, allocno NO_REGS
    a9 (r144,l1) best NO_REGS, allocno NO_REGS
    a5 (r144,l0) best NO_REGS, allocno NO_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a29 (r124,l3) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a28 (r116,l3) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a19 (r115,l4) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:210,210 VFP_LO_REGS:210,210 ALL_REGS:210,210 MEM:140,140
  a1(r130,l0) costs: GENERAL_REGS:0,0 MEM:20,20
  a2(r129,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:150,150 VFP_LO_REGS:150,150 ALL_REGS:150,150 MEM:100,100
  a3(r124,l0) costs: LO_REGS:0,0 HI_REGS:0,194 CALLER_SAVE_REGS:0,194 EVEN_REG:0,194 GENERAL_REGS:0,194 VFP_D0_D7_REGS:15,3750 VFP_LO_REGS:15,3750 ALL_REGS:15,3750 MEM:10,2500
  a4(r149,l0) costs: LO_REGS:0,1834 HI_REGS:2,3670 CALLER_SAVE_REGS:2,3670 EVEN_REG:2,3670 GENERAL_REGS:2,1836 VFP_D0_D7_REGS:15,27525 VFP_LO_REGS:15,27525 ALL_REGS:15,13770 MEM:10,18350
  a5(r144,l0) costs: GENERAL_REGS:2,56 VFP_D0_D7_REGS:17,827 VFP_LO_REGS:17,827 ALL_REGS:17,422 MEM:12,552
  a6(r146,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,1245 VFP_LO_REGS:15,1245 ALL_REGS:15,1245 MEM:10,830
  a7(r145,l0) costs: GENERAL_REGS:2,2 VFP_D0_D7_REGS:32,1487 VFP_LO_REGS:32,1487 ALL_REGS:32,1487 MEM:22,992
  a8(r124,l1) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:3735,3735 VFP_LO_REGS:3735,3735 ALL_REGS:3735,3735 MEM:2490,2490
  a9(r144,l1) costs: GENERAL_REGS:54,54 VFP_D0_D7_REGS:810,810 VFP_LO_REGS:810,810 ALL_REGS:405,405 MEM:540,540
  a10(r145,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,1455 VFP_LO_REGS:1455,1455 ALL_REGS:1455,1455 MEM:970,970
  a11(r146,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a12(r149,l1) costs: LO_REGS:54,1834 HI_REGS:108,3668 CALLER_SAVE_REGS:108,3668 EVEN_REG:108,3668 GENERAL_REGS:54,1834 VFP_D0_D7_REGS:810,27510 VFP_LO_REGS:810,27510 ALL_REGS:405,13755 MEM:540,18340
  a13(r115,l1) costs: LO_REGS:0,0 HI_REGS:164,164 CALLER_SAVE_REGS:164,164 EVEN_REG:164,164 GENERAL_REGS:164,164 VFP_D0_D7_REGS:2460,17460 VFP_LO_REGS:2460,17460 ALL_REGS:2460,17460 MEM:1640,11640
  a14(r120,l1) costs: LO_REGS:0,0 HI_REGS:54,54 CALLER_SAVE_REGS:54,54 EVEN_REG:54,54 GENERAL_REGS:54,54 VFP_D0_D7_REGS:810,810 VFP_LO_REGS:810,810 ALL_REGS:810,810 MEM:540,540
  a15(r117,l1) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a16(r116,l1) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:2910,29610 VFP_LO_REGS:2910,29610 ALL_REGS:2910,29610 MEM:1940,19740
  a17(r114,l1) costs: LO_REGS:0,1780 HI_REGS:0,5340 CALLER_SAVE_REGS:0,5340 EVEN_REG:0,5340 GENERAL_REGS:0,3560 VFP_D0_D7_REGS:1455,54855 VFP_LO_REGS:1455,54855 ALL_REGS:1455,41505 MEM:970,36570
  a18(r126,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,28155 VFP_LO_REGS:1455,28155 ALL_REGS:1455,28155 MEM:970,18770
  a19(r115,l4) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a20(r144,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a21(r145,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a22(r146,l4) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a23(r149,l4) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a24(r142,l4) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a25(r122,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a26(r141,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a27(r114,l3) costs: LO_REGS:1780,1780 HI_REGS:5340,5340 CALLER_SAVE_REGS:5340,5340 EVEN_REG:5340,5340 GENERAL_REGS:3560,3560 VFP_D0_D7_REGS:53400,53400 VFP_LO_REGS:53400,53400 ALL_REGS:40050,40050 MEM:35600,35600
  a28(r116,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a29(r124,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a30(r126,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a31(r144,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a32(r145,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a33(r146,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a34(r149,l3) costs: LO_REGS:1780,1780 HI_REGS:3560,3560 CALLER_SAVE_REGS:3560,3560 EVEN_REG:3560,3560 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:13350,13350 MEM:17800,17800

   Insn 170(l0): point = 0
   Insn 169(l0): point = 2
   Insn 29(l0): point = 5
   Insn 28(l0): point = 7
   Insn 27(l0): point = 9
   Insn 26(l0): point = 11
   Insn 23(l0): point = 13
   Insn 21(l0): point = 15
   Insn 19(l0): point = 17
   Insn 17(l0): point = 19
   Insn 16(l0): point = 21
   Insn 15(l0): point = 23
   Insn 14(l0): point = 25
   Insn 13(l0): point = 27
   Insn 12(l0): point = 29
   Insn 3(l0): point = 31
   Insn 51(l0): point = 33
   Insn 244(l0): point = 35
   Insn 243(l0): point = 37
   Insn 245(l0): point = 39
   Insn 10(l0): point = 41
   Insn 11(l0): point = 43
   Insn 266(l2): point = 46
   Insn 194(l2): point = 48
   Insn 255(l2): point = 50
   Insn 101(l1): point = 53
   Insn 100(l1): point = 55
   Insn 95(l1): point = 57
   Insn 92(l1): point = 59
   Insn 258(l1): point = 61
   Insn 90(l1): point = 63
   Insn 84(l1): point = 66
   Insn 83(l1): point = 68
   Insn 81(l1): point = 70
   Insn 77(l1): point = 72
   Insn 5(l1): point = 75
   Insn 4(l1): point = 77
   Insn 240(l1): point = 79
   Insn 40(l1): point = 82
   Insn 268(l1): point = 85
   Insn 215(l1): point = 87
   Insn 259(l1): point = 89
   Insn 69(l1): point = 92
   Insn 264(l1): point = 95
   Insn 151(l1): point = 97
   Insn 145(l4): point = 100
   Insn 137(l4): point = 102
   Insn 128(l4): point = 105
   Insn 123(l4): point = 107
   Insn 65(l3): point = 110
   Insn 57(l3): point = 112
   Insn 62(l3): point = 114
   Insn 52(l3): point = 116
   Insn 256(l3): point = 118
   Insn 50(l3): point = 120
 a0(r128): [14..39]
 a1(r130): [14..15]
 a2(r129): [22..43]
 a3(r124): [5..31]
 a4(r149): [5..33]
 a5(r144): [5..35]
 a6(r146): [5..37]
 a7(r145): [5..41]
 a8(r124): [75..97]
 a9(r144): [53..99]
 a10(r145): [53..99]
 a11(r146): [53..99]
 a12(r149): [53..99]
 a13(r115): [66..72] [53..57]
 a14(r120): [54..55]
 a15(r117): [69..70]
 a16(r116): [93..94] [75..75]
 a17(r114): [75..77]
 a18(r126): [75..79]
 a19(r115): [100..109]
 a20(r144): [100..109]
 a21(r145): [100..109]
 a22(r146): [100..109]
 a23(r149): [100..109]
 a24(r142): [101..103]
 a25(r122): [103..105]
 a26(r141): [106..107]
 a27(r114): [121..122] [110..114]
 a28(r116): [110..122]
 a29(r124): [110..122]
 a30(r126): [110..122]
 a31(r144): [110..122]
 a32(r145): [110..122]
 a33(r146): [110..122]
 a34(r149): [110..122]
      Moving ranges of a34r149 to a12r149:  [110..122]
      Moving ranges of a23r149 to a12r149:  [100..109]
      Moving ranges of a12r149 to a4r149:  [53..122]
      Moving ranges of a33r146 to a11r146:  [110..122]
      Moving ranges of a22r146 to a11r146:  [100..109]
      Moving ranges of a11r146 to a6r146:  [53..122]
      Moving ranges of a32r145 to a10r145:  [110..122]
      Moving ranges of a21r145 to a10r145:  [100..109]
      Moving ranges of a10r145 to a7r145:  [53..122]
      Moving ranges of a31r144 to a9r144:  [110..122]
      Moving ranges of a20r144 to a9r144:  [100..109]
      Moving ranges of a9r144 to a5r144:  [53..122]
 Rebuilding regno allocno list for 142
 Rebuilding regno allocno list for 141
      Moving ranges of a30r126 to a18r126:  [110..122]
 Rebuilding regno allocno list for 126
      Moving ranges of a29r124 to a8r124:  [110..122]
      Moving ranges of a8r124 to a3r124:  [110..122] [75..97]
 Rebuilding regno allocno list for 122
 Rebuilding regno allocno list for 120
 Rebuilding regno allocno list for 117
      Moving ranges of a28r116 to a16r116:  [110..122]
 Rebuilding regno allocno list for 116
      Moving ranges of a19r115 to a13r115:  [100..109]
 Rebuilding regno allocno list for 115
      Moving ranges of a27r114 to a17r114:  [121..122] [110..114]
 Rebuilding regno allocno list for 114
Compressing live ranges: from 123 to 21 - 17%
Ranges after the compression:
 a0(r128): [0..3]
 a1(r130): [0..1]
 a2(r129): [2..3]
 a3(r124): [17..20] [8..11] [0..3]
 a4(r149): [0..20]
 a5(r144): [0..20]
 a6(r146): [0..20]
 a7(r145): [0..20]
 a13(r115): [12..16] [4..7]
 a14(r120): [4..5]
 a15(r117): [6..7]
 a16(r116): [17..20] [10..11] [8..8]
 a17(r114): [17..20] [8..9]
 a18(r126): [17..20] [8..9]
 a24(r142): [12..13]
 a25(r122): [13..14]
 a26(r141): [15..16]
+++Allocating 136 bytes for conflict table (uncompressed size 280)
;; a0(r128,l0) conflicts: a1(r130,l0) a3(r124,l0) a4(r149,l0) a6(r146,l0) a2(r129,l0)
;;     total conflict hard regs: 0-3
;;     conflict hard regs: 0-3

;; a1(r130,l0) conflicts: a0(r128,l0) a3(r124,l0) a4(r149,l0) a6(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r129,l0) conflicts: a0(r128,l0) a3(r124,l0) a4(r149,l0) a6(r146,l0)
;;     total conflict hard regs: 0-3
;;     conflict hard regs: 0-3

;; a3(r124,l0) conflicts: a1(r130,l0) a0(r128,l0) a4(r149,l0) a6(r146,l0) a2(r129,l0) a16(r116,l0) a17(r114,l0) a18(r126,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a4(r149,l0) conflicts: a1(r130,l0) a0(r128,l0) a3(r124,l0) a6(r146,l0) a2(r129,l0) a14(r120,l0) a13(r115,l0) a15(r117,l0) a16(r116,l0) a17(r114,l0) a18(r126,l0) a24(r142,l0) a25(r122,l0) a26(r141,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a5(r144,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r146,l0) conflicts: a1(r130,l0) a0(r128,l0) a3(r124,l0) a4(r149,l0) a2(r129,l0) a14(r120,l0) a13(r115,l0) a15(r117,l0) a16(r116,l0) a17(r114,l0) a18(r126,l0) a24(r142,l0) a25(r122,l0) a26(r141,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a7(r145,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r115,l0) conflicts: a4(r149,l0) a6(r146,l0) a14(r120,l0) a15(r117,l0) a24(r142,l0) a25(r122,l0) a26(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r120,l0) conflicts: a4(r149,l0) a6(r146,l0) a13(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r117,l0) conflicts: a4(r149,l0) a6(r146,l0) a13(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r116,l0) conflicts: a3(r124,l0) a4(r149,l0) a6(r146,l0) a17(r114,l0) a18(r126,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a17(r114,l0) conflicts: a3(r124,l0) a4(r149,l0) a6(r146,l0) a16(r116,l0) a18(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r126,l0) conflicts: a3(r124,l0) a4(r149,l0) a6(r146,l0) a16(r116,l0) a17(r114,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a24(r142,l0) conflicts: a4(r149,l0) a6(r146,l0) a13(r115,l0) a25(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r122,l0) conflicts: a4(r149,l0) a6(r146,l0) a13(r115,l0) a24(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r141,l0) conflicts: a4(r149,l0) a6(r146,l0) a13(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a25(r122)<->a26(r141)@62:shuffle
  pref1:a4(r149)<-hr0@917
  pref3:a17(r114)<-hr1@1780
  pref5:a1(r130)<-hr1@1
  regions=5, blocks=14, points=21
    allocnos=35 (big 0), copies=1, conflicts=0, ranges=24

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 12 11 13 10 9 8 7 6 5 4 3 2
    all: 0r128 1r130 2r129 3r124 4r149 5r144 6r146 7r145 13r115 14r120 15r117 16r116 17r114 18r126 24r142 25r122 26r141
    modified regnos: 114 115 116 117 120 122 124 126 128 129 130 141 142 144 145 146 149
    border:
    Pressure: GENERAL_REGS=9
 Removing pref1:hr0@917
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@163304
          2:( 2-11)@77020
            3:( 4-11)@39932
      Spill a5(r144,l0)
      Spill a7(r145,l0)
      Allocno a0r128 of GENERAL_REGS(14) has 10 avail. regs  4-12 14, ^node:  0-12 14 (confl regs =  0-3 13 15-106)
      Allocno a1r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r129 of GENERAL_REGS(14) has 10 avail. regs  4-12 14, ^node:  0-12 14 (confl regs =  0-3 13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a4r149 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-15 48-106)
      Allocno a6r146 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a13r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r116 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a17r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r126 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a24r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a25r122-a26r141 (freq=62):
        Result (freq=2500): a25r122(1500) a26r141(1000)
      Pushing a1(r130,l0)(cost 0)
        Making a3(r124,l0) colorable
      Pushing a2(r129,l0)(cost 0)
      Pushing a0(r128,l0)(cost 0)
      Pushing a14(r120,l0)(cost 0)
      Pushing a15(r117,l0)(cost 0)
      Pushing a3(r124,l0)(cost 2500)
      Pushing a24(r142,l0)(cost 0)
        Making a4(r149,l0) colorable
        Making a6(r146,l0) colorable
      Pushing a6(r146,l0)(cost 830)
      Pushing a4(r149,l0)(cost 16516)
      Pushing a13(r115,l0)(cost 0)
      Pushing a18(r126,l0)(cost 0)
      Pushing a16(r116,l0)(cost 0)
      Pushing a26(r141,l0)(cost 0)
      Pushing a25(r122,l0)(cost 0)
      Pushing a17(r114,l0)(cost 0)
      Popping a17(r114,l0)  -- assign reg 1
      Popping a25(r122,l0)  -- assign reg 3
      Popping a26(r141,l0)  -- assign reg 3
      Popping a16(r116,l0)  -- assign reg 4
      Popping a18(r126,l0)  -- assign reg 5
      Popping a13(r115,l0)  -- assign reg 2
      Popping a4(r149,l0)  -- assign reg 6
      Popping a6(r146,l0)  -- assign reg 7
      Popping a24(r142,l0)  -- assign reg 1
      Popping a3(r124,l0)  -- assign reg 8
      Popping a15(r117,l0)  -- assign reg 3
      Popping a14(r120,l0)  -- assign reg 3
      Popping a0(r128,l0)  -- assign reg 4
      Popping a2(r129,l0)  -- assign reg 5
      Popping a1(r130,l0)  -- assign reg 1
Disposition:
   17:r114 l0     1   13:r115 l0     2   16:r116 l0     4   15:r117 l0     3
   14:r120 l0     3   25:r122 l0     3    3:r124 l0     8   18:r126 l0     5
    0:r128 l0     4    2:r129 l0     5    1:r130 l0     1   26:r141 l0     3
   24:r142 l0     1    5:r144 l0   mem    7:r145 l0   mem    6:r146 l0     7
    4:r149 l0     6
New iteration of spill/restore move
+++Costs: overall 1790, reg 246, mem 1544, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_demo_transmit_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={16d,9u} r1={13d,7u} r2={10d,3u} r3={9d,2u} r7={1d,13u} r12={12d} r13={1d,19u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={11d,1u} r101={6d} r102={1d,27u,5e} r103={1d,12u} r104={6d} r105={6d} r106={6d} r114={2d,2u} r115={2d,6u} r116={2d,6u} r117={1d,1u} r120={1d,1u} r122={1d,3u} r124={2d,2u} r126={2d,1u} r128={5d,13u} r129={3d,12u} r130={1d,1u} r141={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,2u} r146={1d,2u} r149={1d,2u} 
;;    total ref usage 721{564d,152u,5e} in 188{182 regular + 6 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 24 2 NOTE_INSN_FUNCTION_BEG)
(note 24 2 8 2 NOTE_INSN_DELETED)
(debug_insn 8 24 11 2 (debug_marker) "../System/SCI.c":698:2 -1
     (nil))
(insn 11 8 10 2 (set (reg/f:SI 129)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))
(insn 10 11 245 2 (set (reg/f:SI 145 [ ivtmp.138 ])
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -100 [0xffffffffffffff9c]))) "../System/SCI.c":698:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -100 [0xffffffffffffff9c]))
        (nil)))
(insn 245 10 243 2 (set (reg/f:SI 128 [ ivtmp.138 ])
        (reg/f:SI 145 [ ivtmp.138 ])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -100 [0xffffffffffffff9c]))
        (nil)))
(insn 243 245 244 2 (set (reg/f:SI 146)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 244 243 51 2 (set (reg/f:SI 144)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -101 [0xffffffffffffff9b]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -101 [0xffffffffffffff9b]))
        (nil)))
(insn 51 244 3 2 (set (reg/f:SI 149)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn 3 51 12 2 (set (reg:SI 124 [ prephitmp_35 ])
        (const_int 84 [0x54])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 84 [0x54])
        (nil)))
(insn 12 3 13 2 (parallel [
            (set (reg/f:SI 129)
                (plus:SI (reg/f:SI 129)
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 129) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (set (reg:SI 2 r2)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 8 [0x8])) [0  S4 A32]))
            (set (reg:SI 3 r3)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 12 [0xc])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 425 {*ldm4_ia_update}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg/f:SI 128 [ ivtmp.138 ])
                (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                    (const_int 16 [0x10])))
            (set (mem/c:SI (reg/f:SI 128 [ ivtmp.138 ]) [0 message+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 4 [0x4])) [0 message+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 8 [0x8])) [0 message+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 12 [0xc])) [0 message+12 S4 A32])
                (reg:SI 3 r3))
        ]) "../System/SCI.c":698:7 428 {*stm4_ia_update}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))
(insn 14 13 15 2 (parallel [
            (set (reg/f:SI 129)
                (plus:SI (reg/f:SI 129)
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 129) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (set (reg:SI 2 r2)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 8 [0x8])) [0  S4 A32]))
            (set (reg:SI 3 r3)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 12 [0xc])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 425 {*ldm4_ia_update}
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg/f:SI 128 [ ivtmp.138 ])
                (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                    (const_int 16 [0x10])))
            (set (mem/c:SI (reg/f:SI 128 [ ivtmp.138 ]) [0 message+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 4 [0x4])) [0 message+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 8 [0x8])) [0 message+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/c:SI (plus:SI (reg/f:SI 128 [ ivtmp.138 ])
                        (const_int 12 [0xc])) [0 message+28 S4 A32])
                (reg:SI 3 r3))
        ]) "../System/SCI.c":698:7 428 {*stm4_ia_update}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))
(insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (mem/u/c:SI (reg/f:SI 129) [0  S4 A32]))
            (set (reg:SI 1 r1)
                (mem/u/c:SI (plus:SI (reg/f:SI 129)
                        (const_int 4 [0x4])) [0  S4 A32]))
        ]) "../System/SCI.c":698:7 461 {*ldm2_}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 17 16 19 2 (set (mem/c:SI (post_inc:SI (reg/f:SI 128 [ ivtmp.138 ])) [0 message+32 S4 A32])
        (reg:SI 0 r0)) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_INC (reg/f:SI 128 [ ivtmp.138 ])
            (nil))))
(insn 19 17 21 2 (set (mem/c:HI (post_inc:SI (reg/f:SI 128 [ ivtmp.138 ])) [0 message+36 S2 A32])
        (reg:HI 1 r1)) "../System/SCI.c":698:7 724 {*thumb2_movhi_vfp}
     (expr_list:REG_INC (reg/f:SI 128 [ ivtmp.138 ])
        (nil)))
(insn 21 19 23 2 (set (reg:SI 130)
        (lshiftrt:SI (reg:SI 1 r1)
            (const_int 16 [0x10]))) "../System/SCI.c":698:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))
(insn 23 21 26 2 (set (mem/c:QI (reg/f:SI 128 [ ivtmp.138 ]) [0 message+38 S1 A16])
        (subreg:QI (reg:SI 130) 0)) "../System/SCI.c":698:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/f:SI 128 [ ivtmp.138 ])
            (nil))))
(insn 26 23 27 2 (set (reg:SI 2 r2)
        (const_int 61 [0x3d])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/SCI.c":698:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -61 [0xffffffffffffffc3]))) "../System/SCI.c":698:7 7 {*arm_addsi3}
     (nil))
(call_insn 29 28 229 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005a6f800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":698:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005a6f800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(code_label 229 29 31 3 168 (nil) [1 uses])
(note 31 229 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 39 31 32 3 NOTE_INSN_DELETED)
(debug_insn 32 39 33 3 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 34 33 35 3 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 35 34 36 3 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 36 35 37 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 37 36 38 3 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 38 37 40 3 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(jump_insn 40 38 41 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 124 [ prephitmp_35 ])
                        (const_int 0 [0]))
                    (label_ref 154)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 32182996 (nil)))
 -> 154)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 43 42 240 4 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(insn 240 43 4 4 (set (reg:SI 126 [ ivtmp.138 ])
        (reg/f:SI 145 [ ivtmp.138 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -100 [0xffffffffffffff9c]))
        (nil)))
(insn 4 240 5 4 (set (reg:SI 114 [ _6 ])
        (reg:SI 124 [ prephitmp_35 ])) "../System/SCI.c":514:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 63 4 (set (reg/v:SI 116 [ i ])
        (const_int 0 [0])) "../System/SCI.c":508:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 63 5 45 5 163 (nil) [1 uses])
(note 45 63 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 64 45 46 5 NOTE_INSN_DELETED)
(debug_insn 46 64 47 5 (var_location:SI i (reg/v:SI 116 [ i ])) -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI str (plus:SI (plus:SI (reg/f:SI 102 sfp)
            (reg/v:SI 116 [ i ]))
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 48 47 50 5 (debug_marker) "../System/SCI.c":516:3 -1
     (nil))
(insn 50 48 256 5 (set (reg:SI 1 r1)
        (reg:SI 114 [ _6 ])) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _6 ])
        (nil)))
(insn 256 50 52 5 (set (reg:SI 0 r0)
        (reg/f:SI 149)) "../System/SCI.c":516:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 52 256 53 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":516:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 53 52 54 5 (debug_marker) "../System/SCI.c":517:3 -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI D#33 (plus:SI (plus:SI (reg/f:SI 102 sfp)
            (reg/v:SI 116 [ i ]))
        (const_int -99 [0xffffffffffffff9d]))) -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI str (debug_expr:SI D#33)) "../System/SCI.c":517:6 -1
     (nil))
(debug_insn 56 55 62 5 (debug_marker) "../System/SCI.c":518:3 -1
     (nil))
(insn 62 56 57 5 (set (reg:SI 114 [ _6 ])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 126 [ ivtmp.138 ])) [0 MEM[base: _65, offset: 0B]+0 S1 A8]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 126 [ ivtmp.138 ])
        (nil)))
(insn 57 62 58 5 (set (reg/v:SI 116 [ i ])
        (plus:SI (reg/v:SI 116 [ i ])
            (const_int 1 [0x1]))) "../System/SCI.c":518:4 7 {*arm_addsi3}
     (nil))
(debug_insn 58 57 59 5 (var_location:SI i (reg/v:SI 116 [ i ])) -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI str (debug_expr:SI D#33)) -1
     (nil))
(debug_insn 60 59 65 5 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(jump_insn 65 60 66 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 114 [ _6 ])
                        (const_int 0 [0]))
                    (label_ref:SI 63)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":514:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 63)
(note 66 65 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 68 66 67 6 NOTE_INSN_DELETED)
(debug_insn 67 68 69 6 (debug_marker) "../System/SCI.c":523:2 -1
     (nil))
(jump_insn 69 67 70 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 116 [ i ])
                        (const_int 0 [0]))
                    (label_ref:SI 199)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":523:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 116 [ i ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 461158348 (nil))))
 -> 199)
(note 70 69 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 82 70 71 7 NOTE_INSN_DELETED)
(debug_insn 71 82 72 7 (var_location:SI D#1 (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 75 74 77 7 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 77 75 78 7 (set (reg/f:SI 115 [ prephitmp_7 ])
        (mem/f/c:SI (reg/f:SI 146) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 78 77 79 7 (var_location:SI USARTx (reg/f:SI 115 [ prephitmp_7 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 80 79 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 81 80 83 7 (set (reg:SI 117 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ prephitmp_7 ])
                (const_int 28 [0x1c])) [18 _12->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 81 84 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _13 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _13 ])
        (nil)))
(jump_insn 84 83 85 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 143)
(note 85 84 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 87 86 90 8 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 90 87 258 8 (set (reg:SI 1 r1)
        (reg/f:SI 144)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -101 [0xffffffffffffff9b]))
        (nil)))
(insn 258 90 92 8 (set (reg:SI 0 r0)
        (reg/f:SI 149)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 92 258 93 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 93 92 95 8 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 95 93 96 8 (set (reg/f:SI 115 [ prephitmp_7 ])
        (mem/f/c:SI (reg/f:SI 146) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 96 95 97 8 (var_location:SI USARTx (reg/f:SI 115 [ prephitmp_7 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 97 96 98 8 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -101 [0xffffffffffffff9b])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 98 97 99 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 100 99 101 8 (set (reg:SI 120 [ _17 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -101 [0xffffffffffffff9b])) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 101 100 104 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ prephitmp_7 ])
                (const_int 40 [0x28])) [18 _15->TDR+0 S4 A32])
        (reg:SI 120 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _17 ])
        (nil)))
(debug_insn 104 101 105 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 105 104 106 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 106 105 107 8 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 108 107 109 8 (var_location:SI D#32 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 109 108 110 8 (var_location:SI USARTx (debug_expr:SI D#32)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 110 109 143 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 143 110 112 9 166 (nil) [2 uses])
(note 112 143 144 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 144 112 113 9 NOTE_INSN_DELETED)
(debug_insn 113 144 114 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 116 115 117 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 117 116 118 9 (var_location:SI D#31 (debug_expr:SI D#32)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 118 117 119 9 (var_location:SI addr (debug_expr:SI D#31)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 119 118 120 9 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 120 119 121 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 121 120 123 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 123 121 124 9 (set (reg:SI 141 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 115 [ prephitmp_7 ]) [18 *pretmp_4+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 124 123 125 9 (var_location:SI result (reg:SI 141 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 125 124 126 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 126 125 127 9 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 127 126 128 9 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 128 127 129 9 (set (reg/v:SI 122 [ val ])
        (ior:SI (reg:SI 141 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ result ])
        (nil)))
(debug_insn 129 128 130 9 (var_location:SI val (reg/v:SI 122 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 130 129 131 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 131 130 132 9 (var_location:SI value (reg/v:SI 122 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 132 131 133 9 (var_location:SI addr (debug_expr:SI D#31)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 133 132 134 9 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 134 133 135 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 135 134 137 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 137 135 138 9 (parallel [
            (set (reg:SI 142 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 122 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 115 [ prephitmp_7 ]) [18 *pretmp_4+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 122 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 122 [ val ])
        (nil)))
(debug_insn 138 137 139 9 (var_location:SI result (reg:SI 142 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 139 138 140 9 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 140 139 141 9 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 141 140 142 9 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 142 141 145 9 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 145 142 146 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 142 [ result ])
                        (const_int 0 [0]))
                    (label_ref:SI 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 142 [ result ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 143)
(note 146 145 147 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 10 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 148 147 149 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 149 148 150 10 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 150 149 151 10 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(insn 151 150 264 10 (set (reg:SI 124 [ prephitmp_35 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -100 [0xffffffffffffff9c])) [0 MEM[(char *)&message]+0 S1 A32]))) "../System/SCI.c":514:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 264 151 265 10 (set (pc)
        (label_ref 199)) "../System/SCI.c":562:1 284 {*arm_jump}
     (nil)
 -> 199)
(barrier 265 264 154)
(code_label 154 265 155 11 162 (nil) [1 uses])
(note 155 154 156 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 11 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 159 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 159 158 160 11 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 160 159 161 11 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 161 160 162 11 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 162 161 163 11 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 163 162 164 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 164 163 165 11 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 165 164 166 11 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 166 165 167 11 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 167 166 168 11 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 168 167 169 11 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 169 168 170 11 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 170 169 171 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 171 170 196 11 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(code_label 196 171 172 12 167 (nil) [1 uses])
(note 172 196 173 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 12 (debug_marker) "../System/SCI.c":701:2 -1
     (nil))
(debug_insn 174 173 175 12 (debug_marker) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 175 174 176 12 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 176 175 177 12 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 177 176 178 12 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 178 177 179 12 (var_location:SI str (plus:SI (reg/f:SI 102 sfp)
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(debug_insn 179 178 180 12 (debug_marker) "../System/SCI.c":514:7 -1
     (nil))
(debug_insn 180 179 181 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 181 180 182 12 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 182 181 183 12 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 183 182 184 12 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 184 183 185 12 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 185 184 186 12 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 186 185 187 12 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 187 186 188 12 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 188 187 189 12 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 189 188 190 12 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 190 189 191 12 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 191 190 192 12 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 192 191 255 12 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 255 192 194 12 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 194 255 195 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 195 194 266 12 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(jump_insn 266 195 267 12 (set (pc)
        (label_ref 196)) 284 {*arm_jump}
     (nil)
 -> 196)
(barrier 267 266 199)
(code_label 199 267 200 13 164 (nil) [2 uses])
(note 200 199 201 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 201 200 202 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 202 201 203 13 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 203 202 204 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 204 203 205 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 205 204 206 13 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 206 205 207 13 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 207 206 208 13 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 208 207 209 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 209 208 210 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 210 209 211 13 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 211 210 212 13 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 212 211 213 13 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 213 212 259 13 (debug_marker) "../System/SCI.c":709:3 -1
     (nil))
(insn 259 213 215 13 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/SCI.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 215 259 216 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":709:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b18e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 216 215 217 13 (debug_marker) "../System/SCI.c":701:7 -1
     (nil))
(debug_insn 217 216 218 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 218 217 219 13 (var_location:QI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 219 218 220 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 220 219 221 13 (var_location:SI result (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 221 220 222 13 (var_location:SI val (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 222 221 223 13 (var_location:SI str (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 223 222 224 13 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 224 223 225 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 225 224 226 13 (var_location:SI result (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 226 225 227 13 (var_location:SI val (clobber (const_int 0 [0]))) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 227 226 228 13 (var_location:SI str (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(debug_insn 228 227 268 13 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":705:3 -1
     (nil))
(jump_insn 268 228 269 13 (set (pc)
        (label_ref 229)) 284 {*arm_jump}
     (nil)
 -> 229)
(barrier 269 268 0)

;; Function SCI_demo_echo_with_interrupts (SCI_demo_echo_with_interrupts, funcdef_no=622, decl_uid=11115, cgraph_uid=626, symbol_order=631) (executed once)

Starting decreasing number of live ranges...
rescanning insn with uid = 25.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 24 (    2)
;; 5 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;;
;; Loop 1
;;  header 3, latch 11
;;  depth 1, outer 0
;;  nodes: 3 11 10 9 8 7 6 5 4
;;
;; Loop 4
;;  header 10, latch 10
;;  depth 2, outer 1
;;  nodes: 10
;;
;; Loop 3
;;  header 8, latch 8
;;  depth 2, outer 1
;;  nodes: 8
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 4 9 }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 8 9 }
;; 9 succs { 10 }
;; 10 succs { 10 11 }
;; 11 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 147: def dominates all uses has unique first use
Reg 150: def dominates all uses has unique first use
Reg 151: def dominates all uses has unique first use
Reg 146: def dominates all uses has unique first use
Reg 145: def dominates all uses has unique first use
Reg 153 uninteresting
Reg 114 uninteresting
Reg 118 uninteresting
Reg 121 uninteresting
Reg 142 uninteresting
Reg 123 uninteresting
Reg 145 not local to one basic block
Reg 146 not local to one basic block
Reg 147 not local to one basic block
Reg 150 not local to one basic block
Reg 151 not local to one basic block
;; 5 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;;
;; Loop 1
;;  header 3, latch 11
;;  depth 1, outer 0
;;  nodes: 3 11 10 9 8 7 6 5 4
;;
;; Loop 4
;;  header 10, latch 10
;;  depth 2, outer 1
;;  nodes: 10
;;
;; Loop 3
;;  header 8, latch 8
;;  depth 2, outer 1
;;  nodes: 8
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 2, outer 1
;;  nodes: 5
;; 2 succs { 3 }
;; 3 succs { 4 9 }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 8 9 }
;; 9 succs { 10 }
;; 10 succs { 10 11 }
;; 11 succs { 3 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 145: (insn_list:REG_DEP_TRUE 207 (nil))
init_insns for 146: (insn_list:REG_DEP_TRUE 204 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 206 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 49 (nil))
Reg 145 has equivalence, initial gains 4
Reg 146 has equivalence, initial gains 4

Pass 1 for finding pseudo/allocno costs

    r153: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a16 (r153,l1) best GENERAL_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a38 (r151,l2) best GENERAL_REGS, allocno ALL_REGS
    a28 (r151,l3) best ALL_REGS, allocno ALL_REGS
    a22 (r151,l4) best ALL_REGS, allocno ALL_REGS
    a9 (r151,l1) best GENERAL_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a37 (r150,l2) best ALL_REGS, allocno ALL_REGS
    a27 (r150,l3) best ALL_REGS, allocno ALL_REGS
    a21 (r150,l4) best ALL_REGS, allocno ALL_REGS
    a8 (r150,l1) best GENERAL_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a36 (r147,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a26 (r147,l3) best GENERAL_REGS, allocno GENERAL_REGS
    a20 (r147,l4) best GENERAL_REGS, allocno GENERAL_REGS
    a7 (r147,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a35 (r146,l2) best NO_REGS, allocno NO_REGS
    a25 (r146,l3) best NO_REGS, allocno NO_REGS
    a19 (r146,l4) best NO_REGS, allocno NO_REGS
    a6 (r146,l1) best NO_REGS, allocno NO_REGS
    a1 (r146,l0) best NO_REGS, allocno NO_REGS
    r145: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a34 (r145,l2) best NO_REGS, allocno NO_REGS
    a24 (r145,l3) best NO_REGS, allocno NO_REGS
    a18 (r145,l4) best NO_REGS, allocno NO_REGS
    a5 (r145,l1) best NO_REGS, allocno NO_REGS
    a0 (r145,l0) best NO_REGS, allocno NO_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a23 (r116,l3) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r145,l0) costs: GENERAL_REGS:2,4 VFP_D0_D7_REGS:17,62 VFP_LO_REGS:17,62 ALL_REGS:17,47 MEM:12,42
  a1(r146,l0) costs: GENERAL_REGS:2,8 VFP_D0_D7_REGS:17,497 VFP_LO_REGS:17,497 ALL_REGS:17,452 MEM:12,332
  a2(r151,l0) costs: LO_REGS:0,54 HI_REGS:2,110 CALLER_SAVE_REGS:2,110 EVEN_REG:2,110 GENERAL_REGS:2,56 VFP_D0_D7_REGS:15,825 VFP_LO_REGS:15,825 ALL_REGS:15,420 MEM:10,550
  a3(r150,l0) costs: LO_REGS:0,26 HI_REGS:2,54 CALLER_SAVE_REGS:2,54 EVEN_REG:2,54 GENERAL_REGS:2,28 VFP_D0_D7_REGS:15,405 VFP_LO_REGS:15,405 ALL_REGS:15,210 MEM:10,270
  a4(r147,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,45 VFP_LO_REGS:15,45 ALL_REGS:15,45 MEM:10,30
  a5(r145,l1) costs: GENERAL_REGS:2,2 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:30,30 MEM:30,30
  a6(r146,l1) costs: GENERAL_REGS:6,6 VFP_D0_D7_REGS:90,480 VFP_LO_REGS:90,480 ALL_REGS:45,435 MEM:60,320
  a7(r147,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a8(r150,l1) costs: LO_REGS:26,26 HI_REGS:52,52 CALLER_SAVE_REGS:52,52 EVEN_REG:52,52 GENERAL_REGS:26,26 VFP_D0_D7_REGS:390,390 VFP_LO_REGS:390,390 ALL_REGS:195,195 MEM:260,260
  a9(r151,l1) costs: LO_REGS:2,54 HI_REGS:4,108 CALLER_SAVE_REGS:4,108 EVEN_REG:4,108 GENERAL_REGS:2,54 VFP_D0_D7_REGS:30,810 VFP_LO_REGS:30,810 ALL_REGS:15,405 MEM:20,540
  a10(r125,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,29850 VFP_LO_REGS:150,29850 ALL_REGS:150,29850 MEM:100,19900
  a11(r116,l1) costs: LO_REGS:0,0 HI_REGS:4,4 CALLER_SAVE_REGS:4,4 EVEN_REG:4,4 GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,510 VFP_LO_REGS:60,510 ALL_REGS:60,510 MEM:40,340
  a12(r121,l1) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a13(r118,l1) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a14(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45,1215 VFP_LO_REGS:45,1215 ALL_REGS:45,1215 MEM:30,810
  a15(r114,l1) costs: GENERAL_REGS:26,26 VFP_D0_D7_REGS:390,780 VFP_LO_REGS:390,780 ALL_REGS:345,735 MEM:260,520
  a16(r153,l1) costs: LO_REGS:20,20 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:20,20 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:300,300 MEM:300,300
  a17(r125,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a18(r145,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a19(r146,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a20(r147,l4) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a21(r150,l4) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a22(r151,l4) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a23(r116,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a24(r145,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a25(r146,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a26(r147,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a27(r150,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a28(r151,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a29(r143,l3) costs: LO_REGS:0,0 HI_REGS:30,30 CALLER_SAVE_REGS:30,30 EVEN_REG:30,30 GENERAL_REGS:30,30 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a30(r123,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a31(r142,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a32(r114,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:390,390 VFP_LO_REGS:390,390 ALL_REGS:390,390 MEM:260,260
  a33(r117,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1170,1170 VFP_LO_REGS:1170,1170 ALL_REGS:1170,1170 MEM:780,780
  a34(r145,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a35(r146,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:390,390 VFP_LO_REGS:390,390 ALL_REGS:390,390 MEM:260,260
  a36(r147,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a37(r150,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a38(r151,l2) costs: LO_REGS:52,52 HI_REGS:104,104 CALLER_SAVE_REGS:104,104 EVEN_REG:104,104 GENERAL_REGS:52,52 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:390,390 MEM:520,520

   Insn 207(l0): point = 0
   Insn 204(l0): point = 2
   Insn 49(l0): point = 4
   Insn 19(l0): point = 6
   Insn 206(l0): point = 8
   Insn 4(l1): point = 11
   Insn 94(l1): point = 14
   Insn 93(l1): point = 16
   Insn 85(l1): point = 18
   Insn 82(l1): point = 20
   Insn 223(l1): point = 22
   Insn 80(l1): point = 24
   Insn 74(l1): point = 27
   Insn 73(l1): point = 29
   Insn 71(l1): point = 31
   Insn 67(l1): point = 33
   Insn 3(l1): point = 36
   Insn 33(l1): point = 38
   Insn 221(l1): point = 40
   Insn 31(l1): point = 42
   Insn 30(l1): point = 44
   Insn 25(l1): point = 47
   Insn 24(l1): point = 49
   Insn 230(l1): point = 51
   Insn 20(l1): point = 53
   Insn 220(l1): point = 55
   Insn 232(l1): point = 58
   Insn 183(l4): point = 61
   Insn 182(l4): point = 63
   Insn 138(l3): point = 66
   Insn 130(l3): point = 68
   Insn 121(l3): point = 71
   Insn 116(l3): point = 73
   Insn 57(l2): point = 76
   Insn 56(l2): point = 78
   Insn 50(l2): point = 80
   Insn 52(l2): point = 82
   Insn 219(l2): point = 84
   Insn 48(l2): point = 86
 a0(r145): [0..0]
 a1(r146): [0..2]
 a2(r151): [0..4]
 a3(r150): [0..6]
 a4(r147): [0..8]
 a5(r145): [11..60]
 a6(r146): [11..60]
 a7(r147): [11..60]
 a8(r150): [11..60]
 a9(r151): [11..60]
 a10(r125): [11..11]
 a11(r116): [27..33] [14..18]
 a12(r121): [15..16]
 a13(r118): [30..31]
 a14(r117): [36..36]
 a15(r114): [36..49]
 a16(r153): [50..51]
 a17(r125): [61..65]
 a18(r145): [61..65]
 a19(r146): [61..65]
 a20(r147): [61..65]
 a21(r150): [61..65]
 a22(r151): [61..65]
 a23(r116): [66..75]
 a24(r145): [66..75]
 a25(r146): [66..75]
 a26(r147): [66..75]
 a27(r150): [66..75]
 a28(r151): [66..75]
 a29(r143): [67..69]
 a30(r123): [69..71]
 a31(r142): [72..73]
 a32(r114): [76..88]
 a33(r117): [76..88]
 a34(r145): [76..88]
 a35(r146): [76..88]
 a36(r147): [76..88]
 a37(r150): [76..88]
 a38(r151): [76..88]
 Rebuilding regno allocno list for 153
      Moving ranges of a38r151 to a9r151:  [76..88]
      Moving ranges of a28r151 to a9r151:  [66..75]
      Moving ranges of a22r151 to a9r151:  [61..65]
      Moving ranges of a9r151 to a2r151:  [11..88]
      Moving ranges of a37r150 to a8r150:  [76..88]
      Moving ranges of a27r150 to a8r150:  [66..75]
      Moving ranges of a21r150 to a8r150:  [61..65]
      Moving ranges of a8r150 to a3r150:  [11..88]
      Moving ranges of a36r147 to a7r147:  [76..88]
      Moving ranges of a26r147 to a7r147:  [66..75]
      Moving ranges of a20r147 to a7r147:  [61..65]
      Moving ranges of a7r147 to a4r147:  [11..88]
      Moving ranges of a35r146 to a6r146:  [76..88]
      Moving ranges of a25r146 to a6r146:  [66..75]
      Moving ranges of a19r146 to a6r146:  [61..65]
      Moving ranges of a6r146 to a1r146:  [11..88]
      Moving ranges of a34r145 to a5r145:  [76..88]
      Moving ranges of a24r145 to a5r145:  [66..75]
      Moving ranges of a18r145 to a5r145:  [61..65]
      Moving ranges of a5r145 to a0r145:  [11..88]
 Rebuilding regno allocno list for 143
 Rebuilding regno allocno list for 142
      Moving ranges of a17r125 to a10r125:  [61..65]
 Rebuilding regno allocno list for 125
 Rebuilding regno allocno list for 123
 Rebuilding regno allocno list for 121
 Rebuilding regno allocno list for 118
      Moving ranges of a33r117 to a14r117:  [76..88]
 Rebuilding regno allocno list for 117
      Moving ranges of a23r116 to a11r116:  [66..75]
 Rebuilding regno allocno list for 116
      Moving ranges of a32r114 to a15r114:  [76..88]
 Rebuilding regno allocno list for 114
Compressing live ranges: from 89 to 20 - 22%
Ranges after the compression:
 a0(r145): [2..19] [0..0]
 a1(r146): [0..19]
 a2(r151): [0..19]
 a3(r150): [0..19]
 a4(r147): [0..19]
 a10(r125): [11..12] [2..2]
 a11(r116): [13..17] [3..6]
 a12(r121): [3..4]
 a13(r118): [5..6]
 a14(r117): [18..19] [7..7]
 a15(r114): [18..19] [7..8]
 a16(r153): [9..10]
 a29(r143): [13..14]
 a30(r123): [14..15]
 a31(r142): [16..17]
+++Allocating 120 bytes for conflict table (uncompressed size 312)
;; a0(r145,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r146,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r151,l0) conflicts: a3(r150,l0) a4(r147,l0) a10(r125,l0) a12(r121,l0) a11(r116,l0) a13(r118,l0) a14(r117,l0) a15(r114,l0) a16(r153,l0) a29(r143,l0) a30(r123,l0) a31(r142,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a3(r150,l0) conflicts: a2(r151,l0) a4(r147,l0) a10(r125,l0) a12(r121,l0) a11(r116,l0) a13(r118,l0) a14(r117,l0) a15(r114,l0) a16(r153,l0) a29(r143,l0) a30(r123,l0) a31(r142,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a4(r147,l0) conflicts: a2(r151,l0) a3(r150,l0) a10(r125,l0) a12(r121,l0) a11(r116,l0) a13(r118,l0) a14(r117,l0) a15(r114,l0) a16(r153,l0) a29(r143,l0) a30(r123,l0) a31(r142,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a10(r125,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r116,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a12(r121,l0) a13(r118,l0) a29(r143,l0) a30(r123,l0) a31(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r121,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a11(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r118,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a11(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r117,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a15(r114,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a15(r114,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a14(r117,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a16(r153,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r143,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a11(r116,l0) a30(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r123,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a11(r116,l0) a29(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r142,l0) conflicts: a2(r151,l0) a3(r150,l0) a4(r147,l0) a11(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a30(r123)<->a31(r142)@1:shuffle
  cp1:a15(r114)<->a16(r153)@10:move
  pref1:a2(r151)<-hr0@27
  pref2:a15(r114)<-hr2@3
  pref4:a3(r150)<-hr0@13
  pref5:a16(r153)<-hr0@20
  regions=5, blocks=12, points=20
    allocnos=39 (big 0), copies=2, conflicts=0, ranges=20

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r145 1r146 2r151 3r150 4r147 10r125 11r116 12r121 13r118 14r117 15r114 16r153 29r143 30r123 31r142
    modified regnos: 114 116 117 118 121 123 125 142 143 145 146 147 150 151 153
    border:
    Pressure: GENERAL_REGS=9
 Removing pref1:hr0@27
 Removing pref4:hr0@13
 Removing pref2:hr2@3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@43520
          2:( 2-11)@1620
            3:( 4-11)@2528
      Spill a0(r145,l0)
      Spill a1(r146,l0)
      Allocno a2r151 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-2 12-15 48-106)
      Allocno a3r150 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-2 12-15 48-106)
      Allocno a4r147 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-2 12-106)
      Allocno a10r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r117 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a15r114 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-106)
      Allocno a16r153 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a29r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 1:a15r114-a16r153 (freq=10):
        Result (freq=69): a15r114(49) a16r153(20)
      Forming thread by copy 0:a30r123-a31r142 (freq=1):
        Result (freq=75): a30r123(45) a31r142(30)
      Pushing a13(r118,l0)(cost 0)
      Pushing a12(r121,l0)(cost 0)
      Pushing a29(r143,l0)(cost 0)
      Pushing a11(r116,l0)(cost 0)
      Pushing a16(r153,l0)(cost 0)
        Making a2(r151,l0) colorable
        Making a3(r150,l0) colorable
        Making a4(r147,l0) colorable
      Pushing a4(r147,l0)(cost 30)
      Pushing a3(r150,l0)(cost 244)
      Pushing a2(r151,l0)(cost 496)
      Pushing a15(r114,l0)(cost 0)
      Pushing a31(r142,l0)(cost 0)
      Pushing a30(r123,l0)(cost 0)
      Pushing a14(r117,l0)(cost 0)
      Pushing a10(r125,l0)(cost 0)
      Popping a10(r125,l0)  -- assign reg 3
      Popping a14(r117,l0)  -- assign reg 4
      Popping a30(r123,l0)  -- assign reg 3
      Popping a31(r142,l0)  -- assign reg 3
      Popping a15(r114,l0)  -- assign reg 5
      Popping a2(r151,l0)  -- assign reg 6
      Popping a3(r150,l0)  -- assign reg 7
      Popping a4(r147,l0)  -- assign reg 8
      Popping a16(r153,l0)  -- assign reg 0
      Popping a11(r116,l0)  -- assign reg 2
      Popping a29(r143,l0)  -- assign reg 1
      Popping a12(r121,l0)  -- assign reg 3
      Popping a13(r118,l0)  -- assign reg 3
Disposition:
   15:r114 l0     5   11:r116 l0     2   14:r117 l0     4   13:r118 l0     3
   12:r121 l0     3   30:r123 l0     3   10:r125 l0     3   31:r142 l0     3
   29:r143 l0     1    0:r145 l0   mem    1:r146 l0   mem    4:r147 l0     8
    3:r150 l0     7    2:r151 l0     6   16:r153 l0     0
New iteration of spill/restore move
+++Costs: overall 202, reg -172, mem 374, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SCI_demo_echo_with_interrupts

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,5u} r1={8d,3u} r2={6d,1u} r3={5d} r7={1d,11u} r12={8d} r13={1d,15u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={9d,3u} r101={4d} r102={1d,16u,4e} r103={1d,10u} r104={4d} r105={4d} r106={4d} r114={1d,4u} r116={2d,6u} r117={2d,2u} r118={1d,1u} r121={1d,1u} r123={1d,3u} r125={2d,2u} r142={1d,2u} r143={1d,2u} r145={1d,2u} r146={1d,2u} r147={1d,2u} r150={1d,2u} r151={1d,2u} r153={1d,2u} 
;;    total ref usage 483{380d,99u,4e} in 137{133 regular + 4 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 2 8 2 (debug_marker) "../System/SCI.c":722:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SF a_0 (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":722:8 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/SCI.c":723:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/SCI.c":724:2 -1
     (nil))
(debug_insn 11 10 206 2 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) "../System/SCI.c":724:8 -1
     (nil))
(insn 206 11 19 2 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 19 206 49 2 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 49 19 204 2 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn 204 49 207 2 (set (reg/f:SI 146)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -512 [0xfffffffffffffe00]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -512 [0xfffffffffffffe00]))
        (nil)))
(insn 207 204 184 2 (set (reg/f:SI 145)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -513 [0xfffffffffffffdff]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -513 [0xfffffffffffffdff]))
        (nil)))
(code_label 184 207 12 3 187 (nil) [1 uses])
(note 12 184 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 12 13 3 NOTE_INSN_DELETED)
(debug_insn 13 21 14 3 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../System/SCI.c":728:2 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../System/SCI.c":729:2 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../System/SCI.c":733:2 -1
     (nil))
(debug_insn 17 16 220 3 (debug_marker) "../System/SCI.c":739:3 -1
     (nil))
(insn 220 17 20 3 (set (reg:SI 0 r0)
        (reg/f:SI 150)) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 20 220 230 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>) [0 BUF_get_data_size S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":739:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_data_size") [flags 0x41]  <function_decl 0000000006e9b900 BUF_get_data_size>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 230 20 22 3 (set (reg:SI 153)
        (reg:SI 0 r0)) "../System/SCI.c":739:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 22 230 23 3 (var_location:SI message_size (reg:SI 153)) "../System/SCI.c":739:18 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../System/SCI.c":742:3 -1
     (nil))
(insn 24 23 25 3 (set (reg/v:SI 114 [ message_size ])
        (reg:SI 153)) "../System/SCI.c":742:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(jump_insn 25 24 26 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 114 [ message_size ])
                        (const_int 0 [0]))
                    (label_ref:SI 154)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/SCI.c":742:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 154)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 30 4 (debug_marker) "../System/SCI.c":746:4 -1
     (nil))
(insn 30 27 31 4 (set (reg:SI 2 r2)
        (reg/v:SI 114 [ message_size ])) "../System/SCI.c":746:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 221 4 (set (reg:SI 1 r1)
        (reg/f:SI 146)) "../System/SCI.c":746:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -512 [0xfffffffffffffe00]))
        (nil)))
(insn 221 31 33 4 (set (reg:SI 0 r0)
        (reg/f:SI 150)) "../System/SCI.c":746:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 221 34 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_bytes") [flags 0x41]  <function_decl 0000000006e9b800 BUF_get_bytes>) [0 BUF_get_bytes S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":746:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_bytes") [flags 0x41]  <function_decl 0000000006e9b800 BUF_get_bytes>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 34 33 35 4 (debug_marker) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 35 34 36 4 (var_location:SI data (plus:SI (reg/f:SI 102 sfp)
        (const_int -512 [0xfffffffffffffe00]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI size (reg/v:SI 114 [ message_size ])) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker:BLK) "../System/SCI.c":564:6 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 39 38 191 4 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(debug_insn 191 39 3 4 (var_location:SI D#36 (const_int 0 [0])) -1
     (nil))
(insn 3 191 55 4 (set (reg/v:SI 117 [ i ])
        (const_int 0 [0])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 55 3 40 5 183 (nil) [1 uses])
(note 40 55 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 46 40 41 5 NOTE_INSN_DELETED)
(debug_insn 41 46 42 5 (var_location:SI i (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 42 41 48 5 (debug_marker) "../System/SCI.c":574:3 -1
     (nil))
(insn 48 42 219 5 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c:QI (reg/f:SI 146) [0 MEM[(uint8_t *)&message]+0 S1 A64]))) "../System/SCI.c":574:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 219 48 52 5 (set (reg:SI 0 r0)
        (reg/f:SI 151)) "../System/SCI.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 219 50 5 (set (reg/v:SI 117 [ i ])
        (plus:SI (reg/v:SI 117 [ i ])
            (const_int 1 [0x1]))) "../System/SCI.c":572:32 7 {*arm_addsi3}
     (nil))
(call_insn 50 52 51 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>) [0 BUF_store_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":574:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_store_byte") [flags 0x41]  <function_decl 0000000006e9b500 BUF_store_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 51 50 190 5 (debug_marker) "../System/SCI.c":572:31 -1
     (nil))
(debug_insn 190 51 53 5 (var_location:SI D#36 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 53 190 54 5 (var_location:SI i (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 54 53 56 5 (debug_marker) "../System/SCI.c":572:20 -1
     (nil))
(insn 56 54 57 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ message_size ])
            (reg/v:SI 117 [ i ]))) "../System/SCI.c":572:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/SCI.c":572:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032180 (nil)))
 -> 55)
(note 58 57 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 72 58 59 6 NOTE_INSN_DELETED)
(debug_insn 59 72 60 6 (debug_marker) "../System/SCI.c":579:2 -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI D#3 (plus:SI (reg/f:SI 102 sfp)
        (const_int -512 [0xfffffffffffffe00]))) -1
     (nil))
(debug_insn 61 60 62 6 (var_location:SI D#4 (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker:BLK) "../System/SCI.c":505:6 -1
     (nil))
(debug_insn 63 62 64 6 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI str (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 65 64 67 6 (debug_marker) "../System/SCI.c":529:3 -1
     (nil))
(insn 67 65 68 6 (set (reg/f:SI 116 [ prephitmp_11 ])
        (mem/f/c:SI (reg/f:SI 147) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":529:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 68 67 69 6 (var_location:SI USARTx (reg/f:SI 116 [ prephitmp_11 ])) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 69 68 70 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3019:26 -1
     (nil))
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:3 -1
     (nil))
(insn 71 70 73 6 (set (reg:SI 118 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 116 [ prephitmp_11 ])
                (const_int 28 [0x1c])) [18 _13->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 71 74 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 118 [ _14 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 118 [ _14 ])
        (nil)))
(jump_insn 74 73 75 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3021:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 77 76 80 7 (debug_marker) "../System/SCI.c":534:4 -1
     (nil))
(insn 80 77 223 7 (set (reg:SI 1 r1)
        (reg/f:SI 145)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -513 [0xfffffffffffffdff]))
        (nil)))
(insn 223 80 82 7 (set (reg:SI 0 r0)
        (reg/f:SI 151)) "../System/SCI.c":534:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 82 223 83 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>) [0 BUF_get_byte S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/SCI.c":534:4 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("BUF_get_byte") [flags 0x41]  <function_decl 0000000006e9b700 BUF_get_byte>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 83 82 85 7 (debug_marker) "../System/SCI.c":539:4 -1
     (nil))
(insn 85 83 86 7 (set (reg/f:SI 116 [ prephitmp_11 ])
        (mem/f/c:SI (reg/f:SI 147) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":539:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [2 SCI.enota+0 S4 A32])
        (nil)))
(debug_insn 86 85 87 7 (var_location:SI USARTx (reg/f:SI 116 [ prephitmp_11 ])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:QI Value (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
            (const_int -513 [0xfffffffffffffdff])) [0 c+0 S1 A8])) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4276:22 -1
     (nil))
(debug_insn 89 88 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:3 -1
     (nil))
(insn 93 89 94 7 (set (reg:SI 121 [ _18 ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 145) [0 c+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 94 93 97 7 (set (mem/v:SI (plus:SI (reg/f:SI 116 [ prephitmp_11 ])
                (const_int 40 [0x28])) [18 _16->TDR+0 S4 A32])
        (reg:SI 121 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":4278:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _18 ])
        (nil)))
(debug_insn 97 94 98 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":529:8 -1
     (nil))
(debug_insn 98 97 99 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 99 98 100 7 (var_location:QI Value (clobber (const_int 0 [0]))) "../System/SCI.c":539:4 -1
     (nil))
(debug_insn 100 99 101 7 (debug_marker) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 101 100 102 7 (var_location:SI D#35 (mem/f/c:SI (symbol_ref:SI ("SCI") [flags 0x82]  <var_decl 0000000006e433f0 SCI>) [2 SCI.enota+0 S4 A32])) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:SI USARTx (debug_expr:SI D#35)) "../System/SCI.c":558:3 -1
     (nil))
(debug_insn 103 102 136 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3502:22 -1
     (nil))
(code_label 136 103 105 8 185 (nil) [2 uses])
(note 105 136 137 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 137 105 106 8 NOTE_INSN_DELETED)
(debug_insn 106 137 107 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 108 107 109 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 109 108 110 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 110 109 111 8 (var_location:SI D#34 (debug_expr:SI D#35)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 111 110 112 8 (var_location:SI addr (debug_expr:SI D#34)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 112 111 113 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 113 112 114 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 114 113 116 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 116 114 117 8 (set (reg:SI 142 [ result ])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 116 [ prephitmp_11 ]) [18 *pretmp_1+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 117 116 118 8 (var_location:SI result (reg:SI 142 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 118 117 119 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 119 118 120 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 120 119 121 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(insn 121 120 122 8 (set (reg/v:SI 123 [ val ])
        (ior:SI (reg:SI 142 [ result ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ result ])
        (nil)))
(debug_insn 122 121 123 8 (var_location:SI val (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 123 122 124 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 124 123 125 8 (var_location:SI value (reg/v:SI 123 [ val ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 125 124 126 8 (var_location:SI addr (debug_expr:SI D#34)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 126 125 127 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 127 126 128 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 128 127 130 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 130 128 131 8 (parallel [
            (set (reg:SI 143 [ result ])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 116 [ prephitmp_11 ]) [18 *pretmp_1+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg/v:SI 123 [ val ])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (expr_list:REG_DEAD (reg/v:SI 123 [ val ])
        (nil)))
(debug_insn 131 130 132 8 (var_location:SI result (reg:SI 143 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 132 131 133 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 133 132 134 8 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 134 133 135 8 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(debug_insn 135 134 138 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 -1
     (nil))
(jump_insn 138 135 154 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 143 [ result ])
                        (const_int 0 [0]))
                    (label_ref:SI 136)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3504:3 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 143 [ result ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 136)
(code_label 154 138 155 9 182 (nil) [1 uses])
(note 155 154 156 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 9 (var_location:SI data (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 157 156 158 9 (var_location:SI size (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 158 157 159 9 (var_location:SI i (clobber (const_int 0 [0]))) "../System/SCI.c":751:4 -1
     (nil))
(debug_insn 159 158 160 9 (debug_marker) "../System/SCI.c":766:3 -1
     (nil))
(debug_insn 160 159 161 9 (var_location:SF a_n (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/SCI.c":766:7 -1
     (nil))
(debug_insn 161 160 162 9 (debug_marker) "../System/SCI.c":767:3 -1
     (nil))
(debug_insn 162 161 163 9 (debug_marker) "../System/SCI.c":767:7 -1
     (nil))
(debug_insn 163 162 164 9 (var_location:SI n (const_int 0 [0])) -1
     (nil))
(debug_insn 164 163 165 9 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 165 164 166 9 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 166 165 4 9 (debug_marker) "../System/SCI.c":767:21 -1
     (nil))
(insn 4 166 181 9 (set (reg:SI 125 [ ivtmp_24 ])
        (const_int 500 [0x1f4])) "../System/SCI.c":572:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 500 [0x1f4])
        (nil)))
(code_label 181 4 167 10 186 (nil) [1 uses])
(note 167 181 180 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 180 167 168 10 NOTE_INSN_DELETED)
(debug_insn 168 180 169 10 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 169 168 170 10 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 170 169 171 10 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 171 170 172 10 (debug_marker) "../System/SCI.c":769:4 -1
     (nil))
(debug_insn 172 171 173 10 (var_location:SF sum (clobber (const_int 0 [0]))) "../System/SCI.c":769:8 -1
     (nil))
(debug_insn 173 172 174 10 (debug_marker) "../System/SCI.c":770:4 -1
     (nil))
(debug_insn 174 173 175 10 (var_location:SF a_n (clobber (const_int 0 [0]))) "../System/SCI.c":770:8 -1
     (nil))
(debug_insn 175 174 176 10 (debug_marker) "../System/SCI.c":767:33 -1
     (nil))
(debug_insn 176 175 177 10 (var_location:SI n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 177 176 178 10 (var_location:SF sum (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 178 177 179 10 (var_location:SF a_n (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 179 178 182 10 (debug_marker) "../System/SCI.c":767:21 -1
     (nil))
(insn 182 179 183 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 125 [ ivtmp_24 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 125 [ ivtmp_24 ])
                (plus:SI (reg:SI 125 [ ivtmp_24 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/SCI.c":767:3 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 183 182 231 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 181)
            (pc))) "../System/SCI.c":767:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 181)
(note 231 183 232 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(jump_insn 232 231 233 11 (set (pc)
        (label_ref 184)) 284 {*arm_jump}
     (nil)
 -> 184)
(barrier 233 232 0)
