Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 57c85ee0affe44c98a252c813579de81 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_4 -L fifo_generator_v13_1_2 -L srio_gen2_v4_0_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot srio_example_test_behav xil_defaultlib.srio_example_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:32720]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
WARNING: [VRFC 10-597] element index 32 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15391]
WARNING: [VRFC 10-597] element index 4 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15394]
WARNING: [VRFC 10-597] element index 4 into destripe_invalid is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15397]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15446]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15447]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15452]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15453]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15458]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15459]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15464]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15465]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15470]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15471]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15476]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15477]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15482]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15483]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15488]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15489]
WARNING: [VRFC 10-597] element index 63 into destripe is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15494]
WARNING: [VRFC 10-597] element index 7 into destripe_isk is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15495]
WARNING: [VRFC 10-1783] select index 7 into destripe_pdsc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15729]
WARNING: [VRFC 10-1783] select index 5 into destripe_pdsc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15730]
WARNING: [VRFC 10-1783] select index 7 into destripe_pdsc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15761]
WARNING: [VRFC 10-1783] select index 5 into destripe_pdsc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15762]
WARNING: [VRFC 10-1783] select index 7 into destripe_pdsc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15804]
WARNING: [VRFC 10-1783] select index 5 into destripe_pdsc is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/srio_gen2_v4_0/hdl/srio_gen2_v4_0_rfs.v:15806]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.ila_0
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_cfg_axi(TCQ=100...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_log_cfg_reg(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_log_cfg_top(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_log_maint(TCQ=1...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_arb_rx_pipe(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_arb_rx(TCQ=100,...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_arb_tx_user_if(...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_arb_tx_mux(TCQ=...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_eval_log_clk(TC...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_arb_tx(TCQ=100,...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_hello_encoder(T...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_hello_decoder(T...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_log_top(TCQ=100...
Compiling architecture xilinx of entity srio_gen2_v4_0_5.srio_gen2_v4_0_5_log [\srio_gen2_v4_0_5_log(component_...]
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_sync_stag...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_a...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_p...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_DATA_CO...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_sync_stag...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_a...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_DATA_CO...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_tx_sync_uni...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_tx_bram_ban...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_tx(TCQ=100,...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_rx_bram_ban...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_rx_async_pa...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_eval
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_rx(TCQ=100,...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_cfg_reg(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_cfg_top(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf_top(TCQ=100...
Compiling architecture xilinx of entity srio_gen2_v4_0_5.srio_gen2_v4_0_5_buf [\srio_gen2_v4_0_5_buf(component_...]
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_oplm_gtregister...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_eval_gt_pcs_clk...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_oplm_tx(TCQ=100...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_oplm_init(TCQ=1...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_oplm_rx(TCQ=100...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_oplm_top(TCQ=10...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_pkt_sta...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_crc16_16
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_crc16_32
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_crc16_48
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_crc16_64
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_buf(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_pkt_ass...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_crc5_20
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_cs_gen(...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_data_mu...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_oplm(TC...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_ready_g...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_tx_top(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_rx_cs_deco...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_rx_datapat...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_crc13_35
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_rx_err_det...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_ollm_rx_top(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_phy_cfg_reg(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_phy_cfg_top(TCQ...
Compiling module srio_gen2_v4_0_5.srio_gen2_v4_0_5_phy_top(TCQ=100...
Compiling architecture xilinx of entity srio_gen2_v4_0_5.srio_gen2_v4_0_5_phy [\srio_gen2_v4_0_5_phy(c_mode_xg=...]
Compiling architecture imp of entity srio_gen2_v4_0_5.srio_gen2_v4_0_5_unifiedtop [\srio_gen2_v4_0_5_unifiedtop(com...]
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.srio_gen2_0_GT(GT_SIM_GTRESET_SP...
Compiling module xil_defaultlib.srio_gen2_0_multi_gt(WRAPPER_SIM...
Compiling module unisims_ver.FD(INIT=1'b0)
Compiling module xil_defaultlib.srio_gen2_0_sync_block
Compiling module xil_defaultlib.srio_gen2_0_TX_STARTUP_FSM(STABL...
Compiling module xil_defaultlib.srio_gen2_0_RX_STARTUP_FSM(EXAMP...
Compiling module xil_defaultlib.srio_gen2_0_init_default
Compiling module xil_defaultlib.srio_gt_wrapper_srio_gen2_0_k7_1...
Compiling module xil_defaultlib.cfg_fabric_srio_gen2_0(TCQ=100)
Compiling module xil_defaultlib.srio_gen2_0_block
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.5,C...
Compiling module xil_defaultlib.srio_gen2_0_srio_clk
Compiling module xil_defaultlib.srio_gen2_0_srio_rst
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.srio_gen2_0_k7_v7_gtxe2_common_d...
Compiling module xil_defaultlib.srio_gen2_0_support
Compiling module xil_defaultlib.srio_gen2_0
Compiling module xil_defaultlib.srio_example_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot srio_example_test_behav
