{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78081,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79907,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0191898,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0212455,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000860603,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0212455,
	"finish__design__instance__count__class:antenna_cell": 229,
	"finish__design__instance__area__class:antenna_cell": 573.05,
	"finish__design__instance__count__class:buffer": 1466,
	"finish__design__instance__area__class:buffer": 27268.7,
	"finish__design__instance__count__class:clock_buffer": 506,
	"finish__design__instance__area__class:clock_buffer": 10954.3,
	"finish__design__instance__count__class:timing_repair_buffer": 886,
	"finish__design__instance__area__class:timing_repair_buffer": 7076.79,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2750.14,
	"finish__design__instance__count__class:clock_inverter": 242,
	"finish__design__instance__area__class:clock_inverter": 2934.06,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79204.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11776,
	"finish__design__instance__area__class:multi_input_combinational_cell": 160894,
	"finish__design__instance__count": 18550,
	"finish__design__instance__area": 291656,
	"finish__timing__setup__tns": -8.60355,
	"finish__timing__setup__ws": -1.12954,
	"finish__clock__skew__setup": 0.289031,
	"finish__clock__skew__hold": 0.289031,
	"finish__timing__drv__max_slew_limit": 0.104562,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0954383,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 19,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.287839,
	"finish__power__switching__total": 0.396122,
	"finish__power__leakage__total": 1.16121e-07,
	"finish__power__total": 0.683961,
	"finish__design__io": 771,
	"finish__design__die__area": 2.25e+06,
	"finish__design__core__area": 2.06057e+06,
	"finish__design__instance__count": 46058,
	"finish__design__instance__area": 326074,
	"finish__design__instance__count__stdcell": 46058,
	"finish__design__instance__area__stdcell": 326074,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.158245,
	"finish__design__instance__utilization__stdcell": 0.158245,
	"finish__design__rows": 527,
	"finish__design__rows:unithd": 527,
	"finish__design__sites": 1646875,
	"finish__design__sites:unithd": 1646875,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}