# 32-bit_RISC_Processor
 Designing a 32-bit RISC architecture-based processor with 5 Stage Pipeline stages. Implemented R-type, I-type, Load/Store, Branch, instruction on behavioural level and simulate Verilog code on Xilinx vivado for ALU operations.
