# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 0.000256 2048 1.3 1170 85632 7.18445 8.87987 226.863 262.16 505.17 505.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 0.000256 2048 1.3 1170 85536 7.20486 8.92314 258.916 261.796 536.92 536.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 0.000256 2048 1.3 1170 85440 7.17824 8.87603 269.058 261.69 546.886 546.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 0.000256 2048 1.3 1170 85632 7.17802 8.89277 251.549 262.239 529.938 530.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 0.000256 2048 1.3 1170 85400 7.2072 8.90918 252.904 261.577 530.682 530.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 0.000256 2048 1.3 1170 85344 7.17853 8.87974 260.915 261.777 538.832 538.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 0.000256 2048 1.3 1170 85440 7.20486 8.88422 260.531 262 538.702 538.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 0.000256 2048 1.3 1170 85248 7.16134 8.87728 253.066 261.795 530.98 531.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 0.000256 2048 1.3 1170 85248 7.15571 8.86214 256.029 261.469 533.592 533.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 0.000256 2048 1.3 1170 85200 7.18643 8.87437 272.049 261.616 549.81 549.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 0.000256 2048 1.3 1170 84992 7.18029 8.87363 319.118 261.659 596.91 596.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 980 0.000256 2048 1.3 1170 85632 7.21306 8.88986 382.089 261.944 660.215 660.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 0.000256 2048 1.3 1170 85600 7.21171 8.90266 222.229 261.989 500.412 500.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 0.000256 2048 1.3 1170 85536 7.19462 8.89843 223.05 261.86 501.083 501.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 0.000256 2048 1.3 1170 85568 7.21645 8.90093 227.1 261.964 505.261 505.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 0.000256 2048 1.3 1170 85504 7.18416 8.90147 232.842 261.909 510.919 511.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 0.000256 2048 1.3 1170 85536 7.19536 8.9047 263.283 262.045 541.513 541.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 0.000256 2048 1.3 1170 85440 7.176 8.9064 257.948 261.638 535.748 535.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 0.000256 2048 1.3 1170 85440 7.17565 8.87638 275.571 261.994 553.698 553.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 0.000256 2048 1.3 1170 85400 7.20941 8.88003 272.568 261.636 550.374 550.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 0.000256 2048 1.3 1170 85344 7.17619 8.89856 274.836 261.754 552.745 552.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 0.000256 2048 1.3 1170 85440 7.19872 8.90618 268.804 262.05 547.038 547.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 0.000256 2048 1.3 1170 85248 7.15485 8.86518 258.244 261.422 535.767 535.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 0.000256 2048 1.3 1170 84864 7.15136 8.86784 301.381 261.271 578.752 578.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 0.000256 2048 1.3 1170 85200 7.18608 8.89498 303.288 261.37 580.821 580.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 0.000256 2048 1.3 1170 84992 7.16506 8.87654 275.818 261.92 553.862 553.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 980 0.000256 2048 1.3 1180 85504 7.18029 8.87229 211.229 261.996 489.356 489.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 0.000256 2048 1.3 1180 85520 7.21315 8.89709 235.473 262.255 513.923 514.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 0.000256 2048 1.3 1180 85440 7.1817 8.88157 220.093 261.909 498.143 498.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 0.000256 2048 1.3 1180 85456 7.2151 8.90109 225.383 262.148 503.727 503.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 0.000256 2048 1.3 1180 85376 7.1863 8.9407 227.091 262.156 505.449 505.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 0.000256 2048 1.3 1180 85392 7.1991 8.89542 280.355 261.77 558.304 558.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 0.000256 2048 1.3 1180 85248 7.17229 8.87898 195.727 261.643 473.505 473.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 0.000256 2048 1.3 1180 85280 7.18016 8.94358 268.419 261.694 546.315 546.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 0.000256 2048 1.3 1180 85120 7.15398 8.87546 189.147 261.517 466.774 466.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 0.000256 2048 1.3 1180 85440 7.17302 8.88627 252.768 261.997 530.903 530.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 0.000256 2048 1.3 1180 84864 7.15526 8.86784 181.29 261.225 458.617 458.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 0.000256 2048 1.3 1180 85200 7.20624 8.8832 262.689 261.89 540.745 540.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 0.000256 2048 1.3 1180 84800 7.18381 8.87603 185.595 261.407 463.137 463.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 0.000256 2048 1.3 1180 85344 7.18234 8.88128 336.5 261.779 614.422 614.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 0.000256 2048 1.3 1180 85120 7.16186 8.86374 219.442 261.721 497.268 497.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 0.000256 2048 1.3 1180 85200 7.20442 8.8823 321.421 261.995 599.583 599.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 0.000256 2048 1.3 1180 84480 7.14432 8.84083 216.841 260.783 493.691 493.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 0.000256 2048 1.3 1180 84992 7.16714 8.87277 311.12 261.614 588.868 588.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 0.000256 2048 1.3 1180 84992 7.16803 8.88275 210.29 261.95 488.369 488.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 0.000256 2048 1.3 1180 84864 7.14752 8.8615 272.145 261.441 549.673 549.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 0.000256 2048 1.3 1180 84480 7.12998 8.83139 191.209 260.922 468.173 468.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 0.000256 2048 1.3 1180 84800 7.18269 8.87398 282.259 261.366 559.762 559.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 0.000256 2048 1.3 1180 84000 7.14342 8.86579 199.901 260.834 476.822 476.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 980 0.000256 2048 1.3 1176 85632 7.17619 8.87584 208.863 262.187 487.181 487.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 0.000256 2048 1.3 1176 85600 7.21344 8.9456 218.318 262.01 496.567 496.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 0.000256 2048 1.3 1176 85536 7.18112 8.94349 216.163 262.111 494.48 494.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 0.000256 2048 1.3 1176 85440 7.16989 8.92576 140.422 262.24 418.837 418.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 0.000256 2048 1.3 1176 85568 7.20573 8.89882 251.022 262.148 529.353 529.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 0.000256 2048 1.3 1176 85344 7.17574 8.91392 162.284 261.973 440.427 440.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 0.000256 2048 1.3 1176 85504 7.18054 8.88019 243.939 261.907 521.988 522.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 0.000256 2048 1.3 1176 85248 7.16272 8.87533 163.826 261.638 441.583 441.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 0.000256 2048 1.3 1176 85536 7.19949 8.88954 266.467 261.8 544.439 544.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 0.000256 2048 1.3 1176 85248 7.16819 8.92717 189.618 261.614 467.408 467.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 0.000256 2048 1.3 1176 85440 7.17094 8.91494 252.635 261.688 530.488 530.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 0.000256 2048 1.3 1176 85120 7.15158 8.90582 182.399 261.514 460.049 460.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 0.000256 2048 1.3 1176 85440 7.1752 8.87597 326.535 262.001 604.667 604.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 0.000256 2048 1.3 1176 84864 7.16182 8.864 206.468 261.438 484.013 484.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 0.000256 2048 1.3 1176 85400 7.21386 8.91021 319.777 261.862 597.845 597.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 0.000256 2048 1.3 1176 85200 7.18746 8.88154 216.41 261.367 493.924 494.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 0.000256 2048 1.3 1176 85344 7.17619 8.92701 313.41 261.777 591.368 591.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 0.000256 2048 1.3 1176 85120 7.16083 8.89667 206.757 261.697 484.593 484.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 0.000256 2048 1.3 1176 85440 7.19888 8.89718 303.301 262.022 581.5 581.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 0.000256 2048 1.3 1176 84960 7.14547 8.85658 197.962 260.831 474.872 474.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 0.000256 2048 1.3 1176 85248 7.1657 8.86374 289.669 261.584 567.363 567.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 0.000256 2048 1.3 1176 84992 7.17078 8.87581 195.924 261.734 473.787 473.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 980 0.000256 2048 1.3 1175 85632 7.18813 8.88842 235.228 262.212 513.6 513.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 0.000256 2048 1.3 1175 85600 7.21571 8.93504 210.232 262.231 488.696 488.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 980 0.000256 2048 1.3 1175 85440 7.17194 8.88227 137.627 261.878 415.641 415.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 0.000256 2048 1.3 1175 85536 7.18486 8.88544 223.601 262.088 501.84 501.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 0.000256 2048 1.3 1175 85440 7.19133 8.96352 145.225 262.21 423.676 423.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 0.000256 2048 1.3 1175 85568 7.20691 8.91277 241.983 262.155 520.34 520.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 0.000256 2048 1.3 1175 85344 7.17334 8.89654 155.747 261.818 433.713 433.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 0.000256 2048 1.3 1175 85504 7.17821 8.88272 251.685 262.123 529.947 530.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 0.000256 2048 1.3 1175 85248 7.15878 8.85565 168.547 261.51 446.156 446.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 0.000256 2048 1.3 1175 85536 7.19894 8.90118 265.068 262.017 543.262 543.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 0.000256 2048 1.3 1175 85248 7.16416 8.88848 191.765 261.604 469.506 469.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 0.000256 2048 1.3 1175 85440 7.1721 8.89926 258.909 261.914 536.977 537.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 0.000256 2048 1.3 1175 85120 7.1585 8.8601 183.06 261.698 460.859 460.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 0.000256 2048 1.3 1175 85440 7.18218 8.88832 317.404 262.189 595.749 595.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 0.000256 2048 1.3 1175 84864 7.14762 8.86582 209.994 261.259 487.35 487.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 0.000256 2048 1.3 1175 85400 7.21274 8.89578 314.792 261.575 592.555 592.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 0.000256 2048 1.3 1175 85200 7.1855 8.87459 214.045 261.621 491.805 491.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 0.000256 2048 1.3 1175 85344 7.17229 8.93168 304.995 262.038 583.215 583.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 0.000256 2048 1.3 1175 85120 7.60422 8.89446 200.619 261.416 478.614 478.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 0.000256 2048 1.3 1175 85440 7.19715 8.88218 296.213 261.787 574.156 574.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 0.000256 2048 1.3 1175 84960 7.14726 8.84566 196.628 260.828 473.529 473.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 0.000256 2048 1.3 1175 85248 7.1639 8.86547 284.801 261.431 562.339 562.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 0.000256 2048 1.3 1175 84992 7.17619 8.88835 198.34 261.728 476.215 476.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 980 0.000256 2048 1.3 1184 85376 7.1865 8.88035 207.921 262.21 486.278 486.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 980 0.000256 2048 1.3 1184 85248 7.21555 8.87277 325.121 261.942 603.235 603.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 0.000256 2048 1.3 1184 85360 7.2095 8.9129 212.17 262.267 490.642 490.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 980 0.000256 2048 1.3 1184 85120 7.1759 8.8841 138.071 261.914 416.125 416.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 0.000256 2048 1.3 1184 85344 7.17834 8.88032 229.572 261.816 507.528 507.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 0.000256 2048 1.3 1184 85248 7.17642 8.87808 150.053 261.994 428.182 428.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 0.000256 2048 1.3 1184 85344 7.20246 8.91469 228.227 261.925 506.35 506.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 0.000256 2048 1.3 1184 85120 7.17581 8.88253 148.103 261.772 426.013 426.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 0.000256 2048 1.3 1184 85008 7.2151 8.94422 123.893 261.934 402.069 402.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 0.000256 2048 1.3 1184 85248 7.18221 8.93386 232.84 261.915 510.952 511.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 0.000256 2048 1.3 1184 84992 7.15805 8.89066 158.999 261.332 436.463 436.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 0.000256 2048 1.3 1184 84864 7.15981 8.85414 132.558 261.261 409.916 409.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 0.000256 2048 1.3 1184 85248 7.2032 8.90992 329.692 262.047 607.933 608.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 0.000256 2048 1.3 1184 84960 7.17158 8.88774 208.786 261.849 486.772 486.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 0.000256 2048 1.3 1184 84672 7.18672 8.87136 172.716 261.412 450.266 450.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 0.000256 2048 1.3 1184 85120 7.17734 8.8784 306.569 261.725 584.433 584.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 0.000256 2048 1.3 1184 84800 7.15789 8.86579 207.884 261.728 485.718 485.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 0.000256 2048 1.3 1184 84480 7.1473 8.87162 171.273 260.832 448.201 448.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 0.000256 2048 1.3 1184 85248 7.17424 9.00323 294.539 262.254 573.061 573.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 0.000256 2048 1.3 1184 84864 7.16186 8.87254 189.246 261.259 466.621 466.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 0.000256 2048 1.3 1184 84672 7.17824 8.87315 163.823 262.213 442.167 442.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 0.000256 2048 1.3 1184 85200 7.20579 8.88822 287.813 261.854 565.843 565.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 0.000256 2048 1.3 1184 84800 7.1863 8.87251 197.951 261.411 475.499 475.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 0.000256 2048 1.3 1184 84600 7.20166 8.91494 165.691 261.642 443.529 443.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 0.000256 2048 1.3 1184 85120 7.17536 8.87754 276.481 262.03 554.644 554.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 0.000256 2048 1.3 1184 84672 7.16173 8.87594 193.737 261.723 471.578 471.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 0.000256 2048 1.3 1184 84000 7.13395 8.93542 164.405 260.811 441.364 441.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 0.000256 2048 1.3 1184 85200 7.19914 8.88816 273.438 261.806 551.411 551.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 0.000256 2048 1.3 1184 84480 7.15107 8.85824 194.852 261.054 471.996 472.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 0.000256 2048 1.3 1184 84960 7.19795 8.89459 164.213 261.802 442.189 442.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 0.000256 2048 1.3 1184 84992 7.15981 8.86173 273.853 261.37 551.324 551.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 0.000256 2048 1.3 1184 84992 7.1721 8.87946 187.459 261.736 465.327 465.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 0.000256 2048 1.3 1184 84480 7.1311 8.88832 168.369 260.951 445.421 445.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 980 0.000256 2048 1.3 1200 85376 7.17382 8.868 213.3 261.993 491.418 491.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 980 0.000256 2048 1.3 1200 85248 7.18032 8.88448 138.755 261.944 416.845 416.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 0.000256 2048 1.3 1200 85360 7.21306 8.8977 241.382 262.232 519.809 519.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 0.000256 2048 1.3 1200 85120 7.17619 8.89152 155.863 261.947 433.957 434.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 980 0.000256 2048 1.3 1200 85200 7.19664 8.91699 129.212 261.813 407.218 407.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 0.000256 2048 1.3 1200 85344 7.18256 8.8817 223.077 261.858 501.083 501.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 0.000256 2048 1.3 1200 85248 7.18253 8.86784 147 261.988 425.119 425.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 0.000256 2048 1.3 1200 84960 7.17414 8.87178 122.121 261.835 400.082 400.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 0.000256 2048 1.3 1200 85344 7.21043 8.90118 321.586 261.967 599.744 599.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 0.000256 2048 1.3 1200 85120 7.17267 8.88384 202.633 261.727 480.503 480.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 0.000256 2048 1.3 1200 85008 7.21027 8.90768 165.729 262.148 444.074 444.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 0.000256 2048 1.3 1200 85248 7.18029 8.89626 299.312 262.158 577.626 577.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 0.000256 2048 1.3 1200 84992 7.16301 8.85869 191.304 261.432 468.839 468.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 0.000256 2048 1.3 1200 84864 7.15619 9.00682 155.254 261.469 432.964 433.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 0.000256 2048 1.3 1200 85248 7.20051 8.89139 305.201 261.992 583.362 583.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 0.000256 2048 1.3 1200 84960 7.16822 8.94976 201.487 261.803 479.488 479.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 0.000256 2048 1.3 1200 84672 7.18848 9.11658 175.378 261.461 453.997 454.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 0.000256 2048 1.3 1200 84672 7.1776 8.87882 155.921 261.953 434.01 434.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 0.000256 2048 1.3 1200 85120 7.17824 8.88797 287.279 261.906 565.334 565.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 0.000256 2048 1.3 1200 84800 7.16426 8.86803 195.355 261.7 473.17 473.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 0.000256 2048 1.3 1200 84480 7.14445 8.84922 164.464 260.827 441.366 441.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 0.000256 2048 1.3 1200 84480 7.17965 8.9471 162.165 261.924 440.295 440.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 0.000256 2048 1.3 1200 85248 7.17619 8.87603 271.689 262.179 550.001 550.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 0.000256 2048 1.3 1200 84864 7.15421 8.92928 192.588 261.262 470.012 470.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 0.000256 2048 1.3 1200 84672 7.17619 8.88352 159.627 262.214 437.982 438.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 0.000256 2048 1.3 1200 84480 7.13654 8.88266 150.01 260.917 427.022 427.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 0.000256 2048 1.3 1200 85200 7.20403 8.9023 279.556 261.827 557.571 557.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 0.000256 2048 1.3 1200 84800 7.17824 8.91706 191.661 261.62 469.454 469.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 0.000256 2048 1.3 1200 84600 7.20547 8.88909 168.347 261.857 446.378 446.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 0.000256 2048 1.3 1200 84000 7.14784 8.84461 152.002 261.047 429.123 429.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 980 0.000256 2048 1.3 1200 85248 7.17088 8.87194 233.45 262.241 511.811 511.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 980 0.000256 2048 1.3 1200 85120 7.17814 8.88733 151.819 261.947 429.91 429.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 980 0.000256 2048 1.3 1200 85056 7.18502 8.87325 356.748 262.251 635.136 635.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 0.000256 2048 1.3 1200 85280 7.21069 8.91357 223.851 262.052 502.108 502.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 0.000256 2048 1.3 1200 85120 7.17133 8.88013 148.063 261.694 425.884 425.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 980 0.000256 2048 1.3 1200 84960 7.19718 8.88874 121.126 262.016 399.306 399.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 0.000256 2048 1.3 1200 85152 7.18234 8.88627 313.151 261.903 591.205 591.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 0.000256 2048 1.3 1200 85056 7.17232 8.88627 196.991 261.992 475.122 475.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 0.000256 2048 1.3 1200 84960 7.17216 8.88179 159.983 261.598 437.716 437.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 0.000256 2048 1.3 1200 84480 7.15776 8.88282 134.349 261.259 411.73 411.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 0.000256 2048 1.3 1200 85232 7.20208 8.90509 289.621 261.967 567.773 567.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 0.000256 2048 1.3 1200 85120 7.17619 8.88339 185.141 261.772 463.05 463.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 0.000256 2048 1.3 1200 85008 7.21104 9.00163 155.604 261.925 433.821 433.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 0.000256 2048 1.3 1200 84672 7.16112 8.91085 136.953 261.432 414.537 414.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 0.000256 2048 1.3 1200 85120 7.18234 8.87942 280.5 261.94 558.583 558.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 0.000256 2048 1.3 1200 84736 7.1655 8.85133 182.536 261.64 460.272 460.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 0.000256 2048 1.3 1200 84480 7.16016 8.85146 152.898 261.468 430.461 430.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 0.000256 2048 1.3 1200 84480 7.17293 8.94525 135.428 261.958 413.582 413.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 0.000256 2048 1.3 1200 85104 7.20115 8.90157 273.542 262.017 551.742 551.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 0.000256 2048 1.3 1200 84960 7.1639 8.88438 192.295 261.605 470.028 470.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 0.000256 2048 1.3 1200 84672 7.18483 8.86637 162.12 261.609 439.86 439.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 0.000256 2048 1.3 1200 84672 7.1721 8.87763 162.796 262.212 441.135 441.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 0.000256 2048 1.3 1200 85120 7.17638 8.87398 273.434 261.698 551.264 551.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 0.000256 2048 1.3 1200 84800 7.16186 8.87514 194.419 261.45 471.984 472.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 0.000256 2048 1.3 1200 84480 7.14342 8.84704 161.32 261.02 438.409 438.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 0.000256 2048 1.3 1200 84480 7.18438 8.88032 150.889 262.154 429.187 429.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 980 0.000256 2048 1.3 1200 85504 7.16758 8.87677 241.058 262.239 519.419 519.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 980 0.000256 2048 1.3 1200 85376 7.1905 8.89398 156.52 261.905 434.593 434.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 980 0.000256 2048 1.3 1200 85440 7.19158 8.86838 360.521 262.187 638.847 638.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 0.000256 2048 1.3 1200 85440 7.21261 8.94035 222.604 262.26 501.095 501.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 0.000256 2048 1.3 1200 85280 7.17462 8.89037 145.256 261.68 423.083 423.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 980 0.000256 2048 1.3 1200 85200 7.2007 8.90058 121.627 262.052 399.861 399.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 980 0.000256 2048 1.3 1200 85120 7.15808 8.9168 105.439 261.523 383.116 383.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 0.000256 2048 1.3 1200 85440 7.18509 8.89459 306.201 261.794 584.157 584.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 0.000256 2048 1.3 1200 85440 7.17824 8.88016 191.867 262.217 470.224 470.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 0.000256 2048 1.3 1200 85248 7.1721 8.87398 155.67 261.606 433.4 433.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 0.000256 2048 1.3 1200 84864 7.15571 8.84659 132.852 261.264 410.198 410.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 0.000256 2048 1.3 1200 85456 7.21306 8.9009 281.481 261.909 559.589 559.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 0.000256 2048 1.3 1200 85344 7.17005 8.89446 181 261.721 458.869 458.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 0.000256 2048 1.3 1200 85344 7.20813 8.90806 149.007 261.964 427.166 427.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 0.000256 2048 1.3 1200 85120 7.15795 8.8544 133.579 261.519 411.192 411.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 0.000256 2048 1.3 1200 85376 7.18595 8.8952 278.576 262.127 556.866 556.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 0.000256 2048 1.3 1200 84992 7.15955 8.87331 181.822 261.642 459.575 459.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 0.000256 2048 1.3 1200 84864 7.1545 8.86627 154.79 261.204 432.097 432.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 0.000256 2048 1.3 1200 84992 7.1721 8.88205 137.079 261.978 415.189 415.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 0.000256 2048 1.3 1200 85392 7.19872 8.90061 286.148 261.767 564.094 564.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 0.000256 2048 1.3 1200 85248 7.1721 8.87808 203.577 261.583 481.289 481.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 0.000256 2048 1.3 1200 85104 7.18598 8.87488 167.93 261.373 445.441 445.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 0.000256 2048 1.3 1200 85248 7.17619 8.87718 159.314 262.035 437.48 437.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 0.000256 2048 1.3 1200 84960 7.20669 8.89462 148.622 261.989 426.792 426.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 0.000256 2048 1.3 1200 85280 7.17578 8.90061 275.533 261.688 553.381 553.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 0.000256 2048 1.3 1200 85120 7.15571 8.8591 191.527 261.476 469.099 469.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 0.000256 2048 1.3 1200 84480 7.14752 8.84346 162.027 260.868 438.967 439.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 0.000256 2048 1.3 1200 85120 7.18461 8.89229 150.745 261.882 428.785 428.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 0.000256 2048 1.3 1200 84000 7.14752 8.84294 143.355 261.082 420.504 420.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 980 0.000256 2048 1.3 1200 85120 7.1737 8.87373 224.452 262.191 502.766 502.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 980 0.000256 2048 1.3 1200 84992 7.18272 8.90061 148.94 262.16 427.264 427.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 980 0.000256 2048 1.3 1200 85056 7.20269 8.8743 328.385 262.208 606.75 606.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 980 0.000256 2048 1.3 1200 84736 7.19882 8.87635 324.963 261.432 602.55 602.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 0.000256 2048 1.3 1200 85120 7.2087 8.93734 310.311 262.051 588.591 588.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 0.000256 2048 1.3 1200 84960 7.17229 8.87894 193.391 261.682 471.203 471.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 0.000256 2048 1.3 1200 84960 7.19555 8.88627 158.43 261.756 436.352 436.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 980 0.000256 2048 1.3 1200 84800 7.15814 8.85722 134.666 261.666 412.428 412.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 0.000256 2048 1.3 1200 85056 7.17661 8.88627 284.74 261.866 562.746 562.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 0.000256 2048 1.3 1200 85056 7.18029 8.87398 179.33 262.178 457.64 457.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 0.000256 2048 1.3 1200 84672 7.16608 8.88832 148.482 261.826 426.447 426.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 0.000256 2048 1.3 1200 84480 7.15392 8.88851 132.731 261.436 410.288 410.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 0.000256 2048 1.3 1200 84480 7.14342 8.84013 115.804 261.057 392.924 393.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 0.000256 2048 1.3 1200 85008 7.20586 8.8959 271.53 262.152 549.865 549.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 0.000256 2048 1.3 1200 84896 7.17824 8.87808 174.911 261.978 453.023 453.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 0.000256 2048 1.3 1200 84672 7.20672 8.90675 147.026 261.922 425.138 425.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 0.000256 2048 1.3 1200 84672 7.1575 8.93338 128.85 261.52 406.539 406.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 0.000256 2048 1.3 1200 84000 7.15667 8.85907 115.788 263.227 395.11 395.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 0.000256 2048 1.3 1200 84992 7.18381 8.8823 256.805 262.1 535.052 535.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 0.000256 2048 1.3 1200 84736 7.16038 8.86358 177.933 261.333 455.369 455.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 0.000256 2048 1.3 1200 84480 7.15402 8.85453 147.952 261.178 425.222 425.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 0.000256 2048 1.3 1200 84480 7.17414 8.87398 137.902 261.668 415.697 415.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 0.000256 2048 1.3 1200 84480 7.18515 8.89037 126.191 261.908 404.254 404.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 980 0.000256 2048 1.3 1216 85184 7.16842 8.87341 222.025 262.189 500.334 500.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 980 0.000256 2048 1.3 1216 85120 7.19053 8.90429 145.439 261.902 423.517 423.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 980 0.000256 2048 1.3 1216 85056 7.17581 8.89651 120.686 262.215 399.051 399.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 980 0.000256 2048 1.3 1216 84736 7.19338 8.88989 318.157 261.639 595.962 596.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 0.000256 2048 1.3 1216 85200 7.20486 8.9368 299.511 262.012 577.742 577.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 0.000256 2048 1.3 1216 84960 7.16813 8.87184 183.086 261.937 461.145 461.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 0.000256 2048 1.3 1216 84960 7.19866 8.88832 151.454 262.054 429.672 429.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 980 0.000256 2048 1.3 1216 84800 7.15632 8.90624 132.327 261.728 410.199 410.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 980 0.000256 2048 1.3 1216 84800 7.1895 9.00214 122.378 261.427 400.076 400.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 0.000256 2048 1.3 1216 85056 7.17222 8.89027 275.596 261.902 553.64 553.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 0.000256 2048 1.3 1216 85056 7.17894 8.8792 173.062 262.206 451.405 451.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 0.000256 2048 1.3 1216 84672 7.17158 8.88237 142.649 261.857 420.643 420.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 0.000256 2048 1.3 1216 84480 7.15773 8.9088 126.64 261.259 404.041 404.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 0.000256 2048 1.3 1216 84480 7.14752 8.85146 111.799 261.077 388.954 389.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 0.000256 2048 1.3 1216 85120 7.20282 8.89856 259.776 262.078 538.033 538.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 0.000256 2048 1.3 1216 84896 7.17949 8.88378 166.826 262.03 444.998 445.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 0.000256 2048 1.3 1216 85008 7.20486 8.91226 141.466 261.966 419.627 419.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 0.000256 2048 1.3 1216 84672 7.15661 8.89997 125.227 261.472 402.833 402.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 0.000256 2048 1.3 1216 84000 7.16714 8.85286 110.553 260.983 387.631 387.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 0.000256 2048 1.3 1216 85120 7.17507 8.89651 257.533 262.15 535.835 535.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 0.000256 2048 1.3 1216 84736 7.15578 8.87654 174.202 261.391 451.707 451.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 0.000256 2048 1.3 1216 84480 7.15552 8.92928 144.712 261.439 422.315 422.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 0.000256 2048 1.3 1216 84480 7.17139 8.87398 133.424 261.955 411.502 411.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 0.000256 2048 1.3 1216 84480 7.18682 8.88554 123.304 261.943 401.399 401.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 0.000256 2048 1.3 1216 83712 7.1384 8.83347 116.998 260.707 393.753 393.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 980 0.000256 2048 1.3 1280 84320 7.22253 8.89222 360.845 262.231 639.273 639.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 980 0.000256 2048 1.3 1280 84288 7.17619 8.87178 261.821 262.031 539.976 540.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 980 0.000256 2048 1.3 1280 84224 7.18234 8.8777 170.682 262.15 448.972 449.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 980 0.000256 2048 1.3 1280 84096 7.17715 8.92518 139.932 262.221 418.334 418.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 980 0.000256 2048 1.3 1280 83968 7.16413 8.86816 126.198 261.393 403.703 403.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 980 0.000256 2048 1.3 1280 83840 7.15574 8.89178 116.548 261.688 394.367 394.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 980 0.000256 2048 1.3 1280 83712 7.15837 8.85734 108.924 261.45 386.472 386.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 980 0.000256 2048 1.3 1280 83776 7.18045 8.8849 344.11 261.639 621.895 621.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 980 0.000256 2048 1.3 1280 83968 7.19472 8.87229 345.778 261.919 623.847 623.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 980 0.000256 2048 1.3 1200 84672 7.18656 8.8857 319.6 261.512 597.267 597.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 980 0.000256 2048 1.3 1216 84672 7.1911 8.8721 313.638 261.723 591.508 591.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 980 0.000256 2048 1.3 1200 84560 7.19296 8.85421 326.872 260.768 603.767 603.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 980 0.000256 2048 1.3 1200 84560 7.19203 8.85965 329.536 260.973 606.64 606.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 980 0.000256 2048 1.3 1184 84992 7.19462 8.86554 317.432 261.391 594.962 595.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 980 0.000256 2048 1.3 1184 84480 7.15667 8.8576 461.133 261.726 738.955 739.033
