<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test_1KHz.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/tcu_top_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/tcu_top_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tcu_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tcu_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tcu_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tcu_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcu_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcu_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tcu_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tcu_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tcu_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tcu_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1519303979" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303979" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3367457509931016788" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303979" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6593864445523758840" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303979" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303979" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1291760442117997098" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303979" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303979" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2656937401139984402" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303984" xil_pn:in_ck="655584713918347765" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7251847084112999457" xil_pn:start_ts="1519303979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tcu_top.lso"/>
      <outfile xil_pn:name="tcu_top.ngc"/>
      <outfile xil_pn:name="tcu_top.ngr"/>
      <outfile xil_pn:name="tcu_top.prj"/>
      <outfile xil_pn:name="tcu_top.stx"/>
      <outfile xil_pn:name="tcu_top.syr"/>
      <outfile xil_pn:name="tcu_top.xst"/>
      <outfile xil_pn:name="tcu_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1519303984" xil_pn:in_ck="3555806292547648113" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8290583523110119755" xil_pn:start_ts="1519303984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519303985" xil_pn:in_ck="182426652095799012" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-695245319794702472" xil_pn:start_ts="1519303984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/tcu_top_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/tcu_top_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
