#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Jan 11 10:03:06 2021
# Process ID: 23290
# Current directory: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado
# Command line: vivado -mode batch -quiet -notrace -source syn.tcl
# Log file: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/vivado.log
# Journal file: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/vivado.jou
#-----------------------------------------------------------
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1559.316 ; gain = 93.641 ; free physical = 11209 ; free virtual = 125637
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
update_compile_order: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1623.348 ; gain = 64.031 ; free physical = 11206 ; free virtual = 125633
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /AHB_INTERFACE_0.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /AHB_INTERFACE_0.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW from address space /AHB_INTERFACE_0.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI from address space /AHB_INTERFACE_0.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ahblite_bridge_0/AXI4(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ahblite_bridge_0/AXI4(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /ahblite_axi_bridge_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /ahblite_axi_bridge_0/M_AXI(0)
Wrote  : </home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/zynqmpsoc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ahblite_axi_bridge_0/m_axi_rid'(4) to net 'ahblite_axi_bridge_0_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ahblite_axi_bridge_0/m_axi_bid'(4) to net 'ahblite_axi_bridge_0_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp0_arid'(6) to net 'ahblite_axi_bridge_0_M_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp0_awid'(6) to net 'ahblite_axi_bridge_0_M_AXI_AWID'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/synth/zynqmpsoc.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ahblite_axi_bridge_0/m_axi_rid'(4) to net 'ahblite_axi_bridge_0_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ahblite_axi_bridge_0/m_axi_bid'(4) to net 'ahblite_axi_bridge_0_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp0_arid'(6) to net 'ahblite_axi_bridge_0_M_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp0_awid'(6) to net 'ahblite_axi_bridge_0_M_AXI_AWID'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/sim/zynqmpsoc.v
VHDL Output written to : /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/hdl/zynqmpsoc_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] zynqmpsoc_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ahblite_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ahblite_axi_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_75M .
Exporting to file /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/hw_handoff/zynqmpsoc_system_ila_0_0.hwh
Generated Block Design Tcl file /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/hw_handoff/zynqmpsoc_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/synth/zynqmpsoc_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_auto_pc_0/zynqmpsoc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/hw_handoff/zynqmpsoc.hwh
Generated Block Design Tcl file /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/hw_handoff/zynqmpsoc_bd.tcl
Generated Hardware Definition File /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/synth/zynqmpsoc.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Jan 11 10:04:39 2021] Launched zynqmpsoc_zynq_ultra_ps_e_0_0_synth_1, zynqmpsoc_axi_ahblite_bridge_0_0_synth_1, zynqmpsoc_ahblite_axi_bridge_0_0_synth_1, zynqmpsoc_rst_ps8_0_75M_0_synth_1, zynqmpsoc_system_ila_0_0_synth_1, zynqmpsoc_axi_gpio_0_0_synth_1, zynqmpsoc_auto_pc_0_synth_1...
Run output will be captured here:
zynqmpsoc_zynq_ultra_ps_e_0_0_synth_1: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/zynqmpsoc_zynq_ultra_ps_e_0_0_synth_1/runme.log
zynqmpsoc_axi_ahblite_bridge_0_0_synth_1: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/zynqmpsoc_axi_ahblite_bridge_0_0_synth_1/runme.log
zynqmpsoc_ahblite_axi_bridge_0_0_synth_1: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/zynqmpsoc_ahblite_axi_bridge_0_0_synth_1/runme.log
zynqmpsoc_rst_ps8_0_75M_0_synth_1: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/zynqmpsoc_rst_ps8_0_75M_0_synth_1/runme.log
zynqmpsoc_system_ila_0_0_synth_1: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/zynqmpsoc_system_ila_0_0_synth_1/runme.log
zynqmpsoc_axi_gpio_0_0_synth_1: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/zynqmpsoc_axi_gpio_0_0_synth_1/runme.log
zynqmpsoc_auto_pc_0_synth_1: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/zynqmpsoc_auto_pc_0_synth_1/runme.log
[Mon Jan 11 10:04:39 2021] Launched synth_1...
Run output will be captured here: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2167.305 ; gain = 543.957 ; free physical = 10864 ; free virtual = 125353
[Mon Jan 11 10:04:39 2021] Waiting for synth_1 to finish (timeout in 360 minutes)...

*** Running vivado
    with args -log zynqmp_top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynqmp_top_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source zynqmp_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1574.820 ; gain = 61.672 ; free physical = 14417 ; free virtual = 124998
Command: synth_design -top zynqmp_top_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24543 
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2503.734 ; gain = 12.871 ; free physical = 13424 ; free virtual = 124005
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynqmp_top_wrapper' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:126]
	Parameter SIMULATION bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'top' declared at '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:22' bound to instance 'esptop_i' of component 'top' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:151]
INFO: [Synth 8-638] synthesizing module 'top' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:65]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:32' bound to instance 'rst0' of component 'rstgen' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (1#1) [/home/jescobedo/repos/juanesp/rtl/misc/rstgen.vhd:49]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'led0_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:194' bound to instance 'x0' of component 'unisim_outpad' [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:199]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'op' to cell 'OBUF' [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (2#1) [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'outpad' (3#1) [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'led2_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:145]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'led3_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:147]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'led4_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:149]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'led1_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:153]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'led5_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:155]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'led6_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:157]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/inpad.vhd:32' bound to instance 'uart_rxd_pad' of component 'inpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/jescobedo/repos/juanesp/rtl/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter loc bound to: 1'b0 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:33' bound to instance 'x0' of component 'unisim_inpad' [/home/jescobedo/repos/juanesp/rtl/techmap/maps/inpad.vhd:52]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:37]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-113] binding component instance 'ip' to cell 'IBUF' [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (4#1) [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/pads_unisim.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'inpad' (5#1) [/home/jescobedo/repos/juanesp/rtl/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'uart_txd_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:166]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/inpad.vhd:32' bound to instance 'uart_ctsn_pad' of component 'inpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:167]
	Parameter tech bound to: 2 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter loc bound to: 1'b0 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:32' bound to instance 'uart_rtsn_pad' of component 'outpad' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:168]
	Parameter SIMULATION bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'esp' declared at '/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:30' bound to instance 'esp_1' of component 'esp' [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:226]
INFO: [Synth 8-638] synthesizing module 'esp' [/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:66]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter this_has_ddr bound to: 1 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b11010 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tile_mem' declared at '/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:35' bound to instance 'tile_mem_i' of component 'tile_mem' [/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:880]
INFO: [Synth 8-638] synthesizing module 'tile_mem' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:157]
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter this_has_ddr bound to: 1 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b11010 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:78]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:131]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:140]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:330]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter test_if_en bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'jtag_test' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/jtag/jtag_test.vhd:35' bound to instance 'jtag_test_i' of component 'jtag_test' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:546]
INFO: [Synth 8-638] synthesizing module 'jtag_test' [/home/jescobedo/repos/juanesp/rtl/sockets/jtag/jtag_test.vhd:126]
	Parameter test_if_en bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jtag_test' (6#1) [/home/jescobedo/repos/juanesp/rtl/sockets/jtag/jtag_test.vhd:126]
	Parameter PORTS bound to: 5'b11010 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_set' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:12' bound to instance 'sync_noc_set_mem' of component 'sync_noc_set' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:688]
INFO: [Synth 8-638] synthesizing module 'sync_noc_set' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
	Parameter PORTS bound to: 5'b11010 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b11010 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_1' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:191]
INFO: [Synth 8-638] synthesizing module 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b11010 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11010 
INFO: [Synth 8-3491] module 'router' declared at '/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:34' bound to instance 'router_ij' of component 'router' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:121]
INFO: [Synth 8-638] synthesizing module 'router' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11010 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
INFO: [Synth 8-638] synthesizing module 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:44]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'queue' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:114]
INFO: [Synth 8-638] synthesizing module 'fifo0' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0' (7#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bypassable_queue' (8#1) [/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:44]
	Parameter loc_port bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
INFO: [Synth 8-638] synthesizing module 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter loc_port bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[0] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'routing_engine' (9#1) [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
INFO: [Synth 8-638] synthesizing module 'routing_engine__parameterized1' [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter loc_port bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[0] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'routing_engine__parameterized1' (9#1) [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
INFO: [Synth 8-638] synthesizing module 'routing_engine__parameterized3' [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter loc_port bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[0] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'routing_engine__parameterized3' (9#1) [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-638] synthesizing module 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'rtr_arbitration_engine' (10#1) [/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:28]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
INFO: [Synth 8-256] done synthesizing module 'router' (11#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:33' bound to instance 'inferred_async_fifo_1' of component 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:190]
INFO: [Synth 8-638] synthesizing module 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:58]
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_empty_xm_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element wr_empty_x_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element rd_full_xm_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element rd_full_x_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'inferred_async_fifo' (12#1) [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:58]
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:33' bound to instance 'inferred_async_fifo_2' of component 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'sync_noc_xy' (13#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b11010 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_2' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:221]
	Parameter PORTS bound to: 5'b11010 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_3' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:251]
	Parameter PORTS bound to: 5'b11010 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_4' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:280]
	Parameter PORTS bound to: 5'b11010 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc32_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:12' bound to instance 'sync_noc_set_5' of component 'sync_noc32_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:310]
INFO: [Synth 8-638] synthesizing module 'sync_noc32_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b11010 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11010 
INFO: [Synth 8-3491] module 'router' declared at '/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:34' bound to instance 'router_ij' of component 'router' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:121]
INFO: [Synth 8-638] synthesizing module 'router__parameterized1' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11010 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
INFO: [Synth 8-638] synthesizing module 'bypassable_queue__parameterized2' [/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:44]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'queue' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:114]
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized1' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized1' (13#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bypassable_queue__parameterized2' (13#1) [/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:44]
	Parameter loc_port bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
INFO: [Synth 8-256] done synthesizing module 'router__parameterized1' (13#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:33' bound to instance 'inferred_async_fifo_1' of component 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:190]
INFO: [Synth 8-638] synthesizing module 'inferred_async_fifo__parameterized2' [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:58]
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_empty_xm_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element wr_empty_x_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element rd_full_xm_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element rd_full_x_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'inferred_async_fifo__parameterized2' (13#1) [/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:58]
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:33' bound to instance 'inferred_async_fifo_2' of component 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'sync_noc32_xy' (14#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b11010 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_6' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:340]
INFO: [Synth 8-256] done synthesizing module 'sync_noc_set' (15#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 16 - type: integer 
	Parameter nahbs bound to: 16 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:39' bound to instance 'ahb2' of component 'ahbctrl' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:798]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:88]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 16 - type: integer 
	Parameter nahbs bound to: 16 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[hsize] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element r_reg[beat] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element r_reg[defmst] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element r_reg[lsplmst] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (16#1) [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:88]
	Parameter pindex bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'esp_tile_csr' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/csr/esp_tile_csr.vhd:19' bound to instance 'mem_tile_csr' of component 'esp_tile_csr' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:908]
INFO: [Synth 8-638] synthesizing module 'esp_tile_csr' [/home/jescobedo/repos/juanesp/rtl/sockets/csr/esp_tile_csr.vhd:41]
	Parameter pindex bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element new_window_setup_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/csr/esp_tile_csr.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'esp_tile_csr' (17#1) [/home/jescobedo/repos/juanesp/rtl/sockets/csr/esp_tile_csr.vhd:41]
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter axitran bound to: 1 - type: integer 
	Parameter little_end bound to: 1 - type: integer 
	Parameter eth_dma bound to: 0 - type: integer 
	Parameter narrow_noc bound to: 0 - type: integer 
	Parameter cacheline bound to: 4 - type: integer 
	Parameter l2_cache_en bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'noc2ahbmst' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:26' bound to instance 'noc2ahbmst_1' of component 'noc2ahbmst' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:936]
INFO: [Synth 8-638] synthesizing module 'noc2ahbmst' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:69]
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter axitran bound to: 1 - type: integer 
	Parameter little_end bound to: 1 - type: integer 
	Parameter eth_dma bound to: 0 - type: integer 
	Parameter narrow_noc bound to: 0 - type: integer 
	Parameter cacheline bound to: 4 - type: integer 
	Parameter l2_cache_en bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[grant] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ready] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[resp] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[incr] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[bufen] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[bufwren] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
INFO: [Synth 8-256] done synthesizing module 'noc2ahbmst' (18#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:69]
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter axitran bound to: 0 - type: integer 
	Parameter little_end bound to: 0 - type: integer 
	Parameter eth_dma bound to: 1 - type: integer 
	Parameter narrow_noc bound to: 0 - type: integer 
	Parameter cacheline bound to: 1 - type: integer 
	Parameter l2_cache_en bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'noc2ahbmst' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:26' bound to instance 'noc2ahbmst_2' of component 'noc2ahbmst' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:983]
INFO: [Synth 8-638] synthesizing module 'noc2ahbmst__parameterized1' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:69]
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter axitran bound to: 0 - type: integer 
	Parameter little_end bound to: 0 - type: integer 
	Parameter eth_dma bound to: 1 - type: integer 
	Parameter narrow_noc bound to: 0 - type: integer 
	Parameter cacheline bound to: 1 - type: integer 
	Parameter l2_cache_en bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[grant] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ready] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[resp] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[incr] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[bufen] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
WARNING: [Synth 8-6014] Unused sequential element r_reg[bufwren] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:905]
INFO: [Synth 8-256] done synthesizing module 'noc2ahbmst__parameterized1' (18#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:69]
	Parameter tech bound to: 2 - type: integer 
	Parameter local_apb_en bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'noc2apb' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:21' bound to instance 'noc2apb_1' of component 'noc2apb' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:1231]
INFO: [Synth 8-638] synthesizing module 'noc2apb' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:45]
	Parameter tech bound to: 2 - type: integer 
	Parameter local_apb_en bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'noc2apb' (19#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:45]
	Parameter tech bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mem_tile_q' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:18' bound to instance 'mem_tile_q_1' of component 'mem_tile_q' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:1256]
INFO: [Synth 8-638] synthesizing module 'mem_tile_q' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:122]
	Parameter tech bound to: 2 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_1' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:199]
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized3' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized3' (19#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_2' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:223]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_3' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:242]
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized6' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized6' (19#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_4' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:260]
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized8' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized8' (19#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_13' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:279]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_13c' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:297]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo2' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo2.vhd:19' bound to instance 'fifo_14' of component 'fifo2' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:315]
INFO: [Synth 8-638] synthesizing module 'fifo2' [/home/jescobedo/repos/juanesp/rtl/noc/fifo2.vhd:42]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo2' (20#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo2.vhd:42]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'fifo2' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo2.vhd:19' bound to instance 'fifo_14c' of component 'fifo2' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:335]
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_8' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:415]
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized10' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized10' (20#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_16' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:430]
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized12' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized12' (20#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_11' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:510]
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized14' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized14' (20#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'fifo0' declared at '/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:19' bound to instance 'fifo_17' of component 'fifo0' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mem_tile_q' (21#1) [/home/jescobedo/repos/juanesp/rtl/sockets/queues/mem_tile_q.vhd:122]
WARNING: [Synth 8-5858] RAM ahbso_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net dco_clk in module/entity tile_mem does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:49]
WARNING: [Synth 8-3848] Net dco_clk_lock in module/entity tile_mem does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:50]
WARNING: [Synth 8-3848] Net coherence_rsp_rcv_rdreq in module/entity tile_mem does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'tile_mem' (22#1) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_mem.vhd:157]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter this_has_dvfs bound to: 0 - type: integer 
	Parameter this_has_pll bound to: 0 - type: integer 
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter this_extra_clk_buf bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b10110 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tile_cpu' declared at '/home/jescobedo/repos/juanesp/rtl/tiles/tile_cpu.vhd:38' bound to instance 'tile_cpu_i' of component 'tile_cpu' [/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:525]
INFO: [Synth 8-638] synthesizing module 'tile_cpu' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_cpu.vhd:150]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter this_has_dvfs bound to: 0 - type: integer 
	Parameter this_has_pll bound to: 0 - type: integer 
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter this_extra_clk_buf bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b10110 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'jtag_test' declared at '/home/jescobedo/repos/juanesp/rtl/sockets/jtag/jtag_test.vhd:35' bound to instance 'jtag_test_i' of component 'jtag_test' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_cpu.vhd:623]
	Parameter PORTS bound to: 5'b10110 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_set' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:12' bound to instance 'sync_noc_set_cpu' of component 'sync_noc_set' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_cpu.vhd:771]
INFO: [Synth 8-638] synthesizing module 'sync_noc_set__parameterized1' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
	Parameter PORTS bound to: 5'b10110 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b10110 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_1' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:191]
INFO: [Synth 8-638] synthesizing module 'sync_noc_xy__parameterized2' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b10110 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10110 
INFO: [Synth 8-3491] module 'router' declared at '/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:34' bound to instance 'router_ij' of component 'router' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:121]
INFO: [Synth 8-638] synthesizing module 'router__parameterized3' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10110 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
INFO: [Synth 8-638] synthesizing module 'routing_engine__parameterized6' [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter loc_port bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[0] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'routing_engine__parameterized6' (22#1) [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[2].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[2].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
INFO: [Synth 8-256] done synthesizing module 'router__parameterized3' (22#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:33' bound to instance 'inferred_async_fifo_1' of component 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:190]
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:33' bound to instance 'inferred_async_fifo_2' of component 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'sync_noc_xy__parameterized2' (22#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b10110 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_2' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:221]
	Parameter PORTS bound to: 5'b10110 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_3' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:251]
	Parameter PORTS bound to: 5'b10110 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:12' bound to instance 'sync_noc_set_4' of component 'sync_noc_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:280]
	Parameter PORTS bound to: 5'b10110 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sync_noc32_xy' declared at '/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:12' bound to instance 'sync_noc_set_5' of component 'sync_noc32_xy' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:310]
INFO: [Synth 8-638] synthesizing module 'sync_noc32_xy__parameterized1' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b10110 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10110 
INFO: [Synth 8-3491] module 'router' declared at '/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:34' bound to instance 'router_ij' of component 'router' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:121]
INFO: [Synth 8-638] synthesizing module 'router__parameterized5' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10110 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'bypassable_queue' declared at '/home/jescobedo/repos/juanesp/rtl/noc/bypassable_queue.vhd:19' bound to instance 'INPUT_FIFO_i' of component 'bypassable_queue' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:318]
	Parameter loc_port bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'routing_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:20' bound to instance 'ROUTING_INPUT_i' of component 'routing_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:469]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
INFO: [Synth 8-3491] module 'rtr_arbitration_engine' declared at '/home/jescobedo/repos/juanesp/rtl/noc/rtr_arbitration_engine.vhd:9' bound to instance 'ARBITRATION_OUTPUT_i' of component 'rtr_arbitration_engine' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:567]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[1].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[2].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[2].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
INFO: [Synth 8-256] done synthesizing module 'router__parameterized5' (22#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/home/jescobedo/repos/juanesp/rtl/noc/inferred_async_fifo.vhd:33' bound to instance 'inferred_async_fifo_1' of component 'inferred_async_fifo' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:190]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc32_xy__parameterized1' (22#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b10110 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc_set__parameterized1' (22#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
	Parameter NMST bound to: 2 - type: integer 
	Parameter NSLV bound to: 5 - type: integer 
	Parameter ROMBase bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ROMLength bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter APBBase bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter APBLength bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter CLINTBase bound to: 64'b0000000000000000000000000000000000000010000000000000000000000000 
	Parameter CLINTLength bound to: 64'b0000000000000000000000000000000000000000000011000000000000000000 
	Parameter SLMBase bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter SLMLength bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter DRAMBase bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter DRAMLength bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter DRAMCachedLength bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'ariane_axi_wrap' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane_axi_wrap.vhd:51]
	Parameter NMST bound to: 2 - type: integer 
	Parameter NSLV bound to: 5 - type: integer 
	Parameter ROMBase bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ROMLength bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter APBBase bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter APBLength bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter CLINTBase bound to: 64'b0000000000000000000000000000000000000010000000000000000000000000 
	Parameter CLINTLength bound to: 64'b0000000000000000000000000000000000000000000011000000000000000000 
	Parameter SLMBase bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter SLMLength bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter DRAMBase bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter DRAMLength bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter DRAMCachedLength bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter NMST bound to: 2 - type: integer 
	Parameter NSLV bound to: 5 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_SLV bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter ROMBase bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ROMLength bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter APBBase bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter APBLength bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter CLINTBase bound to: 64'b0000000000000000000000000000000000000010000000000000000000000000 
	Parameter CLINTLength bound to: 64'b0000000000000000000000000000000000000000000011000000000000000000 
	Parameter SLMBase bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter SLMLength bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter DRAMBase bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter DRAMLength bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter DRAMCachedLength bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'ariane_wrap' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane_wrap.sv:4]
	Parameter NMST bound to: 2 - type: integer 
	Parameter NSLV bound to: 5 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_SLV bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter ROMBase bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ROMLength bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter APBBase bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter APBLength bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter CLINTBase bound to: 64'b0000000000000000000000000000000000000010000000000000000000000000 
	Parameter CLINTLength bound to: 64'b0000000000000000000000000000000000000000000011000000000000000000 
	Parameter SLMBase bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter SLMLength bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter DRAMBase bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter DRAMLength bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter DRAMCachedLength bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeSocCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeSocCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeSocCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeSocCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeSocCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeSocCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeSocCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeSocCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeSocCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeSocCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeSocCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeSocCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter NHARTS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_node_wrap_with_slices' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_wrap_with_slices.sv:22]
	Parameter NB_MASTER bound to: 5 - type: integer 
	Parameter NB_SLAVE bound to: 2 - type: integer 
	Parameter NB_REGION bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter MASTER_SLICE_DEPTH bound to: 2 - type: integer 
	Parameter SLAVE_SLICE_DEPTH bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_multicut' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_multicut.sv:20]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter NUM_CUTS bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (22#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_cut' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (23#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (23#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (23#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (23#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_cut' (24#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_intf_bind_slv' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_slv.sv:4]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf_bind_slv' (25#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_slv.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (25#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_intf_bind_mst' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_mst.sv:4]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf_bind_mst' (26#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_mst.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_cut__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_cut__parameterized0' (26#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'axi_multicut' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_multicut.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_multicut__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_multicut.sv:20]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter NUM_CUTS bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_cut__parameterized1' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_cut__parameterized1' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_intf_bind_slv__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_slv.sv:4]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf_bind_slv__parameterized0' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_slv.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_intf_bind_mst__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_mst.sv:4]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf_bind_mst__parameterized0' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_intf_bind_mst.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_cut__parameterized2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_cut__parameterized2' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_cut.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'axi_multicut__parameterized0' (27#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi/src/axi_multicut.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_node_intf_wrap' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_intf_wrap.sv:11]
	Parameter NB_MASTER bound to: 5 - type: integer 
	Parameter NB_SLAVE bound to: 2 - type: integer 
	Parameter NB_REGION bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_TARG bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_INIT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_node' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node.sv:41]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_MASTER_PORT bound to: 5 - type: integer 
	Parameter N_SLAVE_PORT bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
	Parameter FIFO_DEPTH_DW bound to: 8 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_request_block' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_request_block.sv:37]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 5 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter FIFO_DW_DEPTH bound to: 8 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_AR_allocator' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_AR_allocator.sv:42]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
	Parameter AUX_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_node_arbiter' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
	Parameter AUX_WIDTH bound to: 66 - type: integer 
	Parameter ID_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter N_MASTER bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter_flushable' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (28#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter_flushable' (29#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter' (30#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_node_arbiter' (31#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_AR_allocator' (32#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_AR_allocator.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_AW_allocator' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_AW_allocator.sv:12]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_node_arbiter__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
	Parameter AUX_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter ID_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter N_MASTER bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter_flushable__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (32#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter_flushable__parameterized0' (32#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter__parameterized0' (32#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_node_arbiter__parameterized0' (32#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_AW_allocator' (33#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_AW_allocator.sv:12]
INFO: [Synth 8-6157] synthesizing module 'axi_DW_allocator' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_DW_allocator.sv:44]
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter AUX_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (34#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (35#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_DW_allocator.sv:175]
INFO: [Synth 8-6157] synthesizing module 'axi_multiplexer' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_multiplexer.sv:42]
	Parameter DATA_WIDTH bound to: 74 - type: integer 
	Parameter N_IN bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_multiplexer' (36#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_multiplexer.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'axi_DW_allocator' (37#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_DW_allocator.sv:44]
INFO: [Synth 8-6157] synthesizing module 'axi_address_decoder_BW' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_BW.sv:43]
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_address_decoder_BW' (38#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_BW.sv:43]
INFO: [Synth 8-6157] synthesizing module 'axi_address_decoder_BR' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_BR.sv:45]
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter AXI_ID_OUT bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'axi_address_decoder_BR' (39#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_BR.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'axi_request_block' (40#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_request_block.sv:37]
INFO: [Synth 8-6157] synthesizing module 'axi_response_block' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_response_block.sv:42]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 5 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter FIFO_DEPTH_DW bound to: 8 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_BW_allocator' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_BW_allocator.sv:42]
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 5 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
	Parameter AUX_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_node_arbiter__parameterized1' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
	Parameter AUX_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter N_MASTER bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter__parameterized1' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
	Parameter N_INP bound to: 5 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter_flushable__parameterized1' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
	Parameter N_INP bound to: 5 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (40#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter_flushable__parameterized1' (40#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter__parameterized1' (40#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_node_arbiter__parameterized1' (40#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_BW_allocator' (41#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_BW_allocator.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_BR_allocator' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_BR_allocator.sv:42]
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 5 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_ID_IN bound to: 4 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter LOG_N_INIT bound to: 3 - type: integer 
	Parameter AXI_ID_OUT bound to: 5 - type: integer 
	Parameter AUX_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_node_arbiter__parameterized2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
	Parameter AUX_WIDTH bound to: 68 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter N_MASTER bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter__parameterized2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
	Parameter N_INP bound to: 5 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'stream_arbiter_flushable__parameterized2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
	Parameter N_INP bound to: 5 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 5 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (41#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter_flushable__parameterized2' (41#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'stream_arbiter__parameterized2' (41#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_node_arbiter__parameterized2' (41#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_arbiter.sv:11]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_BR_allocator.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'axi_BR_allocator' (42#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_BR_allocator.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_address_decoder_AR' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_AR.sv:42]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_INIT_PORT bound to: 5 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_AR.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'axi_address_decoder_AR' (43#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_AR.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_address_decoder_AW' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_AW.sv:42]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_INIT_PORT bound to: 5 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_AW.sv:202]
INFO: [Synth 8-6155] done synthesizing module 'axi_address_decoder_AW' (44#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_AW.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_address_decoder_DW' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_DW.sv:45]
	Parameter N_INIT_PORT bound to: 5 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (44#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (44#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'axi_address_decoder_DW' (45#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_address_decoder_DW.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'axi_response_block' (46#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_response_block.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'axi_node' (47#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'axi_node_intf_wrap' (48#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_intf_wrap.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_node_wrap_with_slices' (49#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_wrap_with_slices.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/ariane.sv:27]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/frontend.sv:19]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'instr_scan' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/instr_scan.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'instr_scan' (50#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/instr_scan.sv:18]
INFO: [Synth 8-6157] synthesizing module 'instr_realign' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/instr_realign.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'instr_realign' (51#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/instr_realign.sv:24]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/frontend.sv:172]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/frontend.sv:172]
INFO: [Synth 8-6157] synthesizing module 'ras' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/ras.sv:17]
	Parameter DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM stack_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stack_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ras' (52#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/ras.sv:17]
INFO: [Synth 8-6157] synthesizing module 'btb' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/btb.sv:17]
	Parameter NR_ENTRIES bound to: 32 - type: integer 
	Parameter OFFSET bound to: 1 - type: integer 
	Parameter NR_ROWS bound to: 16 - type: integer 
	Parameter ROW_ADDR_BITS bound to: 1 - type: integer 
	Parameter PREDICTION_BITS bound to: 6 - type: integer 
	Parameter ANTIALIAS_BITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unread' [/home/jescobedo/repos/juanesp/rtl/misc/unread.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'unread' (53#1) [/home/jescobedo/repos/juanesp/rtl/misc/unread.vhd:12]
WARNING: [Synth 8-5856] 3D RAM btb_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM btb_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'btb' (54#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/btb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'bht' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/bht.sv:17]
	Parameter NR_ENTRIES bound to: 128 - type: integer 
	Parameter OFFSET bound to: 1 - type: integer 
	Parameter NR_ROWS bound to: 64 - type: integer 
	Parameter ROW_ADDR_BITS bound to: 1 - type: integer 
	Parameter PREDICTION_BITS bound to: 8 - type: integer 
WARNING: [Synth 8-5856] 3D RAM bht_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bht_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'bht' (55#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/bht.sv:17]
INFO: [Synth 8-6157] synthesizing module 'instr_queue' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/instr_queue.sv:46]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (55#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/lzc.sv:26]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (56#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/lzc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/popcount.sv:19]
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter POPCOUNT_WIDTH bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'popcount' (57#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/popcount.sv:19]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/instr_queue.sv:229]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/instr_queue.sv:229]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (57#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'instr_queue' (58#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/instr_queue.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (59#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/frontend/frontend.sv:19]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/id_stage.sv:16]
INFO: [Synth 8-6157] synthesizing module 'compressed_decoder' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:92]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:139]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:196]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:196]
INFO: [Synth 8-6155] done synthesizing module 'compressed_decoder' (60#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/compressed_decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:96]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:545]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:579]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:609]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:624]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:646]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:669]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:700]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:708]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:708]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:719]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:724]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:731]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:752]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:800]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:855]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:855]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:866]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:871]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:878]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:903]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:922]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (61#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (62#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/id_stage.sv:16]
INFO: [Synth 8-6157] synthesizing module 'issue_stage' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/issue_stage.sv:18]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000100 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 're_name' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/re_name.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:539]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:539]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-6155] done synthesizing module 're_name' (63#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/re_name.sv:23]
INFO: [Synth 8-6157] synthesizing module 'scoreboard' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:15]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000100 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter BITS_ENTRIES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized3' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized3' (63#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:539]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized4' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 32'b00000000000000000000000000001100 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized4' (63#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/rr_arb_tree.sv:34]
WARNING: [Synth 8-5858] RAM commit_instr_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[7][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[6][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[5][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[4][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[3][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[2][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[1][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[0][sbe][trans_id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:215]
INFO: [Synth 8-6155] done synthesizing module 'scoreboard' (64#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/scoreboard.sv:15]
INFO: [Synth 8-6157] synthesizing module 'issue_read_operands' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/issue_read_operands.sv:18]
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'ariane_regfile' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/ariane_regfile_ff.sv:25]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ariane_regfile' (65#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/ariane_regfile_ff.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/issue_read_operands.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:527]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/issue_read_operands.sv:217]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:539]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:539]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:539]
INFO: [Synth 8-6157] synthesizing module 'ariane_regfile__parameterized0' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/ariane_regfile_ff.sv:25]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ariane_regfile__parameterized0' (65#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/ariane_regfile_ff.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:510]
INFO: [Synth 8-6155] done synthesizing module 'issue_read_operands' (66#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/issue_read_operands.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'issue_stage' (67#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/issue_stage.sv:18]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/ex_stage.sv:18]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fpu_wrap' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:135]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:155]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:200]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:222]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:243]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:251]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:391]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:398]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:422]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu_wrap.sv:422]
INFO: [Synth 8-6157] synthesizing module 'fpnew_top' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_top.sv:14]
	Parameter Features[Width] bound to: 64 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 5'b11000 
	Parameter Features[IntFmtMask] bound to: 4'b0011 
	Parameter Implementation[PipeRegs][0][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 2 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv:358]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_block' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_block.sv:14]
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_fmt_slice' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:14]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier' (68#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_classifier.sv:14]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:186]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (68#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/lzc.sv:26]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_rounding.sv:45]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_rounding.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_rounding' (69#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_rounding.sv:14]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:533]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_fma' (70#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_fmt_slice' (71#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:14]
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000110101 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized0' (71#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_classifier.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (71#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/lzc.sv:26]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AbsWidth bound to: 32'b00000000000000000000000000111111 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_result_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:533]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-3848] Net Iteration_cell_sum_AMASK_D[3] in module/entity control_mvp does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:842]
WARNING: [Synth 8-3848] Net Iteration_cell_carry_D[3] in module/entity control_mvp does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:840]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 11 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 52 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 11 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 52 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001100 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 75 - type: integer 
	Parameter NUM_INT_STICKY bound to: 64 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5858] RAM mid_pipe_info_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_cast_multi.sv:379]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_valid_q_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:370]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_target_q_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:376]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_aux_q_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:377]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_valid_q_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:370]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_target_q_reg[2] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:376]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_aux_q_reg[2] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:377]
WARNING: [Synth 8-3848] Net ifmt_slice_result[1] in module/entity fpnew_opgroup_multifmt_slice__parameterized0 does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:80]
WARNING: [Synth 8-3848] Net ifmt_slice_result[0] in module/entity fpnew_opgroup_multifmt_slice__parameterized0 does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:80]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/branch_unit.sv:90]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/ex_stage.sv:185]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INSTR_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter DATA_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM tags_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM content_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tags_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM content_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ASID_WIDTH bound to: 32'sb00000000000000000000000000000001 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:203]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:228]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:237]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:309]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:329]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:331]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[reserved] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:345]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[rsw] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:345]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[a] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:345]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[g] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:345]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[x] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:345]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[r] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:345]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[v] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/mmu.sv:345]
WARNING: [Synth 8-5858] RAM speculative_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM commit_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM speculative_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM commit_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:113]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/load_unit.sv:102]
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:762]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/ariane_pkg.sv:771]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/load_store_unit.sv:335]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/load_store_unit.sv:342]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/load_store_unit.sv:353]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/load_store_unit.sv:360]
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DmBaseAddress bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter AsidWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter NrCommitPorts bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:613]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:632]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:681]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:689]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:704]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:707]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:713]
	Parameter RegOffset bound to: 7'b1011000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RdTxId bound to: 2'b00 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 45 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DROMAJO_RAM bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter SIM_INIT bound to: 1 - type: integer 
	Parameter DATA_BYTES bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DROMAJO_RAM bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 128 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 16 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter SEED bound to: 8'b00000000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter LOG_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter RdAmoTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter RdTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:111]
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter AmoTxId bound to: 2'b01 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter SEED bound to: 8'b00000000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter LOG_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter Seed bound to: 32'b00000000000000000000000000000011 
	Parameter MaxExp bound to: 32'b00000000000000000000000000010000 
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/exp_backoff.sv:55]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[size] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/cache_subsystem/wt_dcache_missunit.sv:167]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[vld_bits] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/cache_subsystem/wt_dcache_missunit.sv:167]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[id] was removed.  [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/cache_subsystem/wt_dcache_missunit.sv:167]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 2 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
WARNING: [Synth 8-5858] RAM tx_stat_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbuffer_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbuffer_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tx_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DROMAJO_RAM bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 512 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter ReqFifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter MetaFifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter AddrIndex bound to: 1 - type: integer 
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 32'b00000000000000000000000000001000 
	Parameter BUFF_DEPTH_SLAVE bound to: 32'b00000000000000000000000000000010 
	Parameter APB_NUM_SLAVES bound to: 32'b00000000000000000000000000001000 
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter OUTSTND_BURSTS_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ALU_RATIO bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter N_IDS bound to: 32 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
WARNING: [Synth 8-3848] Net slave\.aw_id in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:36]
WARNING: [Synth 8-3848] Net slave\.aw_addr in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:37]
WARNING: [Synth 8-3848] Net slave\.aw_len in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:38]
WARNING: [Synth 8-3848] Net slave\.aw_size in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:39]
WARNING: [Synth 8-3848] Net slave\.aw_burst in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:40]
WARNING: [Synth 8-3848] Net slave\.aw_lock in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:41]
WARNING: [Synth 8-3848] Net slave\.aw_cache in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:42]
WARNING: [Synth 8-3848] Net slave\.aw_prot in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:43]
WARNING: [Synth 8-3848] Net slave\.aw_qos in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:44]
WARNING: [Synth 8-3848] Net slave\.aw_atop in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:45]
WARNING: [Synth 8-3848] Net slave\.aw_region in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:46]
WARNING: [Synth 8-3848] Net slave\.aw_user in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:47]
WARNING: [Synth 8-3848] Net slave\.w_data in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:51]
WARNING: [Synth 8-3848] Net slave\.w_strb in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:52]
WARNING: [Synth 8-3848] Net slave\.w_last in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:53]
WARNING: [Synth 8-3848] Net slave\.w_user in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:54]
WARNING: [Synth 8-3848] Net slave\.ar_id in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:64]
WARNING: [Synth 8-3848] Net slave\.ar_addr in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:65]
WARNING: [Synth 8-3848] Net slave\.ar_len in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:66]
WARNING: [Synth 8-3848] Net slave\.ar_size in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:67]
WARNING: [Synth 8-3848] Net slave\.ar_burst in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:68]
WARNING: [Synth 8-3848] Net slave\.ar_lock in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:69]
WARNING: [Synth 8-3848] Net slave\.ar_cache in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:70]
WARNING: [Synth 8-3848] Net slave\.ar_prot in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:71]
WARNING: [Synth 8-3848] Net slave\.ar_qos in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:72]
WARNING: [Synth 8-3848] Net slave\.ar_region in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:73]
WARNING: [Synth 8-3848] Net slave\.ar_user in module/entity ariane_wrap does not have driver. [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/include/axi_intf.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ariane_axi_wrap' (136#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane_axi_wrap.vhd:51]
	Parameter tech bound to: 2 - type: integer 
	Parameter nmst bound to: 3 - type: integer 
	Parameter retarget_for_dma bound to: 0 - type: integer 
	Parameter mem_axi_port bound to: 1 - type: integer 
	Parameter mem_num bound to: 1 - type: integer 
	Parameter mem_info bound to: 70'b0000000000000000000000000010000000000000000000000000000000110000000000 
	Parameter slv_y bound to: 3'b001 
	Parameter slv_x bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'axislv2noc' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:72]
	Parameter tech bound to: 2 - type: integer 
	Parameter nmst bound to: 3 - type: integer 
	Parameter retarget_for_dma bound to: 0 - type: integer 
	Parameter mem_axi_port bound to: 1 - type: integer 
	Parameter mem_num bound to: 1 - type: integer 
	Parameter mem_info bound to: 70'b0000000000000000000000000010000000000000000000000000000000110000000000 
	Parameter slv_y bound to: 3'b001 
	Parameter slv_x bound to: 3'b001 
WARNING: [Synth 8-5858] RAM somi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[len] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[burst] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[lock] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[cache] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[prot] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[qos] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[atop] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[region] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[user] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[msg_type] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[reserved] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[mem_x] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[mem_y] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[addr_msb] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[hsize_msb] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
INFO: [Synth 8-256] done synthesizing module 'axislv2noc' (137#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:72]
	Parameter tech bound to: 2 - type: integer 
	Parameter nmst bound to: 1 - type: integer 
	Parameter retarget_for_dma bound to: 0 - type: integer 
	Parameter mem_axi_port bound to: 0 - type: integer 
	Parameter mem_num bound to: 0 - type: integer 
	Parameter mem_info bound to: 70'b0000000000000000000000000000000000000000000000000000000000111111111111 
	Parameter slv_y bound to: 3'b001 
	Parameter slv_x bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'axislv2noc__parameterized1' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:72]
	Parameter tech bound to: 2 - type: integer 
	Parameter nmst bound to: 1 - type: integer 
	Parameter retarget_for_dma bound to: 0 - type: integer 
	Parameter mem_axi_port bound to: 0 - type: integer 
	Parameter mem_num bound to: 0 - type: integer 
	Parameter mem_info bound to: 70'b0000000000000000000000000000000000000000000000000000000000111111111111 
	Parameter slv_y bound to: 3'b001 
	Parameter slv_x bound to: 3'b001 
WARNING: [Synth 8-5858] RAM somi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[xindex] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[len] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[burst] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[lock] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[cache] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[prot] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[qos] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[atop] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[region] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[user] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[msg_type] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[reserved] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[mem_x] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[mem_y] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[addr_msb] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
WARNING: [Synth 8-6014] Unused sequential element transaction_reg_reg[hsize_msb] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:703]
INFO: [Synth 8-256] done synthesizing module 'axislv2noc__parameterized1' (137#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/axislv2noc.vhd:72]
	Parameter pindex bound to: 0 - type: integer 
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter apb_slv_cfg bound to: 12288'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001100000000100010000000000001000011111111111100010000000000000000000000000000000011101100000000000001000001100000000000000000000000000000000000010000110000000000111111000000000100000001000000010001000000101000000000000011000011111111111100010000000000000000000000000000000011101011000000010111000000000000000000000100000011111111111100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011101000000001100100000000000000011110000000000010000000000000000000000000000000000000001000010010010000000101011000000010000000011111111000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101011000000100100000000000000100100000000000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000010000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000100000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000110000011111111111000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter apb_slv_en bound to: 128'b01110000000000110000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_y bound to: 384'b001001001001000000000000000000000000000000001001000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_x bound to: 384'b001001001001000000000000000000000000000000001001000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'apb2noc' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:53]
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter apb_slv_cfg bound to: 12288'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001100000000100010000000000001000011111111111100010000000000000000000000000000000011101100000000000001000001100000000000000000000000000000000000010000110000000000111111000000000100000001000000010001000000101000000000000011000011111111111100010000000000000000000000000000000011101011000000010111000000000000000000000100000011111111111100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011101000000001100100000000000000011110000000000010000000000000000000000000000000000000001000010010010000000101011000000010000000011111111000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101011000000100100000000000000100100000000000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000010000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000100000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000110000011111111111000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter apb_slv_en bound to: 128'b01110000000000110000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_y bound to: 384'b001001001001000000000000000000000000000000001001000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_x bound to: 384'b001001001001000000000000000000000000000000001001000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:155]
WARNING: [Synth 8-5858] RAM apbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'apb2noc' (138#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:53]
	Parameter tech bound to: 2 - type: integer 
	Parameter local_apb_en bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter tech bound to: 2 - type: integer 
	Parameter irq_y bound to: 3'b001 
	Parameter irq_x bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'intack2noc' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intack2noc.vhd:51]
	Parameter tech bound to: 2 - type: integer 
	Parameter irq_y bound to: 3'b001 
	Parameter irq_x bound to: 3'b001 
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized16' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized16' (138#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intack2noc' (139#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intack2noc.vhd:51]
	Parameter tech bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cpu_tile_q' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/cpu_tile_q.vhd:126]
	Parameter tech bound to: 2 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized18' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized18' (139#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cpu_tile_q' (140#1) [/home/jescobedo/repos/juanesp/rtl/sockets/queues/cpu_tile_q.vhd:126]
WARNING: [Synth 8-3848] Net dco_clk_lock in module/entity tile_cpu does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_cpu.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'tile_cpu' (141#1) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_cpu.vhd:150]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b11001 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tile_empty' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_empty.vhd:144]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b11001 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter tech bound to: 2 - type: integer 
	Parameter local_apb_en bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter pindex bound to: 0 - type: integer 
	Parameter tech bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'empty_tile_q' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/empty_tile_q.vhd:78]
	Parameter tech bound to: 2 - type: integer 
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'empty_tile_q' (142#1) [/home/jescobedo/repos/juanesp/rtl/sockets/queues/empty_tile_q.vhd:78]
	Parameter PORTS bound to: 5'b11001 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_noc_set__parameterized3' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
	Parameter PORTS bound to: 5'b11001 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b11001 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_noc_xy__parameterized4' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b11001 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11001 
INFO: [Synth 8-638] synthesizing module 'router__parameterized7' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11001 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter loc_port bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'routing_engine__parameterized8' [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter loc_port bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[0] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element next_localx_reg[1] was removed.  [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'routing_engine__parameterized8' (142#1) [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:42]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter loc_port bound to: 3 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter loc_port bound to: 4 - type: integer 
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[0].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[0].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
INFO: [Synth 8-256] done synthesizing module 'router__parameterized7' (142#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc_xy__parameterized4' (142#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b11001 
	Parameter has_sync bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b11001 
	Parameter has_sync bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b11001 
	Parameter has_sync bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b11001 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_noc32_xy__parameterized3' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b11001 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11001 
INFO: [Synth 8-638] synthesizing module 'router__parameterized9' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b11001 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter loc_port bound to: 0 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter loc_port bound to: 3 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter loc_port bound to: 4 - type: integer 
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[0].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[0].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[3].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
INFO: [Synth 8-256] done synthesizing module 'router__parameterized9' (142#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc32_xy__parameterized3' (142#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b11001 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc_set__parameterized3' (142#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
WARNING: [Synth 8-3848] Net dco_clk in module/entity tile_empty does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_empty.vhd:51]
WARNING: [Synth 8-3848] Net dco_clk_lock in module/entity tile_empty does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_empty.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'tile_empty' (143#1) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_empty.vhd:144]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b10101 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tile_io' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:170]
	Parameter SIMULATION bound to: 0 - type: bool 
	Parameter this_has_dco bound to: 0 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter ROUTER_PORTS bound to: 5'b10101 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter test_if_en bound to: 0 - type: integer 
	Parameter PORTS bound to: 5'b10101 
	Parameter HAS_SYNC bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_noc_set__parameterized5' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
	Parameter PORTS bound to: 5'b10101 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b10101 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_noc_xy__parameterized6' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b10101 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10101 
INFO: [Synth 8-638] synthesizing module 'router__parameterized11' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10101 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter loc_port bound to: 0 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter loc_port bound to: 2 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter loc_port bound to: 4 - type: integer 
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[0].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[0].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[2].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[2].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.VOID_IN_DELAY_AN.data_void_in_d_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:298]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'INPUT_FIFO[4].INPUT_FIFO_SEL.last_flit_tail_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:376]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.insert_lookahead_routing_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:643]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.DATA_OUT_AN.data_void_out_i_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:876]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.lock_priority_reg' in module 'router__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:576]
INFO: [Common 17-14] Message 'Synth 8-6426' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'router__parameterized11' (143#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
	Parameter g_data_width bound to: 66 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc_xy__parameterized6' (143#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_xy.vhd:45]
	Parameter PORTS bound to: 5'b10101 
	Parameter has_sync bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b10101 
	Parameter has_sync bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b10101 
	Parameter has_sync bound to: 1 - type: integer 
	Parameter PORTS bound to: 5'b10101 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_noc32_xy__parameterized5' [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b10101 
	Parameter HAS_SYNC bound to: 1 - type: integer 
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10101 
INFO: [Synth 8-638] synthesizing module 'router__parameterized13' [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter flow_control bound to: 0 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter ports bound to: 5'b10101 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter loc_port bound to: 0 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter loc_port bound to: 2 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter loc_port bound to: 4 - type: integer 
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:179]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'router__parameterized13' (143#1) [/home/jescobedo/repos/juanesp/rtl/noc/router.vhd:73]
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
	Parameter g_data_width bound to: 34 - type: integer 
	Parameter g_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc32_xy__parameterized5' (143#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc32_xy.vhd:45]
	Parameter PORTS bound to: 5'b10101 
	Parameter has_sync bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_noc_set__parameterized5' (143#1) [/home/jescobedo/repos/juanesp/rtl/noc/sync_noc_set.vhd:122]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 4 - type: integer 
	Parameter nahbs bound to: 16 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbctrl__parameterized1' [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:88]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 4 - type: integer 
	Parameter nahbs bound to: 16 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[hsize] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element r_reg[beat] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element r_reg[defmst] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element r_reg[lsplmst] was removed.  [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl__parameterized1' (143#1) [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:88]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 1536 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter nslaves bound to: 128 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter remote_apb bound to: 128'b11111000000000110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'patient_apbctrl' [/home/jescobedo/repos/juanesp/rtl/sockets/bus/patient_apbctrl.vhd:74]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 1536 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter nslaves bound to: 128 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter remote_apb bound to: 128'b11111000000000110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'patient_apbctrl' (144#1) [/home/jescobedo/repos/juanesp/rtl/sockets/bus/patient_apbctrl.vhd:74]
	Parameter hindex bound to: 3 - type: integer 
	Parameter sequence bound to: 160'b0000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001 
	Parameter srst_sequence bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'esp_init' [/home/jescobedo/repos/juanesp/rtl/misc/esp_init.vhd:34]
	Parameter hindex bound to: 3 - type: integer 
	Parameter sequence bound to: 160'b0000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001 
	Parameter srst_sequence bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'eth_edcl_ahb_mst' [/home/jescobedo/repos/juanesp/rtl/peripherals/ethernet/eth_edcl_ahb_mst.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/peripherals/ethernet/eth_edcl_ahb_mst.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'eth_edcl_ahb_mst' (145#1) [/home/jescobedo/repos/juanesp/rtl/peripherals/ethernet/eth_edcl_ahb_mst.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element req_reg_reg[req] was removed.  [/home/jescobedo/repos/juanesp/rtl/misc/esp_init.vhd:95]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'esp_init' (146#1) [/home/jescobedo/repos/juanesp/rtl/misc/esp_init.vhd:34]
	Parameter hindex bound to: 0 - type: integer 
	Parameter tech bound to: 2 - type: integer 
	Parameter kbytes bound to: 128 - type: integer 
	Parameter pipe bound to: 0 - type: integer 
	Parameter maccsz bound to: 64 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbram' [/home/jescobedo/repos/juanesp/rtl/misc/ahbram.vhd:57]
	Parameter hindex bound to: 0 - type: integer 
	Parameter tech bound to: 2 - type: integer 
	Parameter kbytes bound to: 128 - type: integer 
	Parameter pipe bound to: 0 - type: integer 
	Parameter maccsz bound to: 64 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter endianness bound to: 0 - type: integer 
	Parameter tech bound to: 2 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncrambw' [/home/jescobedo/repos/juanesp/rtl/techmap/maps/syncrambw.vhd:50]
	Parameter tech bound to: 2 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter tech bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_be' [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/memory_unisim.vhd:690]
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter tech bound to: 2 - type: integer 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 1'b0 
	Parameter INIT_B bound to: 1'b0 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SRVAL_A bound to: 1'b0 
	Parameter SRVAL_B bound to: 1'b0 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
WARNING: [Synth 8-5856] 3D RAM bank_CE_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bank_A_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bank_D_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bank_WE_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bank_WEM_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'selh_reg[1][0:0]' into 'seld_reg[1][0:0]' [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/sram_b/unisim_sram_b_14abits.v:79]
INFO: [Synth 8-4471] merging register 'selv_reg[1][0:0]' into 'seld_reg[1][0:0]' [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/sram_b/unisim_sram_b_14abits.v:80]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_be' (150#1) [/home/jescobedo/repos/juanesp/rtl/techmap/virtexup/memory_unisim.vhd:690]
INFO: [Synth 8-256] done synthesizing module 'syncrambw' (151#1) [/home/jescobedo/repos/juanesp/rtl/techmap/maps/syncrambw.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ahbram' (152#1) [/home/jescobedo/repos/juanesp/rtl/misc/ahbram.vhd:57]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 32 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/jescobedo/repos/juanesp/rtl/peripherals/uart/apbuart.vhd:62]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 32 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (153#1) [/home/jescobedo/repos/juanesp/rtl/peripherals/uart/apbuart.vhd:62]
	Parameter pindex bound to: 2 - type: integer 
	Parameter pconfig bound to: 96'b111011000000000000010000011000000000000000000000000000000000000100001100000000001111110000000001 
	Parameter NHARTS bound to: 1 - type: integer 
	Parameter NIRQ_SRCS bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'riscv_plic_apb_wrap' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/riscv_plic_apb_wrap.vhd:31]
	Parameter pindex bound to: 2 - type: integer 
	Parameter pconfig bound to: 96'b111011000000000000010000011000000000000000000000000000000000000100001100000000001111110000000001 
	Parameter NHARTS bound to: 1 - type: integer 
	Parameter NIRQ_SRCS bound to: 30 - type: integer 
	Parameter NHARTS bound to: 1 - type: integer 
	Parameter NIRQ_SRCS bound to: 30 - type: integer 
	Parameter NHARTS bound to: 1 - type: integer 
	Parameter NIRQ_SRCS bound to: 30 - type: integer 
	Parameter MaxPriority bound to: 32'b00000000000000000000000000000111 
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter N_SOURCE bound to: 30 - type: integer 
	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter SRCW bound to: 32'sb00000000000000000000000000000101 
	Parameter PRIOW bound to: 3 - type: integer 
	Parameter N_SOURCE bound to: 30 - type: integer 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter ALGORITHM bound to: SEQUENTIAL - type: string 
	Parameter SRCW bound to: 32'b00000000000000000000000000000101 
	Parameter PRIOW bound to: 32'b00000000000000000000000000000011 
	Parameter N_SOURCE bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_plic_apb_wrap' (160#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/riscv_plic_apb_wrap.vhd:31]
	Parameter hindex bound to: 2 - type: integer 
	Parameter hconfig bound to: 256'b1110110000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001111111111110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NHARTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'riscv_clint_ahb_wrap' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/riscv_clint_ahb_wrap.vhd:33]
	Parameter hindex bound to: 2 - type: integer 
	Parameter hconfig bound to: 256'b1110110000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001111111111110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NHARTS bound to: 1 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter hconfig bound to: 256'b1110110000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001111111111110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter aximid bound to: 0 - type: integer 
	Parameter axisecure bound to: 1 - type: bool 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi_l' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:63]
	Parameter hindex bound to: 2 - type: integer 
	Parameter hconfig bound to: 256'b1110110000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001111111111110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter aximid bound to: 0 - type: integer 
	Parameter axisecure bound to: 1 - type: bool 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahb2axi_l' (161#1) [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:63]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH_SLV bound to: 8 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter NR_CORES bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH_SLV bound to: 8 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter NR_CORES bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter NR_CORES bound to: 1 - type: integer 
	Parameter MSIP_BASE bound to: 16'b0000000000000000 
	Parameter MTIMECMP_BASE bound to: 16'b0100000000000000 
	Parameter MTIME_BASE bound to: 16'b1011111111111000 
	Parameter AddrSelWidth bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/clint/axi_lite_interface.sv:74]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-256] done synthesizing module 'riscv_clint_ahb_wrap' (167#1) [/home/jescobedo/repos/juanesp/rtl/cores/ariane/riscv_clint_ahb_wrap.vhd:33]
	Parameter APB_DW bound to: 32 - type: integer 
	Parameter APB_AW bound to: 32 - type: integer 
	Parameter REV_ENDIAN bound to: 0 - type: integer 
	Parameter APB_DW bound to: 32 - type: integer 
	Parameter APB_AW bound to: 32 - type: integer 
	Parameter REV_ENDIAN bound to: 0 - type: integer 
	Parameter C_REG_ID bound to: 0 - type: integer 
	Parameter C_SRST_BIT bound to: 0 - type: integer 
	Parameter C_REG_MASK bound to: 1 - type: integer 
	Parameter S_REG_ID bound to: 1 - type: integer 
	Parameter S_SRST_BIT bound to: 0 - type: integer 
	Parameter NREG bound to: 2 - type: integer 
	Parameter APB_BYTE_OFFSET_BITS bound to: 2 - type: integer 
	Parameter OFFSET_MAX bound to: 4 - type: integer 
	Parameter APB_ADDR_MSB bound to: 2 - type: integer 
	Parameter APB_ADDR_LSB bound to: 2 - type: integer 
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 16'b0000100000000000 
	Parameter hconfig bound to: 4096'b0000000100000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000111100000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101100000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000011111111111100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000011110000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000 
	Parameter mem_hindex bound to: 4 - type: integer 
	Parameter mem_num bound to: 1 - type: integer 
	Parameter mem_info bound to: 70'b0000000000000000000000000010000000000000000000000000000000110000000000 
	Parameter slv_y bound to: 3'b001 
	Parameter slv_x bound to: 3'b001 
	Parameter retarget_for_dma bound to: 1 - type: integer 
	Parameter dma_length bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbslv2noc' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/ahbslv2noc.vhd:73]
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 16'b0000100000000000 
	Parameter hconfig bound to: 4096'b0000000100000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000111100000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101100000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000011111111111100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000011110000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000 
	Parameter mem_hindex bound to: 4 - type: integer 
	Parameter mem_num bound to: 1 - type: integer 
	Parameter mem_info bound to: 70'b0000000000000000000000000010000000000000000000000000000000110000000000 
	Parameter slv_y bound to: 3'b001 
	Parameter slv_x bound to: 3'b001 
	Parameter retarget_for_dma bound to: 1 - type: integer 
	Parameter dma_length bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM ahbso_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ahbslv2noc' (169#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/ahbslv2noc.vhd:73]
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter apb_slv_cfg bound to: 12288'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001100000000100010000000000001000011111111111100010000000000000000000000000000000011101100000000000001000001100000000000000000000000000000000000010000110000000000111111000000000100000001000000010001000000101000000000000011000011111111111100010000000000000000000000000000000011101011000000010111000000000000000000000100000011111111111100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011101000000001100100000000000000011110000000000010000000000000000000000000000000000000001000010010010000000101011000000010000000011111111000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101011000000100100000000000000100100000000000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000010000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000100000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000110000011111111111000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter apb_slv_en bound to: 128'b00000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_y bound to: 384'b001001001001000000000000000000000000000000001001000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_x bound to: 384'b001001001001000000000000000000000000000000001001000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'apb2noc__parameterized1' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:53]
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter apb_slv_cfg bound to: 12288'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001100000000100010000000000001000011111111111100010000000000000000000000000000000011101100000000000001000001100000000000000000000000000000000000010000110000000000111111000000000100000001000000010001000000101000000000000011000011111111111100010000000000000000000000000000000011101011000000010111000000000000000000000100000011111111111100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011101000000001100100000000000000011110000000000010000000000000000000000000000000000000001000010010010000000101011000000010000000011111111000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101011000000100100000000000000100100000000000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000010000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000100000011111111111000010000000000000000000000000000000011101011000000100100000000000000100100000110000011111111111000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter apb_slv_en bound to: 128'b00000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_y bound to: 384'b001001001001000000000000000000000000000000001001000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_x bound to: 384'b001001001001000000000000000000000000000000001001000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:155]
WARNING: [Synth 8-5858] RAM apbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'apb2noc__parameterized1' (169#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:53]
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter apb_slv_cfg bound to: 12288'b11101011000000100100000000000000100100000110000011111111111000010000000000000000000000000000000000000001000000001100000000100010000000000001000011111111111100010000000000000000000000000000000011101100000000000001000001100000000000000000000000000000000000010000110000000000111111000000000100000001000000010001000000101000000000000011000011111111111100010000000000000000000000000000000011101011000000010111000000000000000000000100000011111111111100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011101000000001100100000000000000011110000000000010000000000000000000000000000000000000001000010010010000000101011000000010000000011111111000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter apb_slv_en bound to: 128'b11111000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_y bound to: 384'b001001001001000000000000000000000000000000001001000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_x bound to: 384'b001001001001000000000000000000000000000000001001000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'apb2noc__parameterized3' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:53]
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter apb_slv_cfg bound to: 12288'b11101011000000100100000000000000100100000110000011111111111000010000000000000000000000000000000000000001000000001100000000100010000000000001000011111111111100010000000000000000000000000000000011101100000000000001000001100000000000000000000000000000000000010000110000000000111111000000000100000001000000010001000000101000000000000011000011111111111100010000000000000000000000000000000011101011000000010111000000000000000000000100000011111111111100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011101000000001100100000000000000011110000000000010000000000000000000000000000000000000001000010010010000000101011000000010000000011111111000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0... (message truncated)
	Parameter apb_slv_en bound to: 128'b11111000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_y bound to: 384'b001001001001000000000000000000000000000000001001000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter apb_slv_x bound to: 384'b001001001001000000000000000000000000000000001001000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:155]
WARNING: [Synth 8-5858] RAM apbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'apb2noc__parameterized3' (169#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/apb2noc.vhd:53]
	Parameter tech bound to: 2 - type: integer 
	Parameter local_apb_en bound to: 128'b11111000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'noc2apb__parameterized2' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:45]
	Parameter tech bound to: 2 - type: integer 
	Parameter local_apb_en bound to: 128'b11111000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'noc2apb__parameterized2' (169#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:45]
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter cpu_y bound to: 3'b000 
	Parameter cpu_x bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'intreq2noc' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:55]
	Parameter tech bound to: 2 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter cpu_y bound to: 3'b000 
	Parameter cpu_x bound to: 3'b001 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:92]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:93]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:374]
INFO: [Synth 8-226] default block is never used [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:430]
WARNING: [Synth 8-5858] RAM irqi_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM irqo_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'intreq2noc' (170#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:55]
	Parameter tech bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'noc2intreq' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2intreq.vhd:32]
	Parameter tech bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'noc2intreq' (171#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2intreq.vhd:32]
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter axitran bound to: 1 - type: integer 
	Parameter little_end bound to: 1 - type: integer 
	Parameter eth_dma bound to: 0 - type: integer 
	Parameter narrow_noc bound to: 1 - type: integer 
	Parameter cacheline bound to: 1 - type: integer 
	Parameter l2_cache_en bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'noc2ahbmst__parameterized3' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:69]
	Parameter tech bound to: 2 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter axitran bound to: 1 - type: integer 
	Parameter little_end bound to: 1 - type: integer 
	Parameter eth_dma bound to: 0 - type: integer 
	Parameter narrow_noc bound to: 1 - type: integer 
	Parameter cacheline bound to: 1 - type: integer 
	Parameter l2_cache_en bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'noc2ahbmst__parameterized3' (171#1) [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2ahbmst.vhd:69]
	Parameter pindex bound to: 0 - type: integer 
	Parameter tech bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'misc_tile_q' [/home/jescobedo/repos/juanesp/rtl/sockets/queues/misc_tile_q.vhd:157]
	Parameter tech bound to: 2 - type: integer 
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized20' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized20' (171#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 18 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 66 - type: integer 
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 9 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo0__parameterized22' [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 9 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo0__parameterized22' (171#1) [/home/jescobedo/repos/juanesp/rtl/noc/fifo.vhd:40]
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 6 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 34 - type: integer 
	Parameter depth bound to: 5 - type: integer 
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'misc_tile_q' (172#1) [/home/jescobedo/repos/juanesp/rtl/sockets/queues/misc_tile_q.vhd:157]
WARNING: [Synth 8-5858] RAM ctrl_ahbso_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM irqi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net ahbmi2[hgrant] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[hready] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[hresp] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[hrdata] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[hirq] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[testen] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[testrst] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[scanen] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[testoen] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net ahbmi2[testin] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:273]
WARNING: [Synth 8-3848] Net noc_apbo[23][prdata] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:368]
WARNING: [Synth 8-3848] Net noc_apbo[23][pirq] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:368]
WARNING: [Synth 8-3848] Net noc_apbo[23][pconfig][0] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:368]
WARNING: [Synth 8-3848] Net noc_apbo[23][pconfig][1] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:368]
WARNING: [Synth 8-3848] Net noc_apbo[23][pconfig][2] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:368]
WARNING: [Synth 8-3848] Net noc_apbo[23][pindex] in module/entity tile_io does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:368]
INFO: [Synth 8-256] done synthesizing module 'tile_io' (173#1) [/home/jescobedo/repos/juanesp/rtl/tiles/tile_io.vhd:170]
WARNING: [Synth 8-3848] Net mon_dvfs_domain[1][acc_idle] in module/entity esp does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:84]
WARNING: [Synth 8-3848] Net mon_dvfs_domain[1][traffic] in module/entity esp does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:84]
WARNING: [Synth 8-3848] Net mon_dvfs_domain[1][burst] in module/entity esp does not have driver. [/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'esp' (174#1) [/home/jescobedo/repos/juanesp/rtl/tiles/esp.vhd:66]
WARNING: [Synth 8-3848] Net dvi_apbo[prdata] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:85]
WARNING: [Synth 8-3848] Net dvi_apbo[pirq] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:85]
WARNING: [Synth 8-3848] Net dvi_apbo[pconfig][0] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:85]
WARNING: [Synth 8-3848] Net dvi_apbo[pconfig][1] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:85]
WARNING: [Synth 8-3848] Net dvi_apbo[pconfig][2] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:85]
WARNING: [Synth 8-3848] Net dvi_apbo[pindex] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:85]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hbusreq] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hlock] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[htrans] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[haddr] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hwrite] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hsize] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hburst] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hprot] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hwdata] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hirq] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][0] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][1] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][2] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][3] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][4] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][5] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][6] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hconfig][7] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
WARNING: [Synth 8-3848] Net dvi_ahbmo[hindex] in module/entity top does not have driver. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'top' (175#1) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:65]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'zynqmpsoc_auto_pc_0' has 60 connections declared, but only 58 given [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/synth/zynqmpsoc.v:243]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_75M' of module 'zynqmpsoc_rst_ps8_0_75M_0' has 10 connections declared, but only 7 given [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/synth/zynqmpsoc.v:719]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/synth/zynqmpsoc.v:727]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'zynqmpsoc_zynq_ultra_ps_e_0_0' has 122 connections declared, but only 116 given [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/synth/zynqmpsoc.v:752]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynqmpsoc_i'. This will prevent further optimization [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:188]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'esptop_i'. This will prevent further optimization [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'zynqmp_top_wrapper' (186#1) [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/zynqmp_top_wrapper.vhd:25]
WARNING: [Synth 8-3331] design s00_couplers_imp_17VQRNZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_17VQRNZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zynqmpsoc_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zynqmpsoc_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[65]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[64]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[63]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[62]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[61]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[60]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[59]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[58]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[57]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[56]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[55]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[54]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[53]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[52]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[51]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[50]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[49]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[48]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[47]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[46]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[45]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[44]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[43]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[42]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[41]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[40]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[39]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[38]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[37]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[36]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[35]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[34]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[33]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[32]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[31]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[30]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[29]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[28]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[27]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[26]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[25]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[24]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[23]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[22]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[21]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[20]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[19]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[18]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[17]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[16]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[15]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[14]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[13]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[12]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[11]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[10]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[9]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[8]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[7]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[6]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[5]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[4]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[3]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[2]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[1]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_data[0]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_out_void
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc1_in_stop
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[65]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[64]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[63]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[62]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[61]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[60]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[59]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[58]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[57]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[56]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[55]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[54]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[53]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[52]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[51]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[50]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[49]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[48]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[47]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[46]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[45]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[44]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[43]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[42]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[41]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[40]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[39]
WARNING: [Synth 8-3331] design misc_tile_q has unconnected port noc2_out_data[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.164 ; gain = 884.301 ; free physical = 12696 ; free virtual = 123297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 3381.102 ; gain = 890.238 ; free physical = 12889 ; free virtual = 123490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 3381.102 ; gain = 890.238 ; free physical = 12889 ; free virtual = 123490
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3458.594 ; gain = 0.000 ; free physical = 12445 ; free virtual = 123046
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:133]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:153]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:145]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:147]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:149]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:155]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:157]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:168]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/top.vhd:166]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/jescobedo/repos/juanesp/rtl/techmap/maps/outpad.vhd:54]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4098.008 ; gain = 18.812 ; free physical = 11923 ; free virtual = 122525
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_ahblite_bridge_0_0/zynqmpsoc_axi_ahblite_bridge_0_0/zynqmpsoc_axi_ahblite_bridge_0_0_in_context.xdc] for cell 'zynqmpsoc_i/axi_ahblite_bridge_0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_ahblite_bridge_0_0/zynqmpsoc_axi_ahblite_bridge_0_0/zynqmpsoc_axi_ahblite_bridge_0_0_in_context.xdc] for cell 'zynqmpsoc_i/axi_ahblite_bridge_0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_ahblite_axi_bridge_0_0/zynqmpsoc_ahblite_axi_bridge_0_0/zynqmpsoc_ahblite_axi_bridge_0_0_in_context.xdc] for cell 'zynqmpsoc_i/ahblite_axi_bridge_0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_ahblite_axi_bridge_0_0/zynqmpsoc_ahblite_axi_bridge_0_0/zynqmpsoc_ahblite_axi_bridge_0_0_in_context.xdc] for cell 'zynqmpsoc_i/ahblite_axi_bridge_0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0_in_context.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0_in_context.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/zynqmpsoc_system_ila_0_0/zynqmpsoc_system_ila_0_0_in_context.xdc] for cell 'zynqmpsoc_i/system_ila_0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/zynqmpsoc_system_ila_0_0/zynqmpsoc_system_ila_0_0_in_context.xdc] for cell 'zynqmpsoc_i/system_ila_0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0_in_context.xdc] for cell 'zynqmpsoc_i/axi_gpio_0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0_in_context.xdc] for cell 'zynqmpsoc_i/axi_gpio_0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_auto_pc_0/zynqmpsoc_auto_pc_0/zynqmpsoc_auto_pc_0_in_context.xdc] for cell 'zynqmpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_auto_pc_0/zynqmpsoc_auto_pc_0/zynqmpsoc_auto_pc_0_in_context.xdc] for cell 'zynqmpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynqmp_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynqmp_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-constraints.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-constraints.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-dvi-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-dvi-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-constraints.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynqmp_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynqmp_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4144.977 ; gain = 0.000 ; free physical = 11897 ; free virtual = 122498
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAMB16_S1_S1 => RAMB18E2: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4144.977 ; gain = 0.000 ; free physical = 11897 ; free virtual = 122498
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:12 ; elapsed = 00:02:08 . Memory (MB): peak = 4144.977 ; gain = 1654.113 ; free physical = 12821 ; free virtual = 123423
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[haddr]' and it is trimmed from '14' to '9' bits. [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
INFO: [Synth 8-4471] merging register 'accelerator_tlb_count_reg[31:0]' into 'count_reg[13][31:0]' [/home/jescobedo/repos/juanesp/rtl/sockets/csr/esp_tile_csr.vhd:291]
INFO: [Synth 8-5546] ROM "config_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "srst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'noc2ahbmst'
INFO: [Synth 8-5546] ROM "v[hsize]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'noc2ahbmst__parameterized1'
INFO: [Synth 8-5546] ROM "v[hsize]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[pwrite]' into 'apbi_reg_reg[penable]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[testrst]' into 'apbi_reg_reg[testen]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[scanen]' into 'apbi_reg_reg[testen]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[testoen]' into 'apbi_reg_reg[testen]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-802] inferred FSM for state register 'apb_state_reg' in module 'noc2apb'
INFO: [Synth 8-802] inferred FSM for state register 'noc5_fifos_current_reg' in module 'mem_tile_q'
INFO: [Synth 8-802] inferred FSM for state register 'to_noc5_fifos_current_reg' in module 'mem_tile_q'
INFO: [Synth 8-4471] merging register 'next_localy_reg[3][2:0]' into 'next_localy_reg[2][2:0]' [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:72]
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.state_reg[1]' in module 'router__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.state_reg[1]' in module 'router__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized5'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:84]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_BW_allocator'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_BR_allocator'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_address_decoder_AW'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv:84]
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_select" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "check_fprm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "illegal_instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_select" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "check_fprm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "illegal_instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][OF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:454]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][UF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:454]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][NX]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:454]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:322]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][OF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:454]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][UF]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:454]
INFO: [Synth 8-4471] merging register 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][NX]' into 'gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:454]
INFO: [Synth 8-5546] ROM "State_ctl_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "State_ctl_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "C_BIAS_AONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_HALF_BIAS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi'
INFO: [Synth 8-5544] ROM "get_opgroup3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fpu_gen.replicate_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fpu_gen.check_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/serdiv.sv:139]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_lvl_q_reg' in module 'ptw'
INFO: [Synth 8-5587] ROM size for "amo_op_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[uxl][1:0]' into 'mstatus_q_reg[sxl][1:0]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:828]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[stopcount]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:832]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[nmip]' into 'dcsr_q_reg[stopcount]' [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/csr_regfile.sv:832]
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_icache'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_missunit'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_q_reg' in module 'axi_shim'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:723]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi2apb_64_32'
INFO: [Synth 8-5544] ROM "RVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
INFO: [Synth 8-802] inferred FSM for state register 'aw_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'b_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_lrsc'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_lrsc'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axislv2noc'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axislv2noc__parameterized1'
INFO: [Synth 8-5544] ROM "somi[0][b][valid]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'apb_state_reg' in module 'apb2noc'
INFO: [Synth 8-802] inferred FSM for state register 'irq_rcv_state_reg' in module 'intack2noc'
INFO: [Synth 8-802] inferred FSM for state register 'irq_snd_state_reg' in module 'intack2noc'
INFO: [Synth 8-5544] ROM "irq_rcv_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'noc5_fifos_current_reg' in module 'cpu_tile_q'
INFO: [Synth 8-802] inferred FSM for state register 'to_noc5_fifos_current_reg' in module 'cpu_tile_q'
INFO: [Synth 8-802] inferred FSM for state register 'cpu_rstn_state_reg' in module 'tile_cpu'
INFO: [Synth 8-5544] ROM "cpurstn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_rstn_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'next_localy_reg[3][2:0]' into 'next_localy_reg[2][2:0]' [/home/jescobedo/repos/juanesp/rtl/noc/routing_engine.vhd:72]
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.state_reg[3]' in module 'router__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.state_reg[3]' in module 'router__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized13'
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[haddr]' and it is trimmed from '14' to '9' bits. [/home/jescobedo/repos/juanesp/rtl/sockets/bus/ahbctrl.vhd:698]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'patient_apbctrl'
INFO: [Synth 8-802] inferred FSM for state register 'init_state_reg' in module 'esp_init'
INFO: [Synth 8-5544] ROM "timer_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req[req]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[txstate]' in module 'apbuart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart'
INFO: [Synth 8-5545] ROM "prio_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prio_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ip_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ie_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ie_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cc_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cc_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "resp_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "resp_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][id][7:0]' into 'syncregs.r_reg[aximout][aw][id][7:0]' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:352]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][lock]' into 'syncregs.r_reg[aximout][aw][lock]' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:352]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][aw][region][3:0]' into 'syncregs.r_reg[aximout][aw][qos][3:0]' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:352]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][w][user][0:0]' into 'syncregs.r_reg[aximout][aw][user][0:0]' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:352]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][qos][3:0]' into 'syncregs.r_reg[aximout][aw][qos][3:0]' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:352]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][region][3:0]' into 'syncregs.r_reg[aximout][aw][qos][3:0]' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:352]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][user][0:0]' into 'syncregs.r_reg[aximout][aw][user][0:0]' [/home/jescobedo/repos/juanesp/rtl/sockets/adapters/ahb2axi_l.vhd:352]
INFO: [Synth 8-802] inferred FSM for state register 'syncregs.r_reg[state]' in module 'ahb2axi_l'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi_lite_interface'
INFO: [Synth 8-802] inferred FSM for state register 'ahbs_state_reg' in module 'ahbslv2noc'
INFO: [Synth 8-802] inferred FSM for state register 'apb_state_reg' in module 'apb2noc__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'apb_state_reg' in module 'apb2noc__parameterized3'
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[pwrite]' into 'apbi_reg_reg[penable]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[testrst]' into 'apbi_reg_reg[testen]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[scanen]' into 'apbi_reg_reg[testen]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-4471] merging register 'apbi_reg_reg[testoen]' into 'apbi_reg_reg[testen]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/noc2apb.vhd:84]
INFO: [Synth 8-802] inferred FSM for state register 'apb_state_reg' in module 'noc2apb__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'noc2ahbmst__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'serdes_gen.serdes_current_reg' in module 'noc2ahbmst__parameterized3'
INFO: [Synth 8-5546] ROM "v[hsize]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'noc6_fifos_current_reg' in module 'misc_tile_q'
INFO: [Synth 8-802] inferred FSM for state register 'to_noc4_fifos_current_reg' in module 'misc_tile_q'
INFO: [Synth 8-802] inferred FSM for state register 'noc5_fifos_current_reg' in module 'misc_tile_q'
INFO: [Synth 8-802] inferred FSM for state register 'to_noc5_fifos_current_reg' in module 'misc_tile_q'
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.new_state_reg[3]' in module 'router', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.state_reg[3]' in module 'router', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.new_state_reg[1]' in module 'router', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.state_reg[1]' in module 'router', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inferred_async_fifo:/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router__parameterized1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.new_state_reg[3]' in module 'router__parameterized1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.state_reg[3]' in module 'router__parameterized1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.new_state_reg[1]' in module 'router__parameterized1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.state_reg[1]' in module 'router__parameterized1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inferred_async_fifo__parameterized2:/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          receive_header |         000000000000000000000001 |                            00000
         receive_address |         000000000000000000000010 |                            00010
          receive_length |         000000000000000000000100 |                            00001
              rd_request |         000000000000000000001000 |                            00011
             send_header |         000000000000000000010000 |                            00100
               send_data |         000000000000000000100000 |                            00110
            send_put_ack |         000000000000000001000000 |                            10111
    send_put_ack_address |         000000000000000010000000 |                            11000
              wr_request |         000000000000000100000000 |                            00111
              write_data |         000000000000001000000000 |                            01000
              write_busy |         000000000000010000000000 |                            10110
     dma_receive_address |         000000000000100000000000 |                            01011
    dma_receive_rdlength |         000000000001000000000000 |                            10001
          dma_rd_request |         000000000010000000000000 |                            01100
         dma_send_header |         000000000100000000000000 |                            01101
           dma_send_data |         000000001000000000000000 |                            01110
           dma_send_busy |         000000010000000000000000 |                            10011
           dma_wait_busy |         000000100000000000000000 |                            10100
    dma_receive_wrlength |         000001000000000000000000 |                            10010
          dma_wr_request |         000010000000000000000000 |                            01111
          dma_write_data |         000100000000000000000000 |                            10000
          dma_write_busy |         001000000000000000000000 |                            10101
         write_last_data |         010000000000000000000000 |                            01001
          write_complete |         100000000000000000000000 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'noc2ahbmst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          receive_header |          00000000000000000000001 |                            00000
         receive_address |          00000000000000000000010 |                            00010
              rd_request |          00000000000000000000100 |                            00011
             send_header |          00000000000000000001000 |                            00100
               send_data |          00000000000000000010000 |                            00110
            send_put_ack |          00000000000000000100000 |                            10111
    send_put_ack_address |          00000000000000001000000 |                            11000
              wr_request |          00000000000000010000000 |                            00111
              write_data |          00000000000000100000000 |                            01000
              write_busy |          00000000000001000000000 |                            10110
     dma_receive_address |          00000000000010000000000 |                            01011
    dma_receive_rdlength |          00000000000100000000000 |                            10001
          dma_rd_request |          00000000001000000000000 |                            01100
         dma_send_header |          00000000010000000000000 |                            01101
           dma_send_data |          00000000100000000000000 |                            01110
           dma_send_busy |          00000001000000000000000 |                            10011
           dma_wait_busy |          00000010000000000000000 |                            10100
    dma_receive_wrlength |          00000100000000000000000 |                            10010
          dma_wr_request |          00001000000000000000000 |                            01111
          dma_write_data |          00010000000000000000000 |                            10000
          dma_write_busy |          00100000000000000000000 |                            10101
         write_last_data |          01000000000000000000000 |                            01001
          write_complete |          10000000000000000000000 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'noc2ahbmst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              rcv_header |                              000 |                              000
             rcv_address |                              001 |                              001
                snd_data |                              010 |                              100
          snd_data_delay |                              011 |                              101
                rcv_data |                              100 |                              011
        apb_write_strobe |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_state_reg' using encoding 'sequential' in module 'noc2apb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                               00 |                               00
  packet_remote_ahbs_rcv |                               01 |                               01
          packet_apb_rcv |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'noc5_fifos_current_reg' using encoding 'sequential' in module 'mem_tile_q'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                               00 |                               00
  packet_remote_ahbs_snd |                               01 |                               01
          packet_apb_snd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'to_noc5_fifos_current_reg' using encoding 'sequential' in module 'mem_tile_q'
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router__parameterized3', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized3', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.new_state_reg[2]' in module 'router__parameterized3', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized3', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.new_state_reg[1]' in module 'router__parameterized3', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.state_reg[1]' in module 'router__parameterized3', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router__parameterized5', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized5', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.new_state_reg[2]' in module 'router__parameterized5', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized5', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.new_state_reg[1]' in module 'router__parameterized5', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.state_reg[1]' in module 'router__parameterized5', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OPERATIVE |                                0 |                               00
            ERROR_SINGLE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_BW_allocator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OPERATIVE |                               00 |                               00
                GO_ERROR |                               01 |                               11
            ERROR_SINGLE |                               10 |                               01
             ERROR_BURST |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_BR_allocator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OPERATIVE |                               00 |                               00
        COMPLETE_PENDING |                               01 |                               01
            ACCEPT_WDATA |                               10 |                               10
     COMPLETE_ERROR_RESP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_address_decoder_AW'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              100 |                               00
*
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_lvl_q_reg' using encoding 'one-hot' in module 'ptw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              001
                   FLUSH |                              001 |                              000
                    READ |                              010 |                              010
                    MISS |                              011 |                              011
               KILL_MISS |                              100 |                              110
                TLB_MISS |                              101 |                              100
             KILL_ATRANS |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              011
                    IDLE |                              001 |                              000
                   DRAIN |                              010 |                              001
                     AMO |                              011 |                              010
                AMO_WAIT |                              100 |                              110
              STORE_WAIT |                              101 |                              100
               LOAD_WAIT |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_missunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
                MISS_REQ |                              010 |                              010
           KILL_MISS_ACK |                              011 |                              101
              REPLAY_REQ |                              100 |                              110
             REPLAY_READ |                              101 |                              111
               MISS_WAIT |                              110 |                              011
               KILL_MISS |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
           WAIT_AW_READY |                              001 |                             0001
WAIT_LAST_W_READY_AW_READY |                              010 |                             0011
     WAIT_AW_READY_BURST |                              011 |                             0100
       WAIT_LAST_W_READY |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_q_reg' using encoding 'sequential' in module 'axi_shim'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           WAIT_R_PREADY |                             0001 |                             1010
            SINGLE_RD_64 |                             0010 |                             0010
               SINGLE_RD |                             0011 |                             0001
             BURST_RD_64 |                             0100 |                             0101
                BURST_RD |                             0101 |                             0100
              BURST_RD_1 |                             0110 |                             0011
           WAIT_W_PREADY |                             0111 |                             1011
            SINGLE_WR_64 |                             1000 |                             1001
               SINGLE_WR |                             1001 |                             1000
             BURST_WR_64 |                             1010 |                             0111
                BURST_WR |                             1011 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi2apb_64_32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AR |                               00 |                               00
         WAIT_CHANNEL_AR |                               01 |                               01
                 SEND_AR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ar_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_B |                               00 |                               00
         WAIT_COMPLETE_B |                               01 |                               01
          WAIT_CHANNEL_B |                               10 |                               10
                  SEND_B |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_R |                               00 |                               00
             WAIT_DATA_R |                               01 |                               01
          WAIT_CHANNEL_R |                               10 |                               10
                  SEND_R |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_W |                              000 |                              000
             WAIT_DATA_W |                              001 |                              001
           WAIT_RESULT_W |                              010 |                              010
          WAIT_CHANNEL_W |                              011 |                              011
                  SEND_W |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AW |                              001 |                               00
          WAIT_RESULT_AW |                              010 |                               01
                 SEND_AW |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aw_state_q_reg' using encoding 'one-hot' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 AW_IDLE |                              000 |                              000
               W_FORWARD |                              001 |                              001
          W_WAIT_ART_CLR |                              010 |                              011
               B_FORWARD |                              011 |                              101
                  W_DROP |                              100 |                              100
                B_INJECT |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
               R_WAIT_AR |                               01 |                               01
                R_WAIT_R |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          request_header |                             0001 |                             0001
         request_address |                             0010 |                             0010
            request_data |                             0011 |                             0100
          request_length |                             0100 |                             0011
            reply_header |                             0101 |                             0101
              reply_data |                             0110 |                             0110
          reply_data_lsb |                             0111 |                             1001
          reply_data_msb |                             1000 |                             1010
        request_data_lsb |                             1001 |                             0111
        request_data_msb |                             1010 |                             1000
        request_data_ack |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'axislv2noc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          request_header |                             0001 |                             0001
         request_address |                             0010 |                             0010
            request_data |                             0011 |                             0100
          request_length |                             0100 |                             0011
            reply_header |                             0101 |                             0101
              reply_data |                             0110 |                             0110
          reply_data_lsb |                             0111 |                             1001
          reply_data_msb |                             1000 |                             1010
        request_data_lsb |                             1001 |                             0111
        request_data_msb |                             1010 |                             1000
        request_data_ack |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'axislv2noc__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
        wr_request_flit1 |                              001 |                              011
        wr_request_flit2 |                              010 |                              100
        wr_request_flit3 |                              011 |                              101
        rd_request_flit1 |                              100 |                              001
        rd_request_flit2 |                              101 |                              010
          rd_reply_flit1 |                              110 |                              110
          rd_reply_flit2 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_state_reg' using encoding 'sequential' in module 'apb2noc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reset_active |                               00 |                              000
          reset_released |                               01 |                              001
                    idle |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'irq_rcv_state_reg' using encoding 'sequential' in module 'intack2noc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                                1 |                               00
                    idle |                                1 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'irq_snd_state_reg' using encoding 'sequential' in module 'intack2noc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                              000 |                              000
packet_local_remote_apb_rcv |                              001 |                              101
    packet_local_apb_rcv |                              010 |                              110
   packet_remote_apb_rcv |                              011 |                              001
              packet_irq |                              100 |                              011
          packet_apb_rcv |                              101 |                              100
  packet_remote_ahbs_rcv |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'noc5_fifos_current_reg' using encoding 'sequential' in module 'cpu_tile_q'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                              000 |                              000
          packet_irq_ack |                              001 |                              011
   packet_remote_apb_snd |                              010 |                              001
packet_local_remote_apb_snd |                              011 |                              101
          packet_apb_snd |                              100 |                              100
    packet_local_apb_snd |                              101 |                              110
  packet_remote_ahbs_snd |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'to_noc5_fifos_current_reg' using encoding 'sequential' in module 'cpu_tile_q'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     por |                             0000 |                             0000
          soft_reset_1_h |                             0001 |                             0001
          soft_reset_1_l |                             0010 |                             0010
          soft_reset_2_h |                             0011 |                             0011
          soft_reset_2_l |                             0100 |                             0100
          soft_reset_3_h |                             0101 |                             0101
          soft_reset_3_l |                             0110 |                             0110
          soft_reset_4_h |                             0111 |                             0111
                     run |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_rstn_state_reg' using encoding 'sequential' in module 'tile_cpu'
WARNING: [Synth 8-327] inferring latch for variable 'dvfs_no_master_or_no_dvfs.mon_dvfs_int_reg[vf]' [/home/jescobedo/repos/juanesp/rtl/tiles/tile_cpu.vhd:1532]
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router__parameterized7', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized7', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.new_state_reg[3]' in module 'router__parameterized7', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.state_reg[3]' in module 'router__parameterized7', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.new_state_reg[0]' in module 'router__parameterized7', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized7', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router__parameterized9', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized9', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.new_state_reg[3]' in module 'router__parameterized9', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.state_reg[3]' in module 'router__parameterized9', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.new_state_reg[0]' in module 'router__parameterized9', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized9', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router__parameterized11', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized11', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.new_state_reg[2]' in module 'router__parameterized11', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized11', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.new_state_reg[0]' in module 'router__parameterized11', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized11', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.new_state_reg[4]' in module 'router__parameterized13', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.state_reg[4]' in module 'router__parameterized13', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.new_state_reg[2]' in module 'router__parameterized13', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.state_reg[2]' in module 'router__parameterized13', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.new_state_reg[0]' in module 'router__parameterized13', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.state_reg[0]' in module 'router__parameterized13', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                               00 |                               00
           read_ctrl_msg |                               01 |                               01
                    read |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'patient_apbctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                             0000 |                             0000
          reset_released |                             0001 |                             0001
                    busy |                             0010 |                             0010
                   pause |                             0011 |                             0011
                 timeout |                             0100 |                             0100
                    done |                             0101 |                             0101
                set_srst |                             0110 |                             0110
           wait_set_srst |                             0111 |                             0111
            pending_srst |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_state_reg' using encoding 'sequential' in module 'esp_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                 cparity |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[txstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                 cparity |                              011 |                              011
                 stopbit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    read |                               01 |                               01
                   write |                               10 |                               10
                 error_p |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncregs.r_reg[state]' using encoding 'sequential' in module 'ahb2axi_l'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WRITE |                               01 |                               10
                 WRITE_B |                               10 |                               11
                    READ |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi_lite_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          request_header |                              001 |                              001
         request_address |                              010 |                              010
            request_data |                              011 |                              011
          request_length |                              100 |                              110
            reply_header |                              101 |                              100
              reply_data |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahbs_state_reg' using encoding 'sequential' in module 'ahbslv2noc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
        wr_request_flit1 |                              001 |                              011
        wr_request_flit2 |                              010 |                              100
        wr_request_flit3 |                              011 |                              101
        rd_request_flit1 |                              100 |                              001
        rd_request_flit2 |                              101 |                              010
          rd_reply_flit1 |                              110 |                              110
          rd_reply_flit2 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_state_reg' using encoding 'sequential' in module 'apb2noc__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
        wr_request_flit1 |                              001 |                              011
        wr_request_flit2 |                              010 |                              100
        wr_request_flit3 |                              011 |                              101
        rd_request_flit1 |                              100 |                              001
        rd_request_flit2 |                              101 |                              010
          rd_reply_flit1 |                              110 |                              110
          rd_reply_flit2 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_state_reg' using encoding 'sequential' in module 'apb2noc__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              rcv_header |                              000 |                              000
             rcv_address |                              001 |                              001
                snd_data |                              010 |                              100
          snd_data_delay |                              011 |                              101
                rcv_data |                              100 |                              011
        apb_write_strobe |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_state_reg' using encoding 'sequential' in module 'noc2apb__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                passthru |                               00 |                               00
                 rsp_msb |                               01 |                               01
                 req_msb |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'serdes_gen.serdes_current_reg' using encoding 'sequential' in module 'noc2ahbmst__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          receive_header |        0000000000000000000000010 |                            00000
         receive_address |        0000000000000100000000000 |                            00010
          receive_length |        0000000000001000000000000 |                            00001
              rd_request |        0000000000000000100000000 |                            00011
             send_header |        0000000000000001000000000 |                            00100
               send_data |        0100000000000000000000000 |                            00110
            send_put_ack |        0000000000100000000000000 |                            10111
    send_put_ack_address |        0000001000000000000000000 |                            11000
              wr_request |        0000000000010000000000000 |                            00111
              write_data |        0000100000000000000000000 |                            01000
              write_busy |        0000010000000000000000000 |                            10110
     dma_receive_address |        0001000000000000000000000 |                            01011
    dma_receive_rdlength |        0000000000000010000000000 |                            10001
          dma_rd_request |        0000000000000000000010000 |                            01100
         dma_send_header |        0000000000000000000001000 |                            01101
           dma_send_data |        0000000000000000000000001 |                            01110
           dma_send_busy |        0000000000000000000000100 |                            10011
           dma_wait_busy |        0000000000000000000100000 |                            10100
    dma_receive_wrlength |        0000000000000000001000000 |                            10010
          dma_wr_request |        0000000000000000010000000 |                            01111
          dma_write_data |        0000000001000000000000000 |                            10000
          dma_write_busy |        0000000010000000000000000 |                            10101
         write_last_data |        0000000100000000000000000 |                            01001
          write_complete |        0010000000000000000000000 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'noc2ahbmst__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                               00 |                               00
          packet_dma_snd |                               01 |                               01
 packet_coherent_dma_snd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'to_noc4_fifos_current_reg' using encoding 'sequential' in module 'misc_tile_q'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                              000 |                              000
packet_local_remote_apb_rcv |                              001 |                              001
          packet_apb_rcv |                              010 |                              010
   packet_remote_apb_rcv |                              011 |                              011
          packet_irq_ack |                              100 |                              100
         packet_ahbs_rcv |                              101 |                              110
  packet_remote_ahbs_rcv |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'noc5_fifos_current_reg' using encoding 'sequential' in module 'misc_tile_q'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                              000 |                              000
              packet_irq |                              001 |                              110
          packet_apb_snd |                              010 |                              010
    packet_local_apb_snd |                              011 |                              001
   packet_remote_apb_snd |                              100 |                              011
         packet_ahbs_snd |                              101 |                              100
  packet_remote_ahbs_snd |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'to_noc5_fifos_current_reg' using encoding 'sequential' in module 'misc_tile_q'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    none |                               00 |                               00
          packet_dma_rcv |                               01 |                               01
 packet_coherent_dma_rcv |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'noc6_fifos_current_reg' using encoding 'sequential' in module 'misc_tile_q'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 4144.977 ; gain = 1654.113 ; free physical = 7858 ; free virtual = 118482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |sync_noc_xy                   |           5|     14665|
|2     |sync_noc32_xy                 |           1|      8425|
|3     |esp_tile_csr                  |           4|     17721|
|4     |tile_mem__GCB0                |           1|     31508|
|5     |tile_mem__GCB1                |           1|     35045|
|6     |sync_noc_xy__parameterized2   |           5|     14665|
|7     |sync_noc32_xy__parameterized1 |           1|      8425|
|8     |scoreboard__GB0               |           1|     40002|
|9     |scoreboard__GB1               |           1|     14272|
|10    |scoreboard__GB2               |           1|     19352|
|11    |issue_stage__GC0              |           1|     27419|
|12    |fpnew_top__GB0                |           1|     29826|
|13    |fpnew_top__GB1                |           1|     24606|
|14    |fpu_wrap__GC0                 |           1|      1347|
|15    |ex_stage__GCB0                |           1|     30767|
|16    |ex_stage__GCB1                |           1|      8931|
|17    |wt_dcache__GB0                |           1|     35232|
|18    |wt_dcache_wbuffer             |           1|     16253|
|19    |wt_cache_subsystem__GC0       |           1|     16229|
|20    |ariane__GCB0                  |           1|     31828|
|21    |frontend                      |           1|     21563|
|22    |ariane_wrap__GCB0             |           1|     34758|
|23    |axi2apb_64_32                 |           1|      4126|
|24    |axi_riscv_atomics_wrap        |           1|     16464|
|25    |ariane_axi_wrap__GC0          |           1|     20189|
|26    |tile_cpu__GC0                 |           1|     40845|
|27    |sync_noc_xy__parameterized4   |           5|     14665|
|28    |sync_noc32_xy__parameterized3 |           1|      8425|
|29    |tile_empty__GC0               |           1|      5273|
|30    |sync_noc_xy__parameterized6   |           5|     14665|
|31    |sync_noc32_xy__parameterized5 |           1|      8425|
|32    |tile_io__GCB0                 |           1|     39413|
|33    |tile_io__GCB1                 |           1|     16566|
|34    |tile_io__GCB2                 |           1|     20754|
|35    |tile_io__GCB3                 |           1|     31152|
|36    |tile_io__GCB4                 |           1|     26822|
|37    |top__GC0                      |           1|        16|
|38    |zynqmp_top_wrapper__GC0       |           1|      1217|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    164 Bit       Adders := 1     
	   2 Input    163 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 40    
	   3 Input     64 Bit       Adders := 1     
	   2 Input     63 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 3     
	   2 Input     54 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 25    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 13    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 104   
	   2 Input      3 Bit       Adders := 45    
	   4 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 34    
	   4 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 32    
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 96    
	   2 Input      1 Bit         XORs := 643   
	   3 Input      1 Bit         XORs := 48    
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	              197 Bit    Registers := 1     
	              163 Bit    Registers := 1     
	              128 Bit    Registers := 5     
	               76 Bit    Registers := 1     
	               74 Bit    Registers := 2     
	               73 Bit    Registers := 6     
	               67 Bit    Registers := 4     
	               66 Bit    Registers := 562   
	               64 Bit    Registers := 345   
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 23    
	               53 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               44 Bit    Registers := 38    
	               34 Bit    Registers := 252   
	               32 Bit    Registers := 404   
	               30 Bit    Registers := 9     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 14    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 109   
	                8 Bit    Registers := 236   
	                7 Bit    Registers := 35    
	                6 Bit    Registers := 116   
	                5 Bit    Registers := 283   
	                4 Bit    Registers := 1230  
	                3 Bit    Registers := 717   
	                2 Bit    Registers := 431   
	                1 Bit    Registers := 1508  
+---Multipliers : 
	                65x65  Multipliers := 1     
	                53x53  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 36    
	              528 Bit         RAMs := 40    
	              272 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    163 Bit        Muxes := 2     
	   2 Input    129 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 3     
	   6 Input    128 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input    109 Bit        Muxes := 3     
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     74 Bit        Muxes := 6     
	  11 Input     73 Bit        Muxes := 4     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 5     
	   2 Input     68 Bit        Muxes := 10    
	   2 Input     67 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 724   
	   4 Input     66 Bit        Muxes := 3     
	  24 Input     66 Bit        Muxes := 6     
	  23 Input     66 Bit        Muxes := 3     
	  12 Input     66 Bit        Muxes := 2     
	   3 Input     66 Bit        Muxes := 3     
	   7 Input     66 Bit        Muxes := 1     
	   8 Input     65 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 7     
	   2 Input     64 Bit        Muxes := 1278  
	   4 Input     64 Bit        Muxes := 102   
	   6 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 7     
	   9 Input     64 Bit        Muxes := 1     
	  12 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 2     
	  40 Input     64 Bit        Muxes := 3     
	  41 Input     64 Bit        Muxes := 1     
	  38 Input     64 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 71    
	   4 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 19    
	   3 Input     57 Bit        Muxes := 1     
	   4 Input     57 Bit        Muxes := 2     
	  17 Input     57 Bit        Muxes := 1     
	   8 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 25    
	   6 Input     56 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 2     
	   3 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 21    
	   7 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 23    
	   4 Input     52 Bit        Muxes := 7     
	   5 Input     52 Bit        Muxes := 1     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 3     
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 137   
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 347   
	   3 Input     34 Bit        Muxes := 1     
	   6 Input     34 Bit        Muxes := 4     
	  12 Input     34 Bit        Muxes := 2     
	 129 Input     34 Bit        Muxes := 3     
	   8 Input     34 Bit        Muxes := 3     
	   7 Input     34 Bit        Muxes := 6     
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 183   
	   4 Input     32 Bit        Muxes := 22    
	   5 Input     32 Bit        Muxes := 4     
	  24 Input     32 Bit        Muxes := 4     
	  23 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 3     
	 128 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 26    
	   3 Input     32 Bit        Muxes := 5     
	  12 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	  39 Input     32 Bit        Muxes := 1     
	  40 Input     31 Bit        Muxes := 1     
	  41 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 63    
	 128 Input     28 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	  24 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 14    
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 17    
	   3 Input     24 Bit        Muxes := 1     
	  23 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 33    
	   7 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 5     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 16    
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 33    
	   4 Input     11 Bit        Muxes := 7     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 142   
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 136   
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 533   
	   4 Input      8 Bit        Muxes := 14    
	   5 Input      8 Bit        Muxes := 34    
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	  12 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 54    
	   6 Input      7 Bit        Muxes := 3     
	   9 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	  20 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 85    
	   8 Input      6 Bit        Muxes := 15    
	   9 Input      6 Bit        Muxes := 11    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 4     
	  17 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  46 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1292  
	   8 Input      5 Bit        Muxes := 8     
	   9 Input      5 Bit        Muxes := 7     
	  21 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 5     
	   6 Input      5 Bit        Muxes := 3     
	   7 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2830  
	   4 Input      4 Bit        Muxes := 79    
	   3 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 10    
	   8 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 739   
	  24 Input      3 Bit        Muxes := 4     
	  23 Input      3 Bit        Muxes := 3     
	 128 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 20    
	   8 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 18    
	  34 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 10    
	  19 Input      3 Bit        Muxes := 5     
	  12 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1366  
	   4 Input      2 Bit        Muxes := 97    
	   6 Input      2 Bit        Muxes := 75    
	   3 Input      2 Bit        Muxes := 116   
	  24 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 8     
	  20 Input      2 Bit        Muxes := 3     
	  34 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 7     
	  19 Input      2 Bit        Muxes := 1     
	  40 Input      2 Bit        Muxes := 3     
	  41 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10535 
	   4 Input      1 Bit        Muxes := 290   
	  10 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 80    
	   3 Input      1 Bit        Muxes := 268   
	  24 Input      1 Bit        Muxes := 38    
	  23 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 125   
	   7 Input      1 Bit        Muxes := 85    
	   8 Input      1 Bit        Muxes := 32    
	  34 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 51    
	  15 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 5     
	  20 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 8     
	  46 Input      1 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo0__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc_xy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc32_xy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module esp_tile_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 1     
	               32 Bit    Registers := 64    
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input     73 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
Module ahbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 35    
	   3 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 516   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module noc2ahbmst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     66 Bit        Muxes := 1     
	  24 Input     66 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 2     
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  24 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 19    
Module noc2ahbmst__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     66 Bit        Muxes := 1     
	  23 Input     66 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 2     
	  23 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	  23 Input      1 Bit        Muxes := 19    
Module fifo0__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__4 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 18    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 18    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 18    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 18    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 18    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 18    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo2__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 18    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 18    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo2__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 18    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 18    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem_tile_q 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   3 Input     34 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 8     
Module noc2apb__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   6 Input    128 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 6     
	   6 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 12    
Module tile_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	 128 Input     32 Bit        Muxes := 1     
	 128 Input     28 Bit        Muxes := 1     
	 128 Input      3 Bit        Muxes := 1     
Module fifo0__5 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__6 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__7 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc_xy__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized6__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized3__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc32_xy__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module instr_realign 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ras 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module btb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 96    
Module bht 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 128   
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 512   
	   3 Input      1 Bit        Muxes := 128   
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module instr_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module instr_scan__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module instr_scan 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   6 Input     64 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 5     
Module popcount__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module rr_arb_tree__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module rr_arb_tree__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module rr_arb_tree__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module rr_arb_tree__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module scoreboard 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 40    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 16    
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 352   
	   2 Input      9 Bit        Muxes := 127   
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1671  
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module re_name 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ariane_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 96    
Module ariane_regfile__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 93    
Module issue_read_operands 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	   7 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module rr_arb_tree__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module lzc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               76 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   4 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lzc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    164 Bit       Adders := 1     
	   2 Input    163 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              163 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                53x53  Multipliers := 1     
+---Muxes : 
	   2 Input    163 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 3     
	   2 Input     53 Bit        Muxes := 3     
	   7 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 5     
	   4 Input     52 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 35    
	   4 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rr_arb_tree__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module fpnew_noncomp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 14    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module fpnew_opgroup_fmt_slice__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 14    
	   4 Input     52 Bit        Muxes := 2     
	   5 Input     52 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   4 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module fpnew_opgroup_fmt_slice__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module lzc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 10    
	   5 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module rr_arb_tree__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module lzc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module preprocess_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               53 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     52 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module iteration_div_sqrt_mvp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module control_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 71    
	   4 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 4     
	   3 Input     57 Bit        Muxes := 1     
	   4 Input     57 Bit        Muxes := 2     
	  17 Input     57 Bit        Muxes := 1     
	   8 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
Module norm_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 15    
	   2 Input     53 Bit        Muxes := 18    
	   2 Input     52 Bit        Muxes := 4     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module fpnew_divsqrt_multi 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module rr_arb_tree__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module fpnew_top 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module fpu_wrap 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	  34 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  34 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  34 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module tlb__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 16    
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 48    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input     44 Bit        Muxes := 63    
	   2 Input     30 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 63    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 727   
Module tlb 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 16    
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 48    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input     44 Bit        Muxes := 63    
	   2 Input     30 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 63    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 727   
Module ptw 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   6 Input     56 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 19    
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
Module store_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 8     
	               56 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     56 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module store_unit 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module load_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 5     
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	              197 Bit    Registers := 1     
Module lsu_bypass 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                65x65  Multipliers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module serdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module mult 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
Module csr_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module branch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ex_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
Module lzc__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module rr_arb_tree__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module lzc__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     56 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module rr_arb_tree__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     56 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 28    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module wt_dcache_wbuffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	               56 Bit    Registers := 8     
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 38    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 154   
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 876   
	   4 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module exp_backoff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module wt_dcache_missunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 13    
Module wt_dcache_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
Module rr_arb_tree__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module wt_dcache_mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 25    
	   2 Input     56 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 34    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module wt_dcache_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
Module lzc__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module lzc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SyncSpRamBeNx64__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module wt_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 12    
Module rr_arb_tree__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_shim 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 7     
Module wt_axi_adapter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 2     
	  12 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 2     
Module compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  20 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 2     
	  12 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  19 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	  19 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module id_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module commit_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 2     
Module csr_regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 23    
	               44 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 30    
	  40 Input     64 Bit        Muxes := 3     
	  41 Input     64 Bit        Muxes := 1     
	  38 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  46 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
	   8 Input      1 Bit        Muxes := 5     
	  40 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
	  46 Input      1 Bit        Muxes := 1     
Module perf_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 14    
+---Registers : 
	               64 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 31    
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               67 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               67 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi2apb_64_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	  46 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 17    
Module axi_riscv_amos_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   8 Input     65 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
Module axi_riscv_amos 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 28    
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 96    
	   3 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 12    
Module axi_res_tbl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 32    
Module rr_arb_tree__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module axi_riscv_lrsc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 8     
Module rr_arb_tree__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_multiplexer__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module axi_DW_allocator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rr_arb_tree__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_multiplexer__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module axi_DW_allocator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rr_arb_tree__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_multiplexer__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module axi_DW_allocator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rr_arb_tree__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_multiplexer__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module axi_DW_allocator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module axi_DW_allocator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_BW_allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rr_arb_tree__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_BR_allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axi_address_decoder_AR__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_address_decoder_AW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module fifo_v3__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_address_decoder_DW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_BW_allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rr_arb_tree__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_BR_allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axi_address_decoder_AR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_address_decoder_AW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_address_decoder_DW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ariane_axi_wrap 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module axislv2noc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               66 Bit    Registers := 3     
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 8     
	  12 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 5     
	   3 Input     56 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 10    
	  12 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  30 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 18    
Module axislv2noc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               66 Bit    Registers := 3     
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 8     
	  12 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 10    
	  12 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 12    
Module apb2noc 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
+---Muxes : 
	 129 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 255   
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module noc2apb__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   6 Input    128 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 6     
	   6 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 12    
Module fifo0__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intack2noc 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__8 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized18__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized18__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cpu_tile_q 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 15    
	   7 Input     34 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
Module tile_cpu 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	 128 Input     32 Bit        Muxes := 1     
	 128 Input     28 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	 128 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module fifo0__9 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized8__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__10 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__11 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized3__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc_xy__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized8__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized3__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc32_xy__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module noc2apb 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   6 Input    128 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 6     
	   6 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 12    
Module fifo0__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tile_empty 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	 128 Input     32 Bit        Muxes := 1     
	 128 Input     28 Bit        Muxes := 1     
	 128 Input      3 Bit        Muxes := 1     
Module fifo0__12 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized8__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__13 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized6__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
Module routing_engine__parameterized3__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              528 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc_xy__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module fifo0__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bypassable_queue__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module routing_engine__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module rtr_arbitration_engine__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module rtr_arbitration_engine 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module router__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module inferred_async_fifo__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module inferred_async_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_noc32_xy__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module apb2noc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
+---Muxes : 
	 129 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 255   
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module patient_apbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 133   
	   3 Input      1 Bit        Muxes := 8     
Module noc2ahbmst__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 8     
	   3 Input     66 Bit        Muxes := 2     
	   4 Input     66 Bit        Muxes := 1     
	  24 Input     66 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 2     
	  24 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  24 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 13    
	  24 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 19    
Module apb2noc__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
+---Muxes : 
	 129 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 255   
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ahb2axi_l 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 26    
Module axi_lite_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module clint_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clint_sync_wedge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module riscv_clint_wrap 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module ahbslv2noc 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 7     
	   7 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 18    
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 7     
	   7 Input     34 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
Module ahbram 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module eth_edcl_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module esp_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 7     
Module ahbctrl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 20    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 516   
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module apbuart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 65    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 133   
	   5 Input      8 Bit        Muxes := 33    
	   2 Input      6 Bit        Muxes := 14    
	   6 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 283   
	   6 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 53    
Module rv_plic_gateway 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module plic_regs 
Detailed RTL Component Info : 
+---Muxes : 
	  39 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  40 Input     31 Bit        Muxes := 1     
	  41 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 99    
	  40 Input      2 Bit        Muxes := 3     
	  41 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  39 Input      1 Bit        Muxes := 2     
Module rv_plic_target__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	  30 Input      1 Bit        Muxes := 1     
Module rv_plic_target 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	  30 Input      1 Bit        Muxes := 1     
Module plic_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               30 Bit    Registers := 2     
	                3 Bit    Registers := 32    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
Module esplink 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module noc2apb__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   6 Input    128 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 6     
	   6 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 12    
Module fifo0__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 18    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 18    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 18    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 18    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized18__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14__9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized18__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized18__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo0__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module misc_tile_q 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   3 Input     66 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 15    
	   7 Input     34 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 18    
Module noc2intreq 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo0__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intreq2noc 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module tile_io 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/multiplier.sv:73]
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[3].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[3].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[1].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5/router_ij/INPUT_FIFO[1].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[1].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5/router_ij/INPUT_FIFO[1].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[25]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[24]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[23]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[22]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[21]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[20]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[19]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[18]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[17]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[25]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[24]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[23]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[22]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[21]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[20]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[19]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[18]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[17]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__2) is unused and will be removed from module mult.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][1]' (FDCE) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][1]' (FDCE) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge /\slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge /\slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][0]' (FDCE) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][0]' (FDCE) to 'esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge /\slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_axi2apb_64_32_bridge /\slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[3].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[3].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\tiles_gen[2].empty_tile.tile_empty_ii_18 /\noc2apb_1/tail_reg_reg[33] )
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[testin][0]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[testin][1]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[testin][2]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[testin][3]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[testen]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][0]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][1]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][1]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][2]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][3]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][3]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][4]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][4]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][5]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][5]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][6]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][6]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][7]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][7]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][8]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][8]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][9]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][9]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][10]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][10]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][11]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][11]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][12]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][12]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][13]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][13]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][14]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][14]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][15]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][15]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][16]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][16]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][17]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][17]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][18]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][18]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][19]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][19]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][20]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][20]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][21]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][21]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][22]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][22]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][23]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][23]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][24]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][24]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][25]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][25]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][26]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][26]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][27]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][27]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][28]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][28]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][29]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][29]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][30]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][30]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/apbi_reg_reg[pirq][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\tiles_gen[2].empty_tile.tile_empty_ii_18 /\noc2apb_1/apbi_reg_reg[pirq][31] )
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[6]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[5]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[4]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[3]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[2]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[1]' (FDCE) to 'esptop_i/tiles_gen[2].empty_tile.tile_empty_ii_18/noc2apb_1/psel_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\tiles_gen[2].empty_tile.tile_empty_ii_18 /\noc2apb_1/psel_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][0]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5/router_ij/INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5 /router_ij/\INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[1][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][1]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[2][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localx_reg[3][2]' (FDC) to 'esptop_i/esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5/router_ij/INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i/next_localy_reg[2][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\INPUT_FIFO[3].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5 /router_ij/\INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5 /router_ij/\INPUT_FIFO[1].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\INPUT_FIFO[3].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5 /router_ij/\INPUT_FIFO[1].INPUT_FIFO_SEL.ROUTING_INPUT_i /\next_localy_reg[0][2] )
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][31] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][30] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][29] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][28] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][27] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][26] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][25] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][24] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][23] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][22] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][21] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][20] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][19] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][18] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][17] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][16] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][15] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][14] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][13] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][12] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][11] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][10] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][9] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][8] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][7] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][6] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][5] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][4] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][3] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][2] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][1] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pirq][0] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pindex][6] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pindex][5] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pindex][4] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pindex][3] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pindex][2] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pindex][1] driven by constant 0
WARNING: [Synth 8-3917] design esp_tile_csr has port apbo[pindex][0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_2/header_reg_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahb_bus_gen.ahb2 /\r_reg[hrdatas][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahb_bus_gen.ahb2 /\r_reg[hrdatam][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_1/header_reg_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahb_bus_gen.ahb2 /\r_reg[ldefmst] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahb_bus_gen.ahb2 /\r_reg[hslave][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_2/r_reg[hburst][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_1/r_reg[hburst][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_2/r_reg[hsize][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_1/r_reg[hsize][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahb_bus_gen.ahb2 /\r_reg[hmasterlockd] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahb_bus_gen.ahb2 /\r_reg[hmasterd][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_2/FSM_onehot_r_reg[state][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\no_cache_coherence.noc2ahbmst_1/FSM_onehot_r_reg[state][6] )
WARNING: [Synth 8-3917] design tile_mem__GCB1 has port tdo driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noc2apb_1/tail_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noc2apb_1/apbi_reg_reg[pirq][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\noc2apb_1/psel_reg_reg[0] )
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (router_ij/\OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i /\priority_mask_reg[3][3] )
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs1][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs2][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rd][5] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv:322]
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "amo_op_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rvalid] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][63] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][62] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][61] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][60] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][59] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][58] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][57] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][56] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][55] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][54] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][53] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][52] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][51] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][50] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][49] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][48] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][47] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][46] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][45] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][44] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][43] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][42] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][41] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][40] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][39] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][38] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][37] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][36] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][35] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][34] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][33] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][32] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][31] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][30] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][29] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][28] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][27] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][26] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][25] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][24] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][23] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][22] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][21] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][20] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][19] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][18] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][17] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][16] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][15] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][14] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][13] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][12] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][11] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][10] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][9] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][8] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "illegal_instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'geneirc_irqi_gen.irqi_reg_reg[pwdsetaddr]' into 'geneirc_irqi_gen.irqi_reg_reg[resume]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intack2noc.vhd:239]
INFO: [Synth 8-4471] merging register 'geneirc_irqi_gen.irqi_reg_reg[forceerr]' into 'geneirc_irqi_gen.irqi_reg_reg[resume]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intack2noc.vhd:239]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sync_noc_xy/inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ip_re_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resp_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'intreq2noc_1/ncpu_irq_proxy_gen[0].irqi_reg_reg[0][rstrun]' into 'intreq2noc_1/ncpu_irq_proxy_gen[0].irqi_reg_reg[0][resume]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:219]
INFO: [Synth 8-4471] merging register 'intreq2noc_1/ncpu_irq_proxy_gen[0].irqi_reg_reg[0][pwdsetaddr]' into 'intreq2noc_1/ncpu_irq_proxy_gen[0].irqi_reg_reg[0][resume]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:219]
INFO: [Synth 8-4471] merging register 'intreq2noc_1/ncpu_irq_proxy_gen[0].irqi_reg_reg[0][forceerr]' into 'intreq2noc_1/ncpu_irq_proxy_gen[0].irqi_reg_reg[0][resume]' [/home/jescobedo/repos/juanesp/rtl/sockets/proxy/intreq2noc.vhd:219]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:28 ; elapsed = 00:06:37 . Memory (MB): peak = 4144.977 ; gain = 1654.113 ; free physical = 7338 ; free virtual = 118168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|fpu_wrap    | fpu_gen.fpu_op_d | 64x4          | LUT            | 
|top         | fpu_gen.fpu_op_d | 64x4          | LUT            | 
+------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[2].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[3].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[4].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[5].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[6].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[7].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[2].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[3].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[4].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[5].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[6].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[7].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[0].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[1].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[2].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[3].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[4].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[5].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[6].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[7].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[0].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[0].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[0].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[1].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[1].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[1].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[2].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[2].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[2].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[3].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[3].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[3].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+------------------------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                                                             | RTL Object                                             | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5  | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5  | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5           | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5           | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
+----------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |sync_noc_xy                   |           5|     10074|
|2     |sync_noc32_xy                 |           1|      5984|
|3     |esp_tile_csr                  |           4|      9000|
|4     |tile_mem__GCB0                |           1|      3624|
|5     |tile_mem__GCB1                |           1|     20916|
|6     |sync_noc_xy__parameterized2   |           5|     10071|
|7     |sync_noc32_xy__parameterized1 |           1|      5985|
|8     |scoreboard__GB0               |           1|     23968|
|9     |scoreboard__GB1               |           1|      7388|
|10    |scoreboard__GB2               |           1|     11919|
|11    |issue_stage__GC0              |           1|     22858|
|12    |fpnew_top__GB0                |           1|     17672|
|13    |fpnew_top__GB1                |           1|      7676|
|14    |fpu_wrap__GC0                 |           1|      1062|
|15    |ex_stage__GCB0                |           1|     17618|
|16    |ex_stage__GCB1                |           1|      8406|
|17    |wt_dcache__GB0                |           1|      7722|
|18    |wt_dcache_wbuffer             |           1|      9459|
|19    |wt_cache_subsystem__GC0       |           1|      4000|
|20    |ariane__GCB0                  |           1|     13064|
|21    |frontend                      |           1|     13192|
|22    |ariane_wrap__GCB0             |           1|     20659|
|23    |axi2apb_64_32                 |           1|      2010|
|24    |axi_riscv_atomics_wrap        |           1|      9472|
|25    |ariane_axi_wrap__GC0          |           1|     19198|
|26    |tile_cpu__GC0                 |           1|     15425|
|27    |sync_noc_xy__parameterized4   |           5|     10086|
|28    |sync_noc32_xy__parameterized3 |           1|      5989|
|29    |tile_empty__GC0               |           1|      2072|
|30    |sync_noc_xy__parameterized6   |           5|     10083|
|31    |sync_noc32_xy__parameterized5 |           1|      5917|
|32    |tile_io__GCB0                 |           1|      2797|
|33    |tile_io__GCB1                 |           1|      4646|
|34    |tile_io__GCB2                 |           1|      6383|
|35    |tile_io__GCB3                 |           1|      7645|
|36    |tile_io__GCB4                 |           1|     17999|
|37    |top__GC0                      |           1|        11|
|38    |zynqmp_top_wrapper__GC0       |           1|      1217|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:12 ; elapsed = 00:07:55 . Memory (MB): peak = 4144.977 ; gain = 1654.113 ; free physical = 6668 ; free virtual = 117640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:07 ; elapsed = 00:09:54 . Memory (MB): peak = 4144.977 ; gain = 1654.113 ; free physical = 6460 ; free virtual = 117446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[2].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[3].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[4].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[5].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[6].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | genblk1[7].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[2].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[3].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[4].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[5].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[6].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | genblk1[7].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[0].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[1].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[2].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[3].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[4].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[5].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[6].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_dcache_mem/\gen_tag_srams[7].i_tag_sram    | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[0].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[0].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[0].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[1].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[1].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[1].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[2].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[2].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[2].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[3].tag_sram               | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[3].data_sram              | genblk1[0].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|i_wt_icache/\gen_sram[3].data_sram              | genblk1[1].i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+------------------------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+----------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                                                             | RTL Object                                             | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/sync_noc_set_cpu/sync_noc_set_5        | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5  | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[2].empty_tile.tile_empty_i/sync_noc_set_empty/sync_noc_set_5  | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|sync_noc_xy                                                                             | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 66               | RAM32M16 x 5	 | 
|esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5           | inferred_async_fifos_gen.inferred_async_fifo_1/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
|esptop_i/\esp_1/tiles_gen[3].io_tile.tile_io_i/sync_noc_set_io/sync_noc_set_5           | inferred_async_fifos_gen.inferred_async_fifo_2/mem_reg | Implied   | 8 x 34               | RAM32M16 x 3	 | 
+----------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |sync_noc_xy                   |           5|      9990|
|2     |sync_noc32_xy                 |           1|      5984|
|3     |esp_tile_csr                  |           1|      8975|
|4     |tile_mem__GCB0                |           1|      3611|
|5     |tile_mem__GCB1                |           1|     19743|
|6     |sync_noc_xy__parameterized2   |           5|      9990|
|7     |sync_noc32_xy__parameterized1 |           1|      5985|
|8     |scoreboard__GB0               |           1|     19610|
|9     |scoreboard__GB1               |           1|      1179|
|10    |scoreboard__GB2               |           1|      5394|
|11    |issue_stage__GC0              |           1|     21700|
|12    |fpnew_top__GB0                |           1|     17730|
|13    |fpnew_top__GB1                |           1|      7590|
|14    |fpu_wrap__GC0                 |           1|       770|
|15    |ex_stage__GCB0                |           1|     17156|
|16    |ex_stage__GCB1                |           1|      8518|
|17    |wt_dcache__GB0                |           1|      7603|
|18    |wt_dcache_wbuffer             |           1|      9431|
|19    |wt_cache_subsystem__GC0       |           1|      3727|
|20    |ariane__GCB0                  |           1|     12768|
|21    |frontend                      |           1|     12600|
|22    |ariane_wrap__GCB0             |           1|     16720|
|23    |axi2apb_64_32                 |           1|      1824|
|24    |axi_riscv_atomics_wrap        |           1|      5375|
|25    |ariane_axi_wrap__GC0          |           1|        74|
|26    |tile_cpu__GC0                 |           1|     14148|
|27    |sync_noc_xy__parameterized4   |           5|      9997|
|28    |sync_noc32_xy__parameterized3 |           1|      5989|
|29    |tile_empty__GC0               |           1|      1772|
|30    |sync_noc_xy__parameterized6   |           5|      9971|
|31    |sync_noc32_xy__parameterized5 |           1|      5917|
|32    |tile_io__GCB0                 |           1|      1111|
|33    |tile_io__GCB1                 |           1|      4093|
|34    |tile_io__GCB2                 |           1|      2391|
|35    |tile_io__GCB3                 |           1|      7153|
|36    |tile_io__GCB4                 |           1|     16564|
|37    |top__GC0                      |           1|        11|
|38    |zynqmp_top_wrapper__GC0       |           1|      1217|
|39    |esp_tile_csr__1               |           1|      8973|
|40    |esp_tile_csr__2               |           1|      8968|
|41    |esp_tile_csr__3               |           1|      8968|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/multiplier.sv:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/multiplier.sv:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/multiplier.sv:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/multiplier.sv:95]
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[2].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[3].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[4].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[5].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[6].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[7].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[4].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[5].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[6].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[7].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_wt_dcachei_12/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[0].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[1].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[2].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[3].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[3].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/i_cache_subsystemi_13/i_wt_icache/gen_sram[3].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:27 ; elapsed = 00:11:35 . Memory (MB): peak = 4144.977 ; gain = 1654.113 ; free physical = 3590 ; free virtual = 114586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |sync_noc_xy                    |           1|      2614|
|2     |sync_noc32_xy                  |           1|      1650|
|3     |esp_tile_csr                   |           1|      6763|
|4     |tile_mem__GCB0                 |           1|      1642|
|5     |tile_mem__GCB1                 |           1|      9543|
|6     |sync_noc_xy__parameterized2    |           1|      2618|
|7     |sync_noc32_xy__parameterized1  |           1|      1649|
|8     |scoreboard__GB0                |           1|      7074|
|9     |scoreboard__GB1                |           1|       240|
|10    |scoreboard__GB2                |           1|      1491|
|11    |issue_stage__GC0               |           1|     13192|
|12    |fpnew_top__GB0                 |           1|      7696|
|13    |fpnew_top__GB1                 |           1|      3254|
|14    |fpu_wrap__GC0                  |           1|       470|
|15    |ex_stage__GCB0                 |           1|      8713|
|16    |ex_stage__GCB1                 |           1|      3464|
|17    |wt_dcache__GB0                 |           1|      3887|
|18    |wt_dcache_wbuffer              |           1|      4688|
|19    |wt_cache_subsystem__GC0        |           1|      1700|
|20    |ariane__GCB0                   |           1|      6753|
|21    |frontend                       |           1|      6803|
|22    |ariane_wrap__GCB0              |           1|      9701|
|23    |axi2apb_64_32                  |           1|      1142|
|24    |axi_riscv_atomics_wrap         |           1|      2112|
|25    |ariane_axi_wrap__GC0           |           1|        18|
|26    |tile_cpu__GC0                  |           1|      6088|
|27    |sync_noc_xy__parameterized4    |           1|      2616|
|28    |sync_noc32_xy__parameterized3  |           1|      1651|
|29    |tile_empty__GC0                |           1|       921|
|30    |sync_noc_xy__parameterized6    |           1|      2606|
|31    |sync_noc32_xy__parameterized5  |           1|      1637|
|32    |tile_io__GCB0                  |           1|       439|
|33    |tile_io__GCB1                  |           1|      1780|
|34    |tile_io__GCB2                  |           1|      1147|
|35    |tile_io__GCB3                  |           1|      3208|
|36    |tile_io__GCB4                  |           1|      7950|
|37    |top__GC0                       |           1|        10|
|38    |zynqmp_top_wrapper__GC0        |           1|      1217|
|39    |esp_tile_csr__1                |           1|      6759|
|40    |esp_tile_csr__2                |           1|      6756|
|41    |esp_tile_csr__3                |           1|      6756|
|42    |sync_noc_xy__1                 |           1|      2614|
|43    |sync_noc_xy__2                 |           1|      2614|
|44    |sync_noc_xy__3                 |           1|      2614|
|45    |sync_noc_xy__4                 |           1|      2614|
|46    |sync_noc_xy__parameterized2__1 |           1|      2618|
|47    |sync_noc_xy__parameterized2__2 |           1|      2618|
|48    |sync_noc_xy__parameterized2__3 |           1|      2618|
|49    |sync_noc_xy__parameterized2__4 |           1|      2618|
|50    |sync_noc_xy__parameterized4__1 |           1|      2616|
|51    |sync_noc_xy__parameterized4__2 |           1|      2616|
|52    |sync_noc_xy__parameterized4__3 |           1|      2616|
|53    |sync_noc_xy__parameterized4__4 |           1|      2616|
|54    |sync_noc_xy__parameterized6__1 |           1|      2606|
|55    |sync_noc_xy__parameterized6__2 |           1|      2606|
|56    |sync_noc_xy__parameterized6__3 |           1|      2606|
|57    |sync_noc_xy__parameterized6__4 |           1|      2606|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[2].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[3].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[4].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[5].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[6].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/genblk1[7].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[2].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[3].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[4].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[5].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[6].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/genblk1[7].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[0].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[1].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].tag_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[0].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance esptop_i/esp_1/tiles_gen[1].cpu_tile.tile_cpu_i/ariane_cpu_gen.ariane_axi_wrap_1/ariane_wrap_1/i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[1].i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[65] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[64] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[65] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[64] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin esp_1/tiles_gen[0].mem_tile.tile_mem_i/sync_noc_set_mem/sync_noc_set_1/router_ij/last_flit[2]_inferred:in0[32] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/jescobedo/repos/juanesp/rtl/cores/ariane/ariane/src/issue_read_operands.sv:423]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:14 ; elapsed = 00:12:24 . Memory (MB): peak = 4264.613 ; gain = 1773.750 ; free physical = 3459 ; free virtual = 114613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:15 ; elapsed = 00:12:25 . Memory (MB): peak = 4264.613 ; gain = 1773.750 ; free physical = 3461 ; free virtual = 114615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:17 ; elapsed = 00:13:30 . Memory (MB): peak = 4264.613 ; gain = 1773.750 ; free physical = 3378 ; free virtual = 114532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:18 ; elapsed = 00:13:32 . Memory (MB): peak = 4264.613 ; gain = 1773.750 ; free physical = 3378 ; free virtual = 114532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:25 ; elapsed = 00:13:38 . Memory (MB): peak = 4264.613 ; gain = 1773.750 ; free physical = 3391 ; free virtual = 114545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:26 ; elapsed = 00:13:39 . Memory (MB): peak = 4264.613 ; gain = 1773.750 ; free physical = 3391 ; free virtual = 114545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |zynqmpsoc_auto_pc_0              |         1|
|2     |zynqmpsoc_ahblite_axi_bridge_0_0 |         1|
|3     |zynqmpsoc_axi_ahblite_bridge_0_0 |         1|
|4     |zynqmpsoc_axi_gpio_0_0           |         1|
|5     |zynqmpsoc_rst_ps8_0_75M_0        |         1|
|6     |zynqmpsoc_system_ila_0_0         |         1|
|7     |zynqmpsoc_zynq_ultra_ps_e_0_0    |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |zynqmpsoc_ahblite_axi_bridge_0_0 |     1|
|2     |zynqmpsoc_auto_pc_0              |     1|
|3     |zynqmpsoc_axi_ahblite_bridge_0_0 |     1|
|4     |zynqmpsoc_axi_gpio_0_0           |     1|
|5     |zynqmpsoc_rst_ps8_0_75M_0        |     1|
|6     |zynqmpsoc_system_ila_0_0         |     1|
|7     |zynqmpsoc_zynq_ultra_ps_e_0_0    |     1|
|8     |CARRY8                           |  1679|
|9     |DSP_ALU                          |    27|
|10    |DSP_A_B_DATA                     |    27|
|11    |DSP_C_DATA                       |    27|
|12    |DSP_MULTIPLIER                   |    27|
|13    |DSP_M_DATA                       |    27|
|14    |DSP_OUTPUT                       |    23|
|15    |DSP_OUTPUT_1                     |     4|
|16    |DSP_PREADD                       |    27|
|17    |DSP_PREADD_DATA                  |    27|
|18    |LUT1                             | 30379|
|19    |LUT2                             |  5299|
|20    |LUT3                             | 22007|
|21    |LUT4                             | 11173|
|22    |LUT5                             | 15652|
|23    |LUT6                             | 46758|
|24    |MUXF7                            |  3448|
|25    |MUXF8                            |   550|
|26    |RAM32M16                         |   224|
|27    |RAMB16_S1_S1                     |    64|
|28    |RAMB36E2                         |    36|
|29    |FDCE                             | 89546|
|30    |FDPE                             |  1162|
|31    |FDRE                             |  1829|
|32    |FDSE                             |    38|
|33    |IBUF                             |    10|
|34    |OBUF                             |     9|
+------+---------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|      |Instance                                                                                                  |Module                                           |Cells  |
+------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|1     |top                                                                                                       |                                                 | 231296|
|2     |  esptop_i                                                                                                |top                                              | 230065|
|3     |    esp_1                                                                                                 |esp                                              | 230029|
|4     |      \tiles_gen[0].mem_tile.tile_mem_i                                                                   |tile_mem                                         |  39845|
|5     |        \ahb_bus_gen.ahb2                                                                                 |ahbctrl                                          |    280|
|6     |        jtag_test_i                                                                                       |jtag_test_541                                    |      2|
|7     |        mem_tile_csr                                                                                      |esp_tile_csr_542                                 |   6530|
|8     |        mem_tile_q_1                                                                                      |mem_tile_q                                       |   9412|
|9     |          fifo_1                                                                                          |fifo0__parameterized3_619                        |    671|
|10    |          fifo_11                                                                                         |fifo0__parameterized14_620                       |    342|
|11    |          fifo_13                                                                                         |fifo0__parameterized6_621                        |   1759|
|12    |          fifo_13c                                                                                        |fifo0__parameterized6_622                        |   1760|
|13    |          fifo_14                                                                                         |fifo2_623                                        |   1729|
|14    |          fifo_14c                                                                                        |fifo2_624                                        |   1729|
|15    |          fifo_16                                                                                         |fifo0__parameterized12_625                       |    151|
|16    |          fifo_17                                                                                         |fifo0__parameterized14_626                       |    373|
|17    |          fifo_3                                                                                          |fifo0__parameterized6_627                        |     21|
|18    |          fifo_4                                                                                          |fifo0__parameterized8_628                        |    488|
|19    |          fifo_8                                                                                          |fifo0__parameterized10_629                       |    383|
|20    |        \no_cache_coherence.noc2ahbmst_1                                                                  |noc2ahbmst                                       |    648|
|21    |        \no_cache_coherence.noc2ahbmst_2                                                                  |noc2ahbmst__parameterized1                       |    574|
|22    |        noc2apb_1                                                                                         |noc2apb_543                                      |    544|
|23    |        sync_noc_set_mem                                                                                  |sync_noc_set                                     |  20968|
|24    |          sync_noc_set_1                                                                                  |sync_noc_xy                                      |   3724|
|25    |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_607                          |     45|
|26    |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_608                          |     45|
|27    |            router_ij                                                                                     |router_609                                       |   3495|
|28    |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_613                       |     32|
|29    |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_614                       |     32|
|30    |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_615                       |     32|
|31    |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_610                             |    421|
|32    |                \QUEUE_INST.queue                                                                         |fifo0_618                                        |    421|
|33    |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_611                             |    421|
|34    |                \QUEUE_INST.queue                                                                         |fifo0_617                                        |    421|
|35    |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_612                             |    421|
|36    |                \QUEUE_INST.queue                                                                         |fifo0_616                                        |    421|
|37    |          sync_noc_set_2                                                                                  |sync_noc_xy_544                                  |   3724|
|38    |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_595                          |     45|
|39    |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_596                          |     45|
|40    |            router_ij                                                                                     |router_597                                       |   3495|
|41    |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_601                       |     32|
|42    |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_602                       |     32|
|43    |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_603                       |     32|
|44    |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_598                             |    421|
|45    |                \QUEUE_INST.queue                                                                         |fifo0_606                                        |    421|
|46    |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_599                             |    421|
|47    |                \QUEUE_INST.queue                                                                         |fifo0_605                                        |    421|
|48    |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_600                             |    421|
|49    |                \QUEUE_INST.queue                                                                         |fifo0_604                                        |    421|
|50    |          sync_noc_set_3                                                                                  |sync_noc_xy_545                                  |   3724|
|51    |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_583                          |     45|
|52    |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_584                          |     45|
|53    |            router_ij                                                                                     |router_585                                       |   3495|
|54    |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_589                       |     32|
|55    |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_590                       |     32|
|56    |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_591                       |     32|
|57    |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_586                             |    421|
|58    |                \QUEUE_INST.queue                                                                         |fifo0_594                                        |    421|
|59    |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_587                             |    421|
|60    |                \QUEUE_INST.queue                                                                         |fifo0_593                                        |    421|
|61    |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_588                             |    421|
|62    |                \QUEUE_INST.queue                                                                         |fifo0_592                                        |    421|
|63    |          sync_noc_set_4                                                                                  |sync_noc_xy_546                                  |   3724|
|64    |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_571                          |     45|
|65    |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_572                          |     45|
|66    |            router_ij                                                                                     |router_573                                       |   3495|
|67    |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_577                       |     32|
|68    |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_578                       |     32|
|69    |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_579                       |     32|
|70    |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_574                             |    421|
|71    |                \QUEUE_INST.queue                                                                         |fifo0_582                                        |    421|
|72    |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_575                             |    421|
|73    |                \QUEUE_INST.queue                                                                         |fifo0_581                                        |    421|
|74    |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_576                             |    421|
|75    |                \QUEUE_INST.queue                                                                         |fifo0_580                                        |    421|
|76    |          sync_noc_set_5                                                                                  |sync_noc32_xy                                    |   2348|
|77    |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo__parameterized2_559          |     43|
|78    |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo__parameterized2_560          |     43|
|79    |            router_ij                                                                                     |router__parameterized1                           |   2188|
|80    |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_565                       |     32|
|81    |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_566                       |     32|
|82    |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_567                       |     32|
|83    |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_561             |    229|
|84    |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_570                        |    229|
|85    |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_562             |    229|
|86    |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_569                        |    229|
|87    |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_563             |    229|
|88    |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_568                        |    229|
|89    |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_564               |     38|
|90    |          sync_noc_set_6                                                                                  |sync_noc_xy_547                                  |   3724|
|91    |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_548                          |     45|
|92    |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_549                          |     45|
|93    |            router_ij                                                                                     |router                                           |   3495|
|94    |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_553                       |     32|
|95    |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_554                       |     32|
|96    |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_555                       |     32|
|97    |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_550                             |    421|
|98    |                \QUEUE_INST.queue                                                                         |fifo0_558                                        |    421|
|99    |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_551                             |    421|
|100   |                \QUEUE_INST.queue                                                                         |fifo0_557                                        |    421|
|101   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_552                             |    421|
|102   |                \QUEUE_INST.queue                                                                         |fifo0_556                                        |    421|
|103   |      \tiles_gen[1].cpu_tile.tile_cpu_i                                                                   |tile_cpu                                         | 116902|
|104   |        apb2noc_1                                                                                         |apb2noc                                          |    129|
|105   |        \ariane_cpu_gen.ariane_axi_wrap_1                                                                 |ariane_axi_wrap                                  |  82419|
|106   |          ariane_wrap_1                                                                                   |ariane_wrap                                      |  82419|
|107   |            i_ariane                                                                                      |ariane                                           |  69331|
|108   |              csr_regfile_i                                                                               |csr_regfile                                      |   2014|
|109   |              ex_stage_i                                                                                  |ex_stage                                         |  23938|
|110   |                csr_buffer_i                                                                              |csr_buffer                                       |    926|
|111   |                \fpu_gen.fpu_i                                                                            |fpu_wrap                                         |  11694|
|112   |                  \fpu_gen.i_fpnew_bulk                                                                   |fpnew_top                                        |  11477|
|113   |                    \gen_operation_groups[0].i_opgroup_block                                              |fpnew_opgroup_block                              |   5151|
|114   |                      \gen_parallel_slices[0].active_format.i_fmt_slice                                   |fpnew_opgroup_fmt_slice                          |   1517|
|115   |                        \gen_num_lanes[0].active_lane.lane_instance.i_fma                                 |fpnew_fma                                        |   1517|
|116   |                          product                                                                         |product_funnel__9                                |      8|
|117   |                          product__0                                                                      |product_funnel__10                               |      8|
|118   |                      \gen_parallel_slices[1].active_format.i_fmt_slice                                   |fpnew_opgroup_fmt_slice__parameterized0          |   3627|
|119   |                        \gen_num_lanes[0].active_lane.lane_instance.i_fma                                 |fpnew_fma__parameterized0                        |   3627|
|120   |                          product                                                                         |product_funnel                                   |      8|
|121   |                          product__0                                                                      |product_funnel__1                                |      8|
|122   |                          product__1                                                                      |product_funnel__2                                |      8|
|123   |                          product__2                                                                      |product_funnel__3                                |      8|
|124   |                          product__3                                                                      |product_funnel__4                                |      8|
|125   |                          product__4                                                                      |product_funnel__5                                |      8|
|126   |                          product__5                                                                      |product_funnel__6                                |      8|
|127   |                          product__6                                                                      |product_funnel__7                                |      8|
|128   |                          product__7                                                                      |product_funnel__8                                |      8|
|129   |                      i_arbiter                                                                           |rr_arb_tree__parameterized5_540                  |      7|
|130   |                    \gen_operation_groups[1].i_opgroup_block                                              |fpnew_opgroup_block__parameterized0              |   3261|
|131   |                      \gen_merged_slice.i_multifmt_slice                                                  |fpnew_opgroup_multifmt_slice                     |   3261|
|132   |                        \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi                 |fpnew_divsqrt_multi                              |   3261|
|133   |                          i_divsqrt_lei                                                                   |div_sqrt_top_mvp                                 |   2846|
|134   |                            nrbd_nrsc_U0                                                                  |nrbd_nrsc_mvp                                    |   1920|
|135   |                              control_U0                                                                  |control_mvp                                      |   1920|
|136   |                            preprocess_U0                                                                 |preprocess_mvp                                   |    926|
|137   |                    \gen_operation_groups[2].i_opgroup_block                                              |fpnew_opgroup_block__parameterized1              |    748|
|138   |                      \gen_parallel_slices[0].active_format.i_fmt_slice                                   |fpnew_opgroup_fmt_slice__parameterized1          |    296|
|139   |                        \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                             |fpnew_noncomp                                    |    296|
|140   |                      \gen_parallel_slices[1].active_format.i_fmt_slice                                   |fpnew_opgroup_fmt_slice__parameterized2          |    446|
|141   |                        \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                             |fpnew_noncomp__parameterized0                    |    446|
|142   |                      i_arbiter                                                                           |rr_arb_tree__parameterized5                      |      6|
|143   |                    \gen_operation_groups[3].i_opgroup_block                                              |fpnew_opgroup_block__parameterized2              |   2312|
|144   |                      \gen_merged_slice.i_multifmt_slice                                                  |fpnew_opgroup_multifmt_slice__parameterized0     |   2312|
|145   |                        \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                    |fpnew_cast_multi                                 |   2310|
|146   |                    i_arbiter                                                                             |rr_arb_tree__parameterized6                      |      4|
|147   |                i_mult                                                                                    |mult                                             |   1248|
|148   |                  i_div                                                                                   |serdiv                                           |    608|
|149   |                  i_multiplier                                                                            |multiplier                                       |    639|
|150   |                    mult_result_d                                                                         |\i_multiplier/mult_result_d_funnel               |      8|
|151   |                    mult_result_d__0                                                                      |\i_multiplier/mult_result_d_funnel__1            |      8|
|152   |                    mult_result_d__1                                                                      |\i_multiplier/mult_result_d_funnel__2            |      8|
|153   |                    mult_result_d__2                                                                      |\i_mult/i_multiplier/mult_result_d__2_funnel     |      8|
|154   |                    mult_result_d__3                                                                      |\i_multiplier/mult_result_d_funnel__4            |      8|
|155   |                    mult_result_d__4                                                                      |\i_multiplier/mult_result_d_funnel__5            |      8|
|156   |                    mult_result_d__5                                                                      |\i_multiplier/mult_result_d_funnel__6            |      8|
|157   |                    mult_result_d__6                                                                      |\i_mult/i_multiplier/mult_result_d__2_funnel__1  |      8|
|158   |                    mult_result_d__7                                                                      |\i_multiplier/mult_result_d_funnel__8            |      8|
|159   |                    mult_result_d__8                                                                      |\i_multiplier/mult_result_d_funnel__9            |      8|
|160   |                    mult_result_d__9                                                                      |\i_multiplier/mult_result_d_funnel__10           |      8|
|161   |                    mult_result_d__10                                                                     |\i_mult/i_multiplier/mult_result_d__2_funnel__2  |      8|
|162   |                    mult_result_d__11                                                                     |\i_multiplier/mult_result_d_funnel__12           |      8|
|163   |                    mult_result_d__12                                                                     |\i_multiplier/mult_result_d_funnel__13           |      8|
|164   |                    mult_result_d__13                                                                     |\i_multiplier/mult_result_d_funnel__14           |      8|
|165   |                    mult_result_d__14                                                                     |\i_mult/i_multiplier/mult_result_d__2_funnel__3  |      8|
|166   |                lsu_i                                                                                     |load_store_unit                                  |  10070|
|167   |                  i_load_unit                                                                             |load_unit                                        |    117|
|168   |                  i_mmu                                                                                   |mmu                                              |   5864|
|169   |                    i_dtlb                                                                                |tlb                                              |   2264|
|170   |                    i_itlb                                                                                |tlb_539                                          |   2560|
|171   |                    i_ptw                                                                                 |ptw                                              |    802|
|172   |                  i_pipe_reg_load                                                                         |shift_reg                                        |   1343|
|173   |                  i_store_unit                                                                            |store_unit                                       |   1758|
|174   |                    i_amo_buffer                                                                          |amo_buffer                                       |    146|
|175   |                      i_amo_fifo                                                                          |fifo_v3__parameterized3                          |    146|
|176   |                    store_buffer_i                                                                        |store_buffer                                     |   1486|
|177   |                  lsu_bypass_i                                                                            |lsu_bypass                                       |    988|
|178   |              i_cache_subsystem                                                                           |wt_cache_subsystem                               |  10077|
|179   |                i_adapter                                                                                 |wt_axi_adapter                                   |   1104|
|180   |                  i_axi_shim                                                                              |axi_shim                                         |      7|
|181   |                  i_b_fifo                                                                                |fifo_v3__parameterized8                          |     38|
|182   |                  i_dcache_data_fifo                                                                      |fifo_v3__parameterized6                          |    376|
|183   |                  i_icache_data_fifo                                                                      |fifo_v3__parameterized5                          |     98|
|184   |                  i_rd_dcache_id                                                                          |fifo_v3__parameterized7                          |     31|
|185   |                  i_rd_icache_id                                                                          |fifo_v3__parameterized7_537                      |     11|
|186   |                  i_rr_arb_tree                                                                           |rr_arb_tree__parameterized11                     |     37|
|187   |                  i_wr_dcache_id                                                                          |fifo_v3__parameterized7_538                      |     35|
|188   |                i_wt_dcache                                                                               |wt_dcache                                        |   8412|
|189   |                  \gen_rd_ports[0].i_wt_dcache_ctrl                                                       |wt_dcache_ctrl                                   |    227|
|190   |                  \gen_rd_ports[1].i_wt_dcache_ctrl                                                       |wt_dcache_ctrl_503                               |    258|
|191   |                  i_wt_dcache_mem                                                                         |wt_dcache_mem                                    |    929|
|192   |                    \gen_data_banks[0].i_data_sram                                                        |sram__parameterized1                             |      8|
|193   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_529                              |      1|
|194   |                      \genblk1[1].i_ram                                                                   |SyncSpRamBeNx64_530                              |      1|
|195   |                      \genblk1[2].i_ram                                                                   |SyncSpRamBeNx64_531                              |      1|
|196   |                      \genblk1[3].i_ram                                                                   |SyncSpRamBeNx64_532                              |      1|
|197   |                      \genblk1[4].i_ram                                                                   |SyncSpRamBeNx64_533                              |      1|
|198   |                      \genblk1[5].i_ram                                                                   |SyncSpRamBeNx64_534                              |      1|
|199   |                      \genblk1[6].i_ram                                                                   |SyncSpRamBeNx64_535                              |      1|
|200   |                      \genblk1[7].i_ram                                                                   |SyncSpRamBeNx64_536                              |      1|
|201   |                    \gen_data_banks[1].i_data_sram                                                        |sram__parameterized1_504                         |    712|
|202   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_521                              |     65|
|203   |                      \genblk1[1].i_ram                                                                   |SyncSpRamBeNx64_522                              |     65|
|204   |                      \genblk1[2].i_ram                                                                   |SyncSpRamBeNx64_523                              |     65|
|205   |                      \genblk1[3].i_ram                                                                   |SyncSpRamBeNx64_524                              |    193|
|206   |                      \genblk1[4].i_ram                                                                   |SyncSpRamBeNx64_525                              |     65|
|207   |                      \genblk1[5].i_ram                                                                   |SyncSpRamBeNx64_526                              |     65|
|208   |                      \genblk1[6].i_ram                                                                   |SyncSpRamBeNx64_527                              |     65|
|209   |                      \genblk1[7].i_ram                                                                   |SyncSpRamBeNx64_528                              |    129|
|210   |                    \gen_tag_srams[0].i_tag_sram                                                          |sram_505                                         |     21|
|211   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_520                              |     21|
|212   |                    \gen_tag_srams[1].i_tag_sram                                                          |sram_506                                         |     22|
|213   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_519                              |     22|
|214   |                    \gen_tag_srams[2].i_tag_sram                                                          |sram_507                                         |     19|
|215   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_518                              |     19|
|216   |                    \gen_tag_srams[3].i_tag_sram                                                          |sram_508                                         |     20|
|217   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_517                              |     20|
|218   |                    \gen_tag_srams[4].i_tag_sram                                                          |sram_509                                         |     19|
|219   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_516                              |     19|
|220   |                    \gen_tag_srams[5].i_tag_sram                                                          |sram_510                                         |     18|
|221   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_515                              |     18|
|222   |                    \gen_tag_srams[6].i_tag_sram                                                          |sram_511                                         |     19|
|223   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_514                              |     19|
|224   |                    \gen_tag_srams[7].i_tag_sram                                                          |sram_512                                         |     19|
|225   |                      \genblk1[0].i_ram                                                                   |SyncSpRamBeNx64_513                              |     19|
|226   |                    i_rr_arb_tree                                                                         |rr_arb_tree__parameterized10                     |      5|
|227   |                  i_wt_dcache_missunit                                                                    |wt_dcache_missunit                               |   1868|
|228   |                    i_exp_backoff                                                                         |exp_backoff                                      |    100|
|229   |                    i_lfsr_inv                                                                            |lfsr_8bit__parameterized0                        |     16|
|230   |                  i_wt_dcache_wbuffer                                                                     |wt_dcache_wbuffer                                |   5130|
|231   |                    i_clean_rr                                                                            |rr_arb_tree__parameterized9                      |    307|
|232   |                    i_dirty_rr                                                                            |rr_arb_tree__parameterized8                      |   1066|
|233   |                    i_rtrn_id_fifo                                                                        |fifo_v3__parameterized4                          |    761|
|234   |                    i_tx_id_rr                                                                            |rr_arb_tree__parameterized7                      |     22|
|235   |                i_wt_icache                                                                               |wt_icache                                        |    561|
|236   |                  \gen_sram[0].data_sram                                                                  |sram__parameterized0                             |     36|
|237   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64_501                              |      1|
|238   |                    \genblk1[1].i_ram                                                                     |SyncSpRamBeNx64_502                              |     35|
|239   |                  \gen_sram[0].tag_sram                                                                   |sram                                             |    127|
|240   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64_500                              |    127|
|241   |                  \gen_sram[1].data_sram                                                                  |sram__parameterized0_486                         |     36|
|242   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64_498                              |      1|
|243   |                    \genblk1[1].i_ram                                                                     |SyncSpRamBeNx64_499                              |     35|
|244   |                  \gen_sram[1].tag_sram                                                                   |sram_487                                         |     20|
|245   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64_497                              |     20|
|246   |                  \gen_sram[2].data_sram                                                                  |sram__parameterized0_488                         |     36|
|247   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64_495                              |      1|
|248   |                    \genblk1[1].i_ram                                                                     |SyncSpRamBeNx64_496                              |     35|
|249   |                  \gen_sram[2].tag_sram                                                                   |sram_489                                         |     33|
|250   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64_494                              |     33|
|251   |                  \gen_sram[3].data_sram                                                                  |sram__parameterized0_490                         |     37|
|252   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64_492                              |      1|
|253   |                    \genblk1[1].i_ram                                                                     |SyncSpRamBeNx64_493                              |     36|
|254   |                  \gen_sram[3].tag_sram                                                                   |sram_491                                         |     31|
|255   |                    \genblk1[0].i_ram                                                                     |SyncSpRamBeNx64                                  |     31|
|256   |                  i_lfsr                                                                                  |lfsr_8bit                                        |     13|
|257   |              i_frontend                                                                                  |frontend                                         |   6921|
|258   |                i_bht                                                                                     |bht                                              |    556|
|259   |                i_btb                                                                                     |btb                                              |   3008|
|260   |                i_instr_queue                                                                             |instr_queue                                      |   1670|
|261   |                  \gen_instr_fifo[0].i_fifo_instr_data                                                    |fifo_v3__parameterized1                          |   1025|
|262   |                  \gen_instr_fifo[1].i_fifo_instr_data                                                    |fifo_v3__parameterized1_485                      |    223|
|263   |                  i_fifo_address                                                                          |fifo_v3__parameterized2                          |    334|
|264   |                i_instr_realign                                                                           |instr_realign                                    |    982|
|265   |                i_ras                                                                                     |ras                                              |    195|
|266   |              i_perf_counters                                                                             |perf_counters                                    |   1279|
|267   |              id_stage_i                                                                                  |id_stage                                         |    656|
|268   |              issue_stage_i                                                                               |issue_stage                                      |  24446|
|269   |                i_issue_read_operands                                                                     |issue_read_operands                              |  12412|
|270   |                  \float_regfile_gen.i_ariane_fp_regfile                                                  |ariane_regfile                                   |   4438|
|271   |                  i_ariane_regfile                                                                        |ariane_regfile__parameterized0                   |   3645|
|272   |                i_scoreboard                                                                              |scoreboard                                       |  12034|
|273   |            i_axi2apb_64_32_bridge                                                                        |axi2apb_64_32                                    |   1191|
|274   |              slave_ar_buffer_i                                                                           |axi_ar_buffer                                    |    294|
|275   |                i_axi_single_slice                                                                        |axi_single_slice_481                             |    294|
|276   |                  i_fifo                                                                                  |fifo_482                                         |    294|
|277   |                    impl                                                                                  |fifo_v2__parameterized1_483                      |    294|
|278   |                      i_fifo_v3                                                                           |fifo_v3__parameterized9_484                      |    294|
|279   |              slave_aw_buffer_i                                                                           |axi_aw_buffer                                    |    142|
|280   |                i_axi_single_slice                                                                        |axi_single_slice                                 |    142|
|281   |                  i_fifo                                                                                  |fifo                                             |    142|
|282   |                    impl                                                                                  |fifo_v2__parameterized1                          |    142|
|283   |                      i_fifo_v3                                                                           |fifo_v3__parameterized9                          |    142|
|284   |              slave_b_buffer_i                                                                            |axi_b_buffer                                     |     22|
|285   |                i_axi_single_slice                                                                        |axi_single_slice__parameterized2                 |     22|
|286   |                  i_fifo                                                                                  |fifo__parameterized2                             |     22|
|287   |                    impl                                                                                  |fifo_v2__parameterized4                          |     22|
|288   |                      i_fifo_v3                                                                           |fifo_v3__parameterized12                         |     22|
|289   |              slave_r_buffer_i                                                                            |axi_r_buffer                                     |    289|
|290   |                i_axi_single_slice                                                                        |axi_single_slice__parameterized1                 |    289|
|291   |                  i_fifo                                                                                  |fifo__parameterized1                             |    289|
|292   |                    impl                                                                                  |fifo_v2__parameterized3                          |    289|
|293   |                      i_fifo_v3                                                                           |fifo_v3__parameterized11                         |    289|
|294   |              slave_w_buffer_i                                                                            |axi_w_buffer                                     |    210|
|295   |                i_axi_single_slice                                                                        |axi_single_slice__parameterized0                 |    210|
|296   |                  i_fifo                                                                                  |fifo__parameterized0                             |    210|
|297   |                    impl                                                                                  |fifo_v2__parameterized2                          |    210|
|298   |                      i_fifo_v3                                                                           |fifo_v3__parameterized10                         |    210|
|299   |            i_axi_riscv_atomics                                                                           |axi_riscv_atomics_wrap                           |   1653|
|300   |              i_atomics                                                                                   |axi_riscv_atomics                                |   1189|
|301   |                i_amos                                                                                    |axi_riscv_amos                                   |    857|
|302   |                i_lrsc                                                                                    |axi_riscv_lrsc                                   |    332|
|303   |                  i_art                                                                                   |axi_res_tbl                                      |    268|
|304   |            i_axi_xbar                                                                                    |axi_node_wrap_with_slices                        |  10212|
|305   |              \axi_slice_master_port[0].i_axi_slice_wrap_master                                           |axi_multicut                                     |   1483|
|306   |                \g_cuts.i_first                                                                           |axi_cut_469                                      |    665|
|307   |                  i_reg_ar                                                                                |spill_register_476                               |    119|
|308   |                  i_reg_aw                                                                                |spill_register_477                               |    115|
|309   |                  i_reg_b                                                                                 |spill_register__parameterized1_478               |     17|
|310   |                  i_reg_r                                                                                 |spill_register__parameterized2_479               |    213|
|311   |                  i_reg_w                                                                                 |spill_register__parameterized0_480               |    201|
|312   |                \g_cuts.i_last                                                                            |axi_cut__parameterized0_470                      |    818|
|313   |                  i_reg_ar                                                                                |spill_register_471                               |    199|
|314   |                  i_reg_aw                                                                                |spill_register_472                               |    155|
|315   |                  i_reg_b                                                                                 |spill_register__parameterized1_473               |     15|
|316   |                  i_reg_r                                                                                 |spill_register__parameterized2_474               |    211|
|317   |                  i_reg_w                                                                                 |spill_register__parameterized0_475               |    238|
|318   |              \axi_slice_master_port[1].i_axi_slice_wrap_master                                           |axi_multicut_349                                 |   1294|
|319   |                \g_cuts.i_first                                                                           |axi_cut_457                                      |    656|
|320   |                  i_reg_ar                                                                                |spill_register_464                               |    106|
|321   |                  i_reg_aw                                                                                |spill_register_465                               |     99|
|322   |                  i_reg_b                                                                                 |spill_register__parameterized1_466               |     14|
|323   |                  i_reg_r                                                                                 |spill_register__parameterized2_467               |    215|
|324   |                  i_reg_w                                                                                 |spill_register__parameterized0_468               |    222|
|325   |                \g_cuts.i_last                                                                            |axi_cut__parameterized0_458                      |    638|
|326   |                  i_reg_ar                                                                                |spill_register_459                               |    101|
|327   |                  i_reg_aw                                                                                |spill_register_460                               |     95|
|328   |                  i_reg_b                                                                                 |spill_register__parameterized1_461               |     12|
|329   |                  i_reg_r                                                                                 |spill_register__parameterized2_462               |    210|
|330   |                  i_reg_w                                                                                 |spill_register__parameterized0_463               |    220|
|331   |              \axi_slice_master_port[2].i_axi_slice_wrap_master                                           |axi_multicut_350                                 |   1427|
|332   |                \g_cuts.i_first                                                                           |axi_cut_445                                      |    664|
|333   |                  i_reg_ar                                                                                |spill_register_452                               |    119|
|334   |                  i_reg_aw                                                                                |spill_register_453                               |    115|
|335   |                  i_reg_b                                                                                 |spill_register__parameterized1_454               |     16|
|336   |                  i_reg_r                                                                                 |spill_register__parameterized2_455               |    212|
|337   |                  i_reg_w                                                                                 |spill_register__parameterized0_456               |    202|
|338   |                \g_cuts.i_last                                                                            |axi_cut__parameterized0_446                      |    763|
|339   |                  i_reg_ar                                                                                |spill_register_447                               |    117|
|340   |                  i_reg_aw                                                                                |spill_register_448                               |    114|
|341   |                  i_reg_b                                                                                 |spill_register__parameterized1_449               |     15|
|342   |                  i_reg_r                                                                                 |spill_register__parameterized2_450               |    211|
|343   |                  i_reg_w                                                                                 |spill_register__parameterized0_451               |    306|
|344   |              \axi_slice_master_port[3].i_axi_slice_wrap_master                                           |axi_multicut_351                                 |   1336|
|345   |                \g_cuts.i_first                                                                           |axi_cut_433                                      |    660|
|346   |                  i_reg_ar                                                                                |spill_register_440                               |    120|
|347   |                  i_reg_aw                                                                                |spill_register_441                               |    115|
|348   |                  i_reg_b                                                                                 |spill_register__parameterized1_442               |     14|
|349   |                  i_reg_r                                                                                 |spill_register__parameterized2_443               |    210|
|350   |                  i_reg_w                                                                                 |spill_register__parameterized0_444               |    201|
|351   |                \g_cuts.i_last                                                                            |axi_cut__parameterized0_434                      |    676|
|352   |                  i_reg_ar                                                                                |spill_register_435                               |    117|
|353   |                  i_reg_aw                                                                                |spill_register_436                               |    121|
|354   |                  i_reg_b                                                                                 |spill_register__parameterized1_437               |     11|
|355   |                  i_reg_r                                                                                 |spill_register__parameterized2_438               |    209|
|356   |                  i_reg_w                                                                                 |spill_register__parameterized0_439               |    218|
|357   |              \axi_slice_master_port[4].i_axi_slice_wrap_master                                           |axi_multicut_352                                 |   1566|
|358   |                \g_cuts.i_first                                                                           |axi_cut                                          |    710|
|359   |                  i_reg_ar                                                                                |spill_register_428                               |    119|
|360   |                  i_reg_aw                                                                                |spill_register_429                               |    133|
|361   |                  i_reg_b                                                                                 |spill_register__parameterized1_430               |     21|
|362   |                  i_reg_r                                                                                 |spill_register__parameterized2_431               |    211|
|363   |                  i_reg_w                                                                                 |spill_register__parameterized0_432               |    226|
|364   |                \g_cuts.i_last                                                                            |axi_cut__parameterized0                          |    856|
|365   |                  i_reg_ar                                                                                |spill_register                                   |    117|
|366   |                  i_reg_aw                                                                                |spill_register_426                               |    216|
|367   |                  i_reg_b                                                                                 |spill_register__parameterized1                   |     21|
|368   |                  i_reg_r                                                                                 |spill_register__parameterized2                   |    212|
|369   |                  i_reg_w                                                                                 |spill_register__parameterized0_427               |    290|
|370   |              \axi_slice_slave_port[0].i_axi_slice_wrap_slave                                             |axi_multicut__parameterized0                     |   2506|
|371   |                \g_cuts.i_first                                                                           |axi_cut__parameterized1                          |    818|
|372   |                  i_reg_ar                                                                                |spill_register__parameterized3_421               |    118|
|373   |                  i_reg_aw                                                                                |spill_register__parameterized3_422               |    134|
|374   |                  i_reg_b                                                                                 |spill_register__parameterized4_423               |     13|
|375   |                  i_reg_r                                                                                 |spill_register__parameterized5_424               |    326|
|376   |                  i_reg_w                                                                                 |spill_register__parameterized0_425               |    227|
|377   |                \g_cuts.i_last                                                                            |axi_cut__parameterized2                          |   1688|
|378   |                  i_reg_ar                                                                                |spill_register__parameterized3                   |    481|
|379   |                  i_reg_aw                                                                                |spill_register__parameterized3_420               |    470|
|380   |                  i_reg_b                                                                                 |spill_register__parameterized4                   |     21|
|381   |                  i_reg_r                                                                                 |spill_register__parameterized5                   |    213|
|382   |                  i_reg_w                                                                                 |spill_register__parameterized0                   |    503|
|383   |              i_axi_node_intf_wrap                                                                        |axi_node_intf_wrap                               |    600|
|384   |                axi_node_i                                                                                |axi_node                                         |    600|
|385   |                  \_REQ_BLOCK_GEN[0].REQ_BLOCK                                                            |axi_request_block                                |     68|
|386   |                    AR_ALLOCATOR                                                                          |axi_AR_allocator_407                             |      3|
|387   |                      i_arbiter                                                                           |axi_node_arbiter_416                             |      3|
|388   |                        i_arb_inp                                                                         |stream_arbiter_417                               |      3|
|389   |                          i_arb                                                                           |stream_arbiter_flushable_418                     |      3|
|390   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree_419                                  |      3|
|391   |                    AW_ALLOCATOR                                                                          |axi_AW_allocator_408                             |      5|
|392   |                      i_arbiter                                                                           |axi_node_arbiter__parameterized0_412             |      5|
|393   |                        i_arb_inp                                                                         |stream_arbiter__parameterized0_413               |      5|
|394   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized0_414     |      5|
|395   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized0_415                  |      5|
|396   |                    DW_ALLOC                                                                              |axi_DW_allocator_409                             |     60|
|397   |                      MASTER_ID_FIFO                                                                      |fifo_v2_410                                      |     59|
|398   |                        i_fifo_v3                                                                         |fifo_v3_411                                      |     59|
|399   |                  \_REQ_BLOCK_GEN[1].REQ_BLOCK                                                            |axi_request_block_353                            |     68|
|400   |                    AR_ALLOCATOR                                                                          |axi_AR_allocator_394                             |      2|
|401   |                      i_arbiter                                                                           |axi_node_arbiter_403                             |      2|
|402   |                        i_arb_inp                                                                         |stream_arbiter_404                               |      2|
|403   |                          i_arb                                                                           |stream_arbiter_flushable_405                     |      2|
|404   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree_406                                  |      2|
|405   |                    AW_ALLOCATOR                                                                          |axi_AW_allocator_395                             |      4|
|406   |                      i_arbiter                                                                           |axi_node_arbiter__parameterized0_399             |      4|
|407   |                        i_arb_inp                                                                         |stream_arbiter__parameterized0_400               |      4|
|408   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized0_401     |      4|
|409   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized0_402                  |      4|
|410   |                    DW_ALLOC                                                                              |axi_DW_allocator_396                             |     62|
|411   |                      MASTER_ID_FIFO                                                                      |fifo_v2_397                                      |     61|
|412   |                        i_fifo_v3                                                                         |fifo_v3_398                                      |     61|
|413   |                  \_REQ_BLOCK_GEN[2].REQ_BLOCK                                                            |axi_request_block_354                            |     68|
|414   |                    AR_ALLOCATOR                                                                          |axi_AR_allocator_381                             |      2|
|415   |                      i_arbiter                                                                           |axi_node_arbiter_390                             |      2|
|416   |                        i_arb_inp                                                                         |stream_arbiter_391                               |      2|
|417   |                          i_arb                                                                           |stream_arbiter_flushable_392                     |      2|
|418   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree_393                                  |      2|
|419   |                    AW_ALLOCATOR                                                                          |axi_AW_allocator_382                             |      5|
|420   |                      i_arbiter                                                                           |axi_node_arbiter__parameterized0_386             |      5|
|421   |                        i_arb_inp                                                                         |stream_arbiter__parameterized0_387               |      5|
|422   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized0_388     |      5|
|423   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized0_389                  |      5|
|424   |                    DW_ALLOC                                                                              |axi_DW_allocator_383                             |     61|
|425   |                      MASTER_ID_FIFO                                                                      |fifo_v2_384                                      |     60|
|426   |                        i_fifo_v3                                                                         |fifo_v3_385                                      |     60|
|427   |                  \_REQ_BLOCK_GEN[3].REQ_BLOCK                                                            |axi_request_block_355                            |     69|
|428   |                    AR_ALLOCATOR                                                                          |axi_AR_allocator_368                             |      3|
|429   |                      i_arbiter                                                                           |axi_node_arbiter_377                             |      3|
|430   |                        i_arb_inp                                                                         |stream_arbiter_378                               |      3|
|431   |                          i_arb                                                                           |stream_arbiter_flushable_379                     |      3|
|432   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree_380                                  |      3|
|433   |                    AW_ALLOCATOR                                                                          |axi_AW_allocator_369                             |      4|
|434   |                      i_arbiter                                                                           |axi_node_arbiter__parameterized0_373             |      4|
|435   |                        i_arb_inp                                                                         |stream_arbiter__parameterized0_374               |      4|
|436   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized0_375     |      4|
|437   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized0_376                  |      4|
|438   |                    DW_ALLOC                                                                              |axi_DW_allocator_370                             |     62|
|439   |                      MASTER_ID_FIFO                                                                      |fifo_v2_371                                      |     61|
|440   |                        i_fifo_v3                                                                         |fifo_v3_372                                      |     61|
|441   |                  \_REQ_BLOCK_GEN[4].REQ_BLOCK                                                            |axi_request_block_356                            |     68|
|442   |                    AR_ALLOCATOR                                                                          |axi_AR_allocator                                 |      2|
|443   |                      i_arbiter                                                                           |axi_node_arbiter                                 |      2|
|444   |                        i_arb_inp                                                                         |stream_arbiter                                   |      2|
|445   |                          i_arb                                                                           |stream_arbiter_flushable                         |      2|
|446   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree                                      |      2|
|447   |                    AW_ALLOCATOR                                                                          |axi_AW_allocator                                 |      4|
|448   |                      i_arbiter                                                                           |axi_node_arbiter__parameterized0                 |      4|
|449   |                        i_arb_inp                                                                         |stream_arbiter__parameterized0                   |      4|
|450   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized0         |      4|
|451   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized0                      |      4|
|452   |                    DW_ALLOC                                                                              |axi_DW_allocator                                 |     62|
|453   |                      MASTER_ID_FIFO                                                                      |fifo_v2                                          |     61|
|454   |                        i_fifo_v3                                                                         |fifo_v3                                          |     61|
|455   |                  \_RESP_BLOCK_GEN[0].RESP_BLOCK                                                          |axi_response_block                               |    243|
|456   |                    AR_ADDR_DEC                                                                           |axi_address_decoder_AR                           |      1|
|457   |                    AW_ADDR_DEC                                                                           |axi_address_decoder_AW                           |      6|
|458   |                    BR_ALLOC                                                                              |axi_BR_allocator_358                             |     91|
|459   |                      \ARBITER.i_arbiter                                                                  |axi_node_arbiter__parameterized2_364             |     26|
|460   |                        i_arb_inp                                                                         |stream_arbiter__parameterized2_365               |     26|
|461   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized2_366     |     26|
|462   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized2_367                  |     26|
|463   |                    BW_ALLOC                                                                              |axi_BW_allocator_359                             |     50|
|464   |                      \ARBITER.i_arbiter                                                                  |axi_node_arbiter__parameterized1_360             |     12|
|465   |                        i_arb_inp                                                                         |stream_arbiter__parameterized1_361               |     12|
|466   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized1_362     |     12|
|467   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized1_363                  |     12|
|468   |                    DW_ADDR_DEC                                                                           |axi_address_decoder_DW                           |     95|
|469   |                      MASTER_ID_FIFO                                                                      |fifo_v2__parameterized0                          |     95|
|470   |                        i_fifo_v3                                                                         |fifo_v3__parameterized0                          |     95|
|471   |                  \_RESP_BLOCK_GEN[1].RESP_BLOCK                                                          |axi_response_block_357                           |     16|
|472   |                    BR_ALLOC                                                                              |axi_BR_allocator                                 |      8|
|473   |                      \ARBITER.i_arbiter                                                                  |axi_node_arbiter__parameterized2                 |      8|
|474   |                        i_arb_inp                                                                         |stream_arbiter__parameterized2                   |      8|
|475   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized2         |      8|
|476   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized2                      |      8|
|477   |                    BW_ALLOC                                                                              |axi_BW_allocator                                 |      8|
|478   |                      \ARBITER.i_arbiter                                                                  |axi_node_arbiter__parameterized1                 |      8|
|479   |                        i_arb_inp                                                                         |stream_arbiter__parameterized1                   |      8|
|480   |                          i_arb                                                                           |stream_arbiter_flushable__parameterized1         |      8|
|481   |                            \gen_rr_arb.i_arbiter                                                         |rr_arb_tree__parameterized1                      |      8|
|482   |        \ariane_cpu_tile_services_gen.ariane_no_cache_coherence.axislv2noc_1                              |axislv2noc                                       |    519|
|483   |        \ariane_cpu_tile_services_gen.axislv2noc_3                                                        |axislv2noc__parameterized1                       |    265|
|484   |        cpu_tile_csr                                                                                      |esp_tile_csr_258                                 |   6534|
|485   |        cpu_tile_q_1                                                                                      |cpu_tile_q                                       |   4508|
|486   |          fifo_1                                                                                          |fifo0__parameterized3                            |    626|
|487   |          fifo_10                                                                                         |fifo0__parameterized12_336                       |    211|
|488   |          fifo_12                                                                                         |fifo0__parameterized18_337                       |    122|
|489   |          fifo_13                                                                                         |fifo0__parameterized8                            |    488|
|490   |          fifo_14                                                                                         |fifo0__parameterized3_338                        |    633|
|491   |          fifo_16                                                                                         |fifo0__parameterized12_339                       |    161|
|492   |          fifo_17                                                                                         |fifo0__parameterized14_340                       |    357|
|493   |          fifo_18                                                                                         |fifo0__parameterized14_341                       |    372|
|494   |          fifo_19                                                                                         |fifo0__parameterized14_342                       |    379|
|495   |          fifo_2                                                                                          |fifo0_343                                        |      7|
|496   |          fifo_20                                                                                         |fifo0__parameterized12_344                       |    184|
|497   |          fifo_21                                                                                         |fifo0__parameterized12_345                       |    188|
|498   |          fifo_3                                                                                          |fifo0__parameterized8_346                        |    525|
|499   |          fifo_7                                                                                          |fifo0__parameterized18_347                       |    125|
|500   |          fifo_9                                                                                          |fifo0__parameterized18_348                       |    120|
|501   |        intack2noc_1                                                                                      |intack2noc                                       |      5|
|502   |        jtag_test_i                                                                                       |jtag_test_259                                    |      2|
|503   |        noc2apb_1                                                                                         |noc2apb_260                                      |    535|
|504   |        sync_noc_set_cpu                                                                                  |sync_noc_set__parameterized1                     |  20987|
|505   |          sync_noc_set_1                                                                                  |sync_noc_xy__parameterized2                      |   3728|
|506   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_324                          |     45|
|507   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_325                          |     45|
|508   |            router_ij                                                                                     |router__parameterized3_326                       |   3502|
|509   |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_330                       |     32|
|510   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_331                       |     32|
|511   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_332                       |     32|
|512   |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_327                             |    421|
|513   |                \QUEUE_INST.queue                                                                         |fifo0_335                                        |    421|
|514   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_328                             |    421|
|515   |                \QUEUE_INST.queue                                                                         |fifo0_334                                        |    421|
|516   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_329                             |    421|
|517   |                \QUEUE_INST.queue                                                                         |fifo0_333                                        |    421|
|518   |          sync_noc_set_2                                                                                  |sync_noc_xy__parameterized2_261                  |   3728|
|519   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_312                          |     45|
|520   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_313                          |     45|
|521   |            router_ij                                                                                     |router__parameterized3_314                       |   3502|
|522   |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_318                       |     32|
|523   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_319                       |     32|
|524   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_320                       |     32|
|525   |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_315                             |    421|
|526   |                \QUEUE_INST.queue                                                                         |fifo0_323                                        |    421|
|527   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_316                             |    421|
|528   |                \QUEUE_INST.queue                                                                         |fifo0_322                                        |    421|
|529   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_317                             |    421|
|530   |                \QUEUE_INST.queue                                                                         |fifo0_321                                        |    421|
|531   |          sync_noc_set_3                                                                                  |sync_noc_xy__parameterized2_262                  |   3728|
|532   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_300                          |     45|
|533   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_301                          |     45|
|534   |            router_ij                                                                                     |router__parameterized3_302                       |   3502|
|535   |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_306                       |     32|
|536   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_307                       |     32|
|537   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_308                       |     32|
|538   |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_303                             |    421|
|539   |                \QUEUE_INST.queue                                                                         |fifo0_311                                        |    421|
|540   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_304                             |    421|
|541   |                \QUEUE_INST.queue                                                                         |fifo0_310                                        |    421|
|542   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_305                             |    421|
|543   |                \QUEUE_INST.queue                                                                         |fifo0_309                                        |    421|
|544   |          sync_noc_set_4                                                                                  |sync_noc_xy__parameterized2_263                  |   3728|
|545   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_288                          |     45|
|546   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_289                          |     45|
|547   |            router_ij                                                                                     |router__parameterized3_290                       |   3502|
|548   |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_294                       |     32|
|549   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_295                       |     32|
|550   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_296                       |     32|
|551   |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_291                             |    421|
|552   |                \QUEUE_INST.queue                                                                         |fifo0_299                                        |    421|
|553   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_292                             |    421|
|554   |                \QUEUE_INST.queue                                                                         |fifo0_298                                        |    421|
|555   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_293                             |    421|
|556   |                \QUEUE_INST.queue                                                                         |fifo0_297                                        |    421|
|557   |          sync_noc_set_5                                                                                  |sync_noc32_xy__parameterized1                    |   2347|
|558   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo__parameterized2_276          |     43|
|559   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo__parameterized2_277          |     43|
|560   |            router_ij                                                                                     |router__parameterized5                           |   2186|
|561   |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_282                       |     32|
|562   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_283                       |     32|
|563   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_284                       |     32|
|564   |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_278             |    229|
|565   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_287                        |    229|
|566   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_279             |    229|
|567   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_286                        |    229|
|568   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_280             |    229|
|569   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_285                        |    229|
|570   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_281               |     38|
|571   |          sync_noc_set_6                                                                                  |sync_noc_xy__parameterized2_264                  |   3728|
|572   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_265                          |     45|
|573   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_266                          |     45|
|574   |            router_ij                                                                                     |router__parameterized3                           |   3502|
|575   |              \OUTPUT_CONTROL[1].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_270                       |     32|
|576   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_271                       |     32|
|577   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_272                       |     32|
|578   |              \INPUT_FIFO[1].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_267                             |    421|
|579   |                \QUEUE_INST.queue                                                                         |fifo0_275                                        |    421|
|580   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_268                             |    421|
|581   |                \QUEUE_INST.queue                                                                         |fifo0_274                                        |    421|
|582   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_269                             |    421|
|583   |                \QUEUE_INST.queue                                                                         |fifo0_273                                        |    421|
|584   |      \tiles_gen[2].empty_tile.tile_empty_i                                                               |tile_empty                                       |  29789|
|585   |        empty_tile_csr                                                                                    |esp_tile_csr_179                                 |   6523|
|586   |        empty_tile_q_1                                                                                    |empty_tile_q                                     |    662|
|587   |          fifo_11                                                                                         |fifo0__parameterized14_256                       |    331|
|588   |          fifo_8                                                                                          |fifo0__parameterized10_257                       |    331|
|589   |        jtag_test_i                                                                                       |jtag_test_180                                    |      2|
|590   |        noc2apb_1                                                                                         |noc2apb                                          |    531|
|591   |        sync_noc_set_empty                                                                                |sync_noc_set__parameterized3                     |  20979|
|592   |          sync_noc_set_1                                                                                  |sync_noc_xy__parameterized4                      |   3726|
|593   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_244                          |     45|
|594   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_245                          |     45|
|595   |            router_ij                                                                                     |router__parameterized7_246                       |   3497|
|596   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_250                       |     32|
|597   |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_251                       |     32|
|598   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_252                       |     32|
|599   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_247                             |    421|
|600   |                \QUEUE_INST.queue                                                                         |fifo0_255                                        |    421|
|601   |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_248                             |    421|
|602   |                \QUEUE_INST.queue                                                                         |fifo0_254                                        |    421|
|603   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_249                             |    421|
|604   |                \QUEUE_INST.queue                                                                         |fifo0_253                                        |    421|
|605   |          sync_noc_set_2                                                                                  |sync_noc_xy__parameterized4_181                  |   3726|
|606   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_232                          |     45|
|607   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_233                          |     45|
|608   |            router_ij                                                                                     |router__parameterized7_234                       |   3497|
|609   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_238                       |     32|
|610   |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_239                       |     32|
|611   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_240                       |     32|
|612   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_235                             |    421|
|613   |                \QUEUE_INST.queue                                                                         |fifo0_243                                        |    421|
|614   |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_236                             |    421|
|615   |                \QUEUE_INST.queue                                                                         |fifo0_242                                        |    421|
|616   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_237                             |    421|
|617   |                \QUEUE_INST.queue                                                                         |fifo0_241                                        |    421|
|618   |          sync_noc_set_3                                                                                  |sync_noc_xy__parameterized4_182                  |   3726|
|619   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_220                          |     45|
|620   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_221                          |     45|
|621   |            router_ij                                                                                     |router__parameterized7_222                       |   3497|
|622   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_226                       |     32|
|623   |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_227                       |     32|
|624   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_228                       |     32|
|625   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_223                             |    421|
|626   |                \QUEUE_INST.queue                                                                         |fifo0_231                                        |    421|
|627   |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_224                             |    421|
|628   |                \QUEUE_INST.queue                                                                         |fifo0_230                                        |    421|
|629   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_225                             |    421|
|630   |                \QUEUE_INST.queue                                                                         |fifo0_229                                        |    421|
|631   |          sync_noc_set_4                                                                                  |sync_noc_xy__parameterized4_183                  |   3726|
|632   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_208                          |     45|
|633   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_209                          |     45|
|634   |            router_ij                                                                                     |router__parameterized7_210                       |   3497|
|635   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_214                       |     32|
|636   |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_215                       |     32|
|637   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_216                       |     32|
|638   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_211                             |    421|
|639   |                \QUEUE_INST.queue                                                                         |fifo0_219                                        |    421|
|640   |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_212                             |    421|
|641   |                \QUEUE_INST.queue                                                                         |fifo0_218                                        |    421|
|642   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_213                             |    421|
|643   |                \QUEUE_INST.queue                                                                         |fifo0_217                                        |    421|
|644   |          sync_noc_set_5                                                                                  |sync_noc32_xy__parameterized3                    |   2349|
|645   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo__parameterized2_196          |     43|
|646   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo__parameterized2_197          |     43|
|647   |            router_ij                                                                                     |router__parameterized9                           |   2189|
|648   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_202                       |     32|
|649   |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_203                       |     32|
|650   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_204                       |     32|
|651   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_198             |    229|
|652   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_207                        |    229|
|653   |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_199             |    229|
|654   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_206                        |    229|
|655   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_200             |    229|
|656   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_205                        |    229|
|657   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_201               |     39|
|658   |          sync_noc_set_6                                                                                  |sync_noc_xy__parameterized4_184                  |   3726|
|659   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_185                          |     45|
|660   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_186                          |     45|
|661   |            router_ij                                                                                     |router__parameterized7                           |   3497|
|662   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_190                       |     32|
|663   |              \OUTPUT_CONTROL[3].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_191                       |     32|
|664   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_192                       |     32|
|665   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_187                             |    421|
|666   |                \QUEUE_INST.queue                                                                         |fifo0_195                                        |    421|
|667   |              \INPUT_FIFO[3].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_188                             |    421|
|668   |                \QUEUE_INST.queue                                                                         |fifo0_194                                        |    421|
|669   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_189                             |    421|
|670   |                \QUEUE_INST.queue                                                                         |fifo0_193                                        |    421|
|671   |      \tiles_gen[3].io_tile.tile_io_i                                                                     |tile_io                                          |  43493|
|672   |        noc2intreq_1                                                                                      |noc2intreq                                       |     16|
|673   |        ahb0                                                                                              |ahbctrl__parameterized1                          |    653|
|674   |        ahbslv2noc_1                                                                                      |ahbslv2noc                                       |    160|
|675   |        apb0                                                                                              |patient_apbctrl                                  |    346|
|676   |        apb2noc_1                                                                                         |apb2noc__parameterized1                          |    121|
|677   |        apb2noc_2                                                                                         |apb2noc__parameterized3                          |    128|
|678   |        \bootram_gen.ahbram_2                                                                             |ahbram                                           |    299|
|679   |          aram                                                                                            |syncrambw                                        |    285|
|680   |            \sbw.uni.x0                                                                                   |unisim_syncram_be                                |    285|
|681   |              \a14.x[0].r0                                                                                |unisim_sram_b_14abits                            |     44|
|682   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1_171                                 |     17|
|683   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_172                                 |      3|
|684   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_173                                 |      3|
|685   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_174                                 |      3|
|686   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_175                                 |      3|
|687   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_176                                 |      3|
|688   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_177                                 |      3|
|689   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_178                                 |      9|
|690   |              \a14.x[1].r0                                                                                |unisim_sram_b_14abits_109                        |     43|
|691   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1_163                                 |     17|
|692   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_164                                 |      3|
|693   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_165                                 |      3|
|694   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_166                                 |      3|
|695   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_167                                 |      3|
|696   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_168                                 |      3|
|697   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_169                                 |      3|
|698   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_170                                 |      8|
|699   |              \a14.x[2].r0                                                                                |unisim_sram_b_14abits_110                        |     43|
|700   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1_155                                 |     17|
|701   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_156                                 |      3|
|702   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_157                                 |      3|
|703   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_158                                 |      3|
|704   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_159                                 |      3|
|705   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_160                                 |      3|
|706   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_161                                 |      3|
|707   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_162                                 |      8|
|708   |              \a14.x[3].r0                                                                                |unisim_sram_b_14abits_111                        |     43|
|709   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1_147                                 |     17|
|710   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_148                                 |      3|
|711   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_149                                 |      3|
|712   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_150                                 |      3|
|713   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_151                                 |      3|
|714   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_152                                 |      3|
|715   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_153                                 |      3|
|716   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_154                                 |      8|
|717   |              \a14.x[4].r0                                                                                |unisim_sram_b_14abits_112                        |     27|
|718   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1_139                                 |     15|
|719   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_140                                 |      1|
|720   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_141                                 |      1|
|721   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_142                                 |      1|
|722   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_143                                 |      1|
|723   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_144                                 |      1|
|724   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_145                                 |      1|
|725   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_146                                 |      6|
|726   |              \a14.x[5].r0                                                                                |unisim_sram_b_14abits_113                        |     27|
|727   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1_131                                 |     15|
|728   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_132                                 |      1|
|729   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_133                                 |      1|
|730   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_134                                 |      1|
|731   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_135                                 |      1|
|732   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_136                                 |      1|
|733   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_137                                 |      1|
|734   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_138                                 |      6|
|735   |              \a14.x[6].r0                                                                                |unisim_sram_b_14abits_114                        |     27|
|736   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1_123                                 |     15|
|737   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_124                                 |      1|
|738   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_125                                 |      1|
|739   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_126                                 |      1|
|740   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_127                                 |      1|
|741   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_128                                 |      1|
|742   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_129                                 |      1|
|743   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_130                                 |      6|
|744   |              \a14.x[7].r0                                                                                |unisim_sram_b_14abits_115                        |     31|
|745   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i  |BRAM_16384x1                                     |     19|
|746   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i  |BRAM_16384x1_116                                 |      1|
|747   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i  |BRAM_16384x1_117                                 |      1|
|748   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i  |BRAM_16384x1_118                                 |      1|
|749   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i  |BRAM_16384x1_119                                 |      1|
|750   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i  |BRAM_16384x1_120                                 |      1|
|751   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i  |BRAM_16384x1_121                                 |      1|
|752   |                \gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i  |BRAM_16384x1_122                                 |      6|
|753   |        esp_init_1                                                                                        |esp_init                                         |     71|
|754   |          ahb1                                                                                            |eth_edcl_ahb_mst                                 |     17|
|755   |        esplink_1                                                                                         |esplink                                          |     33|
|756   |        intreq2noc_1                                                                                      |intreq2noc                                       |    127|
|757   |          \ncpu_irq_proxy_gen[0].fifo_header_i                                                            |fifo0__parameterized16_108                       |    112|
|758   |        io_tile_csr                                                                                       |esp_tile_csr                                     |   6521|
|759   |        jtag_test_i                                                                                       |jtag_test                                        |      2|
|760   |        misc_tile_q_1                                                                                     |misc_tile_q                                      |   7804|
|761   |          fifo_10                                                                                         |fifo0__parameterized18                           |    172|
|762   |          fifo_11                                                                                         |fifo0__parameterized18_99                        |    114|
|763   |          fifo_12                                                                                         |fifo0__parameterized16                           |     59|
|764   |          fifo_15                                                                                         |fifo0__parameterized22                           |    481|
|765   |          fifo_16                                                                                         |fifo0__parameterized14                           |    371|
|766   |          fifo_17                                                                                         |fifo0__parameterized10                           |    267|
|767   |          fifo_18                                                                                         |fifo0__parameterized6                            |   1757|
|768   |          fifo_19                                                                                         |fifo2                                            |   1763|
|769   |          fifo_20                                                                                         |fifo0__parameterized18_100                       |    112|
|770   |          fifo_21                                                                                         |fifo0__parameterized12                           |    164|
|771   |          fifo_22                                                                                         |fifo0__parameterized20                           |    517|
|772   |          fifo_23                                                                                         |fifo0__parameterized14_101                       |    398|
|773   |          fifo_24                                                                                         |fifo0__parameterized14_102                       |    316|
|774   |          fifo_25                                                                                         |fifo0__parameterized20_103                       |    425|
|775   |          fifo_26                                                                                         |fifo0__parameterized14_104                       |    380|
|776   |          fifo_27                                                                                         |fifo0__parameterized10_105                       |    289|
|777   |          fifo_7                                                                                          |fifo0__parameterized12_106                       |    162|
|778   |          fifo_9                                                                                          |fifo0__parameterized18_107                       |     39|
|779   |        noc2ahbmst_1                                                                                      |noc2ahbmst__parameterized3                       |    943|
|780   |        noc2apb_1                                                                                         |noc2apb__parameterized2                          |    840|
|781   |        \riscv_plic_gen.riscv_clint_gen.riscv_clint_ahb_wrap_1                                            |riscv_clint_ahb_wrap                             |    607|
|782   |          ahb2axi_l_1                                                                                     |ahb2axi_l                                        |    217|
|783   |          riscv_clint_wrap_1                                                                              |riscv_clint_wrap                                 |    390|
|784   |            i_clint                                                                                       |clint                                            |    388|
|785   |              axi_lite_interface_i                                                                        |axi_lite_interface                               |    179|
|786   |              i_sync_edge                                                                                 |clint_sync_wedge                                 |      4|
|787   |                i_sync                                                                                    |clint_sync                                       |      3|
|788   |        \riscv_plic_gen.riscv_plic0                                                                       |riscv_plic_apb_wrap                              |   1168|
|789   |          riscv_plic_wrap_1                                                                               |riscv_plic_wrap                                  |   1168|
|790   |            i_plic                                                                                        |plic_top                                         |   1168|
|791   |              \gen_target[0].i_target                                                                     |rv_plic_target                                   |     25|
|792   |              \gen_target[1].i_target                                                                     |rv_plic_target_98                                |     28|
|793   |              i_rv_plic_gateway                                                                           |rv_plic_gateway                                  |    694|
|794   |        sync_noc_set_io                                                                                   |sync_noc_set__parameterized5                     |  20947|
|795   |          sync_noc_set_1                                                                                  |sync_noc_xy__parameterized6                      |   3722|
|796   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_83                           |     45|
|797   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_84                           |     45|
|798   |            router_ij                                                                                     |router__parameterized11_85                       |   3495|
|799   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized8_87                |      8|
|800   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized6_89                |     11|
|801   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_91                |      8|
|802   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_92                        |     32|
|803   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_93                        |     32|
|804   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_94                        |     32|
|805   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_86                              |    421|
|806   |                \QUEUE_INST.queue                                                                         |fifo0_97                                         |    421|
|807   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_88                              |    421|
|808   |                \QUEUE_INST.queue                                                                         |fifo0_96                                         |    421|
|809   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_90                              |    421|
|810   |                \QUEUE_INST.queue                                                                         |fifo0_95                                         |    421|
|811   |          sync_noc_set_2                                                                                  |sync_noc_xy__parameterized6_18                   |   3722|
|812   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_68                           |     45|
|813   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_69                           |     45|
|814   |            router_ij                                                                                     |router__parameterized11_70                       |   3495|
|815   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized8_72                |      8|
|816   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized6_74                |     11|
|817   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_76                |      8|
|818   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_77                        |     32|
|819   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_78                        |     32|
|820   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_79                        |     32|
|821   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_71                              |    421|
|822   |                \QUEUE_INST.queue                                                                         |fifo0_82                                         |    421|
|823   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_73                              |    421|
|824   |                \QUEUE_INST.queue                                                                         |fifo0_81                                         |    421|
|825   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_75                              |    421|
|826   |                \QUEUE_INST.queue                                                                         |fifo0_80                                         |    421|
|827   |          sync_noc_set_3                                                                                  |sync_noc_xy__parameterized6_19                   |   3722|
|828   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_53                           |     45|
|829   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_54                           |     45|
|830   |            router_ij                                                                                     |router__parameterized11_55                       |   3495|
|831   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized8_57                |      8|
|832   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized6_59                |     11|
|833   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_61                |      8|
|834   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_62                        |     32|
|835   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_63                        |     32|
|836   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_64                        |     32|
|837   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_56                              |    421|
|838   |                \QUEUE_INST.queue                                                                         |fifo0_67                                         |    421|
|839   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_58                              |    421|
|840   |                \QUEUE_INST.queue                                                                         |fifo0_66                                         |    421|
|841   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_60                              |    421|
|842   |                \QUEUE_INST.queue                                                                         |fifo0_65                                         |    421|
|843   |          sync_noc_set_4                                                                                  |sync_noc_xy__parameterized6_20                   |   3722|
|844   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo_38                           |     45|
|845   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_39                           |     45|
|846   |            router_ij                                                                                     |router__parameterized11_40                       |   3495|
|847   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized8_42                |      8|
|848   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized6_44                |     11|
|849   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_46                |      8|
|850   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_47                        |     32|
|851   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_48                        |     32|
|852   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_49                        |     32|
|853   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_41                              |    421|
|854   |                \QUEUE_INST.queue                                                                         |fifo0_52                                         |    421|
|855   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_43                              |    421|
|856   |                \QUEUE_INST.queue                                                                         |fifo0_51                                         |    421|
|857   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_45                              |    421|
|858   |                \QUEUE_INST.queue                                                                         |fifo0_50                                         |    421|
|859   |          sync_noc_set_5                                                                                  |sync_noc32_xy__parameterized5                    |   2337|
|860   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo__parameterized2              |     43|
|861   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo__parameterized2_29           |     43|
|862   |            router_ij                                                                                     |router__parameterized13                          |   2179|
|863   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_33                        |     32|
|864   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_34                        |     32|
|865   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_35                        |     32|
|866   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2                 |    229|
|867   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_37                         |    229|
|868   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_30              |    229|
|869   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1_36                         |    229|
|870   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue__parameterized2_31              |    229|
|871   |                \QUEUE_INST.queue                                                                         |fifo0__parameterized1                            |    229|
|872   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3_32                |     27|
|873   |          sync_noc_set_6                                                                                  |sync_noc_xy__parameterized6_21                   |   3722|
|874   |            \inferred_async_fifos_gen.inferred_async_fifo_1                                               |inferred_async_fifo                              |     45|
|875   |            \inferred_async_fifos_gen.inferred_async_fifo_2                                               |inferred_async_fifo_22                           |     45|
|876   |            router_ij                                                                                     |router__parameterized11                          |   3495|
|877   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized8                   |      8|
|878   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized6                   |     11|
|879   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.ROUTING_INPUT_i                                               |routing_engine__parameterized3                   |      8|
|880   |              \OUTPUT_CONTROL[0].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine                           |     32|
|881   |              \OUTPUT_CONTROL[2].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_25                        |     32|
|882   |              \OUTPUT_CONTROL[4].OUTPUT_CONTROL_SEL.ARBITRATION_OUTPUT_i                                  |rtr_arbitration_engine_26                        |     32|
|883   |              \INPUT_FIFO[0].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue                                 |    421|
|884   |                \QUEUE_INST.queue                                                                         |fifo0_28                                         |    421|
|885   |              \INPUT_FIFO[2].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_23                              |    421|
|886   |                \QUEUE_INST.queue                                                                         |fifo0_27                                         |    421|
|887   |              \INPUT_FIFO[4].INPUT_FIFO_SEL.INPUT_QUEUE_AN.INPUT_FIFO_i                                   |bypassable_queue_24                              |    421|
|888   |                \QUEUE_INST.queue                                                                         |fifo0                                            |    421|
|889   |        \ua1.uart1                                                                                        |apbuart                                          |   1403|
|890   |    led0_pad                                                                                              |outpad                                           |      1|
|891   |      \xcv.x0                                                                                             |unisim_outpad_17                                 |      1|
|892   |    led1_pad                                                                                              |outpad_0                                         |      1|
|893   |      \xcv.x0                                                                                             |unisim_outpad_16                                 |      1|
|894   |    led2_pad                                                                                              |outpad_1                                         |      1|
|895   |      \xcv.x0                                                                                             |unisim_outpad_15                                 |      1|
|896   |    led3_pad                                                                                              |outpad_2                                         |      1|
|897   |      \xcv.x0                                                                                             |unisim_outpad_14                                 |      1|
|898   |    led4_pad                                                                                              |outpad_3                                         |      1|
|899   |      \xcv.x0                                                                                             |unisim_outpad_13                                 |      1|
|900   |    led5_pad                                                                                              |outpad_4                                         |      1|
|901   |      \xcv.x0                                                                                             |unisim_outpad_12                                 |      1|
|902   |    led6_pad                                                                                              |outpad_5                                         |      1|
|903   |      \xcv.x0                                                                                             |unisim_outpad_11                                 |      1|
|904   |    rst0                                                                                                  |rstgen                                           |     18|
|905   |    uart_ctsn_pad                                                                                         |inpad                                            |      1|
|906   |      \xcv.x0                                                                                             |unisim_inpad_10                                  |      1|
|907   |    uart_rtsn_pad                                                                                         |outpad_6                                         |      1|
|908   |      \xcv.x0                                                                                             |unisim_outpad_9                                  |      1|
|909   |    uart_rxd_pad                                                                                          |inpad_7                                          |      1|
|910   |      \xcv.x0                                                                                             |unisim_inpad                                     |      1|
|911   |    uart_txd_pad                                                                                          |outpad_8                                         |      1|
|912   |      \xcv.x0                                                                                             |unisim_outpad                                    |      1|
|913   |  zynqmpsoc_i                                                                                             |zynqmpsoc                                        |   1217|
|914   |    ps8_0_axi_periph                                                                                      |zynqmpsoc_ps8_0_axi_periph_0                     |    201|
|915   |      s00_couplers                                                                                        |s00_couplers_imp_17VQRNZ                         |    201|
+------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:26 ; elapsed = 00:13:39 . Memory (MB): peak = 4264.613 ; gain = 1773.750 ; free physical = 3391 ; free virtual = 114545
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:18 ; elapsed = 00:12:43 . Memory (MB): peak = 4268.523 ; gain = 1013.785 ; free physical = 11547 ; free virtual = 122702
Synthesis Optimization Complete : Time (s): cpu = 00:12:28 ; elapsed = 00:13:43 . Memory (MB): peak = 4268.523 ; gain = 1777.660 ; free physical = 11578 ; free virtual = 122702
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4268.523 ; gain = 0.000 ; free physical = 11389 ; free virtual = 122513
INFO: [Netlist 29-17] Analyzing 6002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[0].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[1].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[2].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[3].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[4].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[5].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[6].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[0].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[1].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[2].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[3].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[4].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[5].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[6].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell esptop_i/esp_1/tiles_gen[3].io_tile.tile_io_i/bootram_gen.ahbram_2/aram/sbw.uni.x0/a14.x[7].r0/gen_wires_dbanks[0].gen_wires_hbanks[0].gen_wires_vbanks[0].gen_wires_hhbanks[7].bank_i/bram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4312.637 ; gain = 0.000 ; free physical = 11285 ; free virtual = 122410
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 224 instances
  RAMB16_S1_S1 => RAMB18E2: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
1463 Infos, 819 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:27 ; elapsed = 00:14:55 . Memory (MB): peak = 4312.637 ; gain = 2737.816 ; free physical = 11648 ; free virtual = 122772
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4312.637 ; gain = 0.000 ; free physical = 11649 ; free virtual = 122774
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/synth_1/zynqmp_top_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4336.648 ; gain = 24.012 ; free physical = 11624 ; free virtual = 122779
INFO: [runtcl-4] Executing : report_utilization -file zynqmp_top_wrapper_utilization_synth.rpt -pb zynqmp_top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 10:25:05 2021...
[Mon Jan 11 10:25:09 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:27:11 ; elapsed = 00:20:30 . Memory (MB): peak = 2167.305 ; gain = 0.000 ; free physical = 14747 ; free virtual = 125366
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
[Mon Jan 11 10:25:22 2021] Launched impl_1...
Run output will be captured here: /home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2173.449 ; gain = 6.145 ; free physical = 14747 ; free virtual = 125366
[Mon Jan 11 10:25:22 2021] Waiting for impl_1 to finish (timeout in 360 minutes)...

*** Running vivado
    with args -log zynqmp_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynqmp_top_wrapper.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source zynqmp_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.801 ; gain = 71.141 ; free physical = 14379 ; free virtual = 124998
Command: link_design -top zynqmp_top_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_ahblite_axi_bridge_0_0/zynqmpsoc_ahblite_axi_bridge_0_0.dcp' for cell 'zynqmpsoc_i/ahblite_axi_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_ahblite_bridge_0_0/zynqmpsoc_axi_ahblite_bridge_0_0.dcp' for cell 'zynqmpsoc_i/axi_ahblite_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0.dcp' for cell 'zynqmpsoc_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0.dcp' for cell 'zynqmpsoc_i/rst_ps8_0_75M'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/zynqmpsoc_system_ila_0_0.dcp' for cell 'zynqmpsoc_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0.dcp' for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_auto_pc_0/zynqmpsoc_auto_pc_0.dcp' for cell 'zynqmpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2553.656 ; gain = 7.000 ; free physical = 13406 ; free virtual = 124025
INFO: [Netlist 29-17] Analyzing 6114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zynqmpsoc_i/system_ila_0/inst/ila_lib UUID: 0c93d9f5-98f0-5bc3-8558-2a9cb9042132 
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.270 ; gain = 21.781 ; free physical = 13197 ; free virtual = 123816
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_zynq_ultra_ps_e_0_0/zynqmpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'zynqmpsoc_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0_board.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0_board.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_rst_ps8_0_75M_0/zynqmpsoc_rst_ps8_0_75M_0.xdc] for cell 'zynqmpsoc_i/rst_ps8_0_75M/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zynqmpsoc_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0_board.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0_board.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/ip/zynqmpsoc_axi_gpio_0_0/zynqmpsoc_axi_gpio_0_0.xdc] for cell 'zynqmpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc:18]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3467.590 ; gain = 616.320 ; free physical = 12716 ; free virtual = 123335
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-constraints.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-mig-constraints.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-dvi-pins.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-dvi-pins.xdc]
Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-constraints.xdc]
Finished Parsing XDC File [/home/jescobedo/repos/juanesp/constraints/xilinx-zcu102-xczu9eg/xilinx-zcu102-xczu9eg-eth-constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4001.309 ; gain = 0.000 ; free physical = 12519 ; free virtual = 123139
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 389 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 128 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 224 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:37 . Memory (MB): peak = 4001.309 ; gain = 2415.508 ; free physical = 12520 ; free virtual = 123139
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4001.309 ; gain = 0.000 ; free physical = 12500 ; free virtual = 123121

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f571527d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 4001.309 ; gain = 0.000 ; free physical = 12297 ; free virtual = 122917

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Mon Jan 11 10:33:46 2021] Interrupt received
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:08:23 . Memory (MB): peak = 2173.449 ; gain = 0.000 ; free physical = 9361 ; free virtual = 120050
INFO: [Common 17-344] 'wait_on_run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
