
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.20000000000000000000;
2.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37  166823.2      1.32     438.2   30794.4                          
    0:00:37  166823.2      1.32     438.2   30794.4                          
    0:00:37  166867.9      1.32     438.2   30794.4                          
    0:00:37  166912.6      1.32     438.2   30794.4                          
    0:00:37  166957.3      1.32     438.2   30794.4                          
    0:00:37  167002.0      1.32     438.2   30794.4                          
    0:00:37  167039.0      1.32     438.2   30792.1                          
    0:00:38  167563.2      1.32     438.0   20756.4                          
    0:00:39  168072.4      1.32     438.0   10723.8                          
    0:01:01  162393.5      0.64     143.5     365.1                          
    0:01:02  162379.7      0.64     143.5     365.1                          
    0:01:02  162379.7      0.64     143.5     365.1                          
    0:01:02  162380.2      0.63     143.5     365.1                          
    0:01:03  162380.2      0.63     143.5     365.1                          
    0:01:16  140029.6      0.66      95.1     149.6                          
    0:01:17  139962.5      0.65      93.2     139.8                          
    0:01:20  139971.1      0.64      91.4     128.1                          
    0:01:21  139980.6      0.63      89.9     118.0                          
    0:01:22  139984.1      0.61      86.3     106.4                          
    0:01:25  140001.1      0.61      84.7      91.7                          
    0:01:26  140009.1      0.60      83.3      77.0                          
    0:01:27  140017.9      0.59      82.8      63.3                          
    0:01:28  140030.1      0.57      82.1      53.0                          
    0:01:28  140035.7      0.55      81.2      45.1                          
    0:01:29  140046.3      0.53      78.4      35.7                          
    0:01:29  140059.1      0.52      76.7      34.7                          
    0:01:30  140073.7      0.51      75.5      32.1                          
    0:01:30  140091.0      0.50      75.1      32.1                          
    0:01:31  140106.2      0.50      74.5      28.8                          
    0:01:32  139935.7      0.50      74.5      28.8                          
    0:01:32  139935.7      0.50      74.5      28.8                          
    0:01:32  139935.4      0.50      74.0       0.0                          
    0:01:32  139935.4      0.50      74.0       0.0                          
    0:01:32  139935.4      0.50      74.0       0.0                          
    0:01:32  139935.4      0.50      74.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:33  139935.4      0.50      74.0       0.0                          
    0:01:33  139971.1      0.47      72.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140005.9      0.45      71.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140020.5      0.45      70.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140050.6      0.43      70.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140072.7      0.43      69.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140097.7      0.42      68.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140117.9      0.41      68.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140136.8      0.41      67.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:34  140161.8      0.41      65.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140179.1      0.41      64.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140204.1      0.41      62.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140221.4      0.41      60.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140246.4      0.41      58.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140267.9      0.41      57.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140281.2      0.40      57.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140296.9      0.40      57.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140312.3      0.40      57.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140328.8      0.39      56.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140336.3      0.39      56.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140344.0      0.39      56.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140358.9      0.39      56.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140376.4      0.39      56.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140396.1      0.39      56.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140408.6      0.38      55.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140416.3      0.38      55.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140436.8      0.38      55.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140454.9      0.38      55.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140474.6      0.38      54.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140490.0      0.38      53.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140509.4      0.38      52.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140520.3      0.37      52.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140541.9      0.37      51.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140555.7      0.37      50.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140568.8      0.37      50.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140586.1      0.37      50.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140600.7      0.37      49.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140611.6      0.37      49.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140624.6      0.36      49.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140643.0      0.36      48.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140649.1      0.35      48.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140658.1      0.34      48.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140664.3      0.34      47.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140678.9      0.34      46.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140686.3      0.34      46.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140705.5      0.34      45.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140718.5      0.34      44.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140731.8      0.33      44.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140749.1      0.33      42.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140764.3      0.33      42.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140773.6      0.33      42.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140778.1      0.33      42.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140789.0      0.33      41.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140794.1      0.32      41.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140808.4      0.32      41.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140815.1      0.32      41.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140830.8      0.32      41.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140847.8      0.32      41.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140856.8      0.32      41.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140871.5      0.32      41.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140875.5      0.32      41.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140877.3      0.32      41.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:40  140891.7      0.31      40.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:40  140910.3      0.31      40.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:40  140924.9      0.31      39.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140932.4      0.31      39.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:40  140945.7      0.31      38.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40  140953.4      0.31      38.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140970.4      0.31      37.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  140981.3      0.31      37.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:40  140993.0      0.30      36.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141006.3      0.30      36.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141017.8      0.30      35.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141022.6      0.30      35.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141027.6      0.30      35.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141034.5      0.29      35.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141039.6      0.29      35.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141048.9      0.29      35.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141057.1      0.29      35.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141057.9      0.29      35.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141077.4      0.29      35.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141083.2      0.29      35.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141093.6      0.29      34.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141106.3      0.29      34.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141118.1      0.29      33.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141130.0      0.29      33.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141133.2      0.28      33.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141141.5      0.28      32.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141147.8      0.28      32.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141158.0      0.28      31.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141173.6      0.28      31.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141187.2      0.28      30.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141192.0      0.28      30.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141195.2      0.27      30.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141206.6      0.27      30.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43  141218.9      0.27      29.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141222.1      0.27      29.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141233.5      0.27      29.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141240.1      0.26      29.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141256.4      0.26      29.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141267.8      0.26      28.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141274.2      0.26      28.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141283.5      0.26      28.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141289.4      0.26      28.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44  141298.4      0.26      28.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44  141309.3      0.26      28.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141318.1      0.25      28.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141333.5      0.25      28.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141337.5      0.25      28.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141345.7      0.25      28.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141356.9      0.25      28.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141364.9      0.25      28.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141375.0      0.25      27.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141375.8      0.25      27.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141377.1      0.25      27.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141380.9      0.25      27.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141396.0      0.25      27.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141400.5      0.25      27.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141404.3      0.24      27.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141418.1      0.24      26.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141430.3      0.24      26.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:46  141431.7      0.24      26.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141433.3      0.24      26.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141441.2      0.24      26.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141444.7      0.24      26.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141447.9      0.24      26.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141448.7      0.24      26.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141461.2      0.23      26.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141471.0      0.23      25.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141487.0      0.23      25.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141493.9      0.23      25.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141503.5      0.23      25.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141505.9      0.23      25.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141517.1      0.23      25.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141537.3      0.23      24.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141544.2      0.23      24.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141548.2      0.23      24.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141553.0      0.23      24.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141566.8      0.23      24.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141574.8      0.22      24.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141576.1      0.22      23.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141587.8      0.22      23.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141594.2      0.22      23.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141602.4      0.22      23.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141613.1      0.22      23.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141621.9      0.22      23.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141639.7      0.22      23.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141645.0      0.22      23.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141649.8      0.22      23.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141654.0      0.22      23.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141663.4      0.21      22.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141669.5      0.21      22.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141678.0      0.21      22.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141687.8      0.21      22.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141699.5      0.21      22.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141717.3      0.21      21.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141739.2      0.21      21.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141754.1      0.21      20.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141761.2      0.21      20.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141769.0      0.20      19.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141776.1      0.20      19.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141780.7      0.20      19.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141784.6      0.20      19.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141793.4      0.20      19.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141792.4      0.20      19.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141797.4      0.20      19.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141808.1      0.20      19.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141810.4      0.20      19.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141817.4      0.20      19.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50  141825.1      0.20      19.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141841.3      0.20      18.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141842.9      0.19      18.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141853.8      0.19      18.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141859.9      0.19      18.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141870.0      0.19      18.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141880.4      0.19      17.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141887.6      0.19      17.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141895.3      0.19      17.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141897.4      0.19      17.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141905.4      0.19      17.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141914.2      0.19      17.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141918.4      0.19      17.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141923.2      0.19      17.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141932.3      0.19      17.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141935.7      0.19      16.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141943.2      0.18      16.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141946.4      0.18      16.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141946.1      0.18      16.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141951.4      0.18      16.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141957.8      0.18      16.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141965.0      0.18      16.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141973.8      0.18      16.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141976.2      0.18      16.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141983.1      0.17      16.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53  141990.8      0.17      15.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141991.6      0.17      15.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141997.2      0.17      15.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142000.9      0.17      15.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142014.5      0.17      15.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142016.3      0.17      15.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142023.5      0.17      14.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142025.9      0.17      14.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142029.4      0.17      14.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142036.5      0.17      14.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142037.9      0.17      14.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142039.5      0.17      14.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142041.1      0.17      14.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142044.5      0.16      14.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142049.1      0.16      14.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142050.4      0.16      14.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142056.0      0.16      14.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142065.8      0.16      14.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142070.3      0.16      14.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142074.9      0.16      13.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142082.3      0.16      13.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142084.2      0.15      13.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142086.8      0.15      13.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142091.3      0.15      13.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142097.7      0.15      13.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142104.1      0.15      13.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142111.8      0.15      13.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142116.3      0.15      13.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142119.3      0.15      13.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142124.1      0.15      13.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142124.3      0.15      13.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142128.6      0.15      12.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142134.7      0.15      12.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142141.1      0.15      12.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142150.9      0.15      12.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142154.9      0.14      12.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142160.2      0.14      12.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142164.0      0.14      12.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142174.1      0.14      12.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142181.3      0.14      12.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142185.5      0.14      12.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142191.6      0.14      12.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142197.2      0.14      12.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142200.4      0.14      12.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142207.9      0.14      11.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142214.0      0.14      11.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142217.7      0.14      11.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142219.6      0.14      11.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142223.8      0.14      11.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142227.0      0.14      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142231.8      0.13      11.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142233.1      0.13      11.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142234.7      0.13      11.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142241.4      0.13      11.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142244.8      0.13      11.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142249.9      0.13      11.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142250.7      0.13      11.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142255.5      0.13      11.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142258.1      0.13      11.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142264.8      0.13      11.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142270.6      0.13      10.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142274.9      0.13      10.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142275.7      0.13      10.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142282.3      0.13      10.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142289.2      0.13      10.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142291.4      0.13      10.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142296.7      0.13      10.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142303.1      0.13      10.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142307.9      0.13      10.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142311.3      0.12      10.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142315.8      0.12      10.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142319.0      0.12      10.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59  142320.4      0.12      10.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142324.6      0.12      10.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142327.6      0.12      10.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142329.4      0.12      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142333.1      0.12      10.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142336.1      0.12      10.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00  142342.7      0.12      10.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142351.2      0.12      10.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142359.7      0.12       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142363.2      0.12       9.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142366.9      0.12       9.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142370.9      0.12       9.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142376.2      0.12       9.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142382.6      0.12       9.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142387.4      0.12       9.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142391.7      0.12       9.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142392.7      0.12       9.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01  142398.3      0.12       9.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142406.0      0.12       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142408.4      0.11       9.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142410.3      0.11       9.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142413.2      0.11       9.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142415.9      0.11       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142420.4      0.11       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142424.6      0.11       9.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142427.8      0.11       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142434.5      0.11       8.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142439.8      0.11       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142440.1      0.11       8.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142447.0      0.11       8.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142451.5      0.11       8.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142460.6      0.11       8.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142464.0      0.11       8.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142468.5      0.11       8.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142470.4      0.11       8.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142475.2      0.11       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142480.5      0.11       8.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142485.3      0.11       8.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142493.3      0.11       8.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:03  142495.4      0.11       8.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142497.5      0.10       8.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:03  142506.0      0.10       8.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142509.8      0.10       8.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:03  142514.6      0.10       8.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142522.5      0.10       8.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142527.9      0.10       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:03  142534.5      0.10       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:03  142538.5      0.10       8.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:03  142544.1      0.10       8.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142549.9      0.10       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142556.8      0.10       7.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142567.2      0.10       7.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142572.0      0.10       7.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:04  142580.5      0.10       7.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142586.9      0.10       7.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142594.6      0.09       7.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142597.8      0.09       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142602.6      0.09       7.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142607.7      0.09       7.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142612.4      0.09       7.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142617.0      0.09       7.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142621.7      0.09       7.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142628.4      0.09       7.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142634.3      0.09       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142639.6      0.09       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142644.4      0.09       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142647.0      0.09       6.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142652.3      0.09       6.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142657.7      0.09       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142666.2      0.09       6.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142667.8      0.09       6.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142672.8      0.09       6.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142677.3      0.09       6.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142682.1      0.09       6.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142685.1      0.09       6.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142694.9      0.08       6.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142700.8      0.08       6.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142703.1      0.08       6.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142707.1      0.08       6.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142709.0      0.08       6.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142711.9      0.08       6.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142716.7      0.08       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142718.0      0.08       6.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142721.5      0.08       6.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142725.5      0.08       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142736.7      0.08       5.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142739.6      0.08       5.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142744.1      0.08       5.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142745.7      0.08       5.8      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07  142748.4      0.08       5.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142757.1      0.08       5.8      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142757.7      0.08       5.8      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142760.6      0.08       5.7      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142761.7      0.08       5.7      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142762.5      0.08       5.7      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142764.6      0.08       5.7      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142765.9      0.08       5.6      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142766.7      0.08       5.6      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142767.0      0.08       5.6      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  142770.7      0.08       5.5      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142770.7      0.08       5.5      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142771.5      0.08       5.5      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142774.7      0.08       5.5      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142777.1      0.08       5.5      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142778.4      0.07       5.4      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142780.6      0.07       5.4      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142786.1      0.07       5.4      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142790.1      0.07       5.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142790.4      0.07       5.4      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142794.1      0.07       5.3      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142796.0      0.07       5.3      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142797.0      0.07       5.3      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142801.3      0.07       5.3      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142801.6      0.07       5.2      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142805.6      0.07       5.2      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142805.8      0.07       5.1      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142810.9      0.07       5.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142821.8      0.07       5.1      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142822.8      0.07       5.0      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142829.2      0.07       5.0      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  142831.9      0.07       5.0      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142837.7      0.07       4.9      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142841.2      0.07       4.9      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10  142843.1      0.07       4.9      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142845.7      0.07       4.9      72.7 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10  142846.0      0.07       4.9      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142850.5      0.07       4.9      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142852.1      0.07       4.9      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142854.8      0.07       4.9      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142857.2      0.07       4.8      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142861.7      0.07       4.8      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142872.1      0.07       4.8      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142875.8      0.07       4.8      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142875.8      0.07       4.7      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142879.0      0.07       4.7      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142879.8      0.07       4.7      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142895.7      0.07       4.6     121.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142898.9      0.07       4.6     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142900.5      0.07       4.6     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142903.7      0.07       4.6     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142907.4      0.07       4.6     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142911.7      0.06       4.5     121.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142914.1      0.06       4.5     121.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142914.3      0.06       4.5     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142918.1      0.06       4.5     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142920.5      0.06       4.4     121.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142921.5      0.06       4.4     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142925.0      0.06       4.4     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142925.5      0.06       4.4     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142932.2      0.06       4.3     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142933.0      0.06       4.3     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142933.8      0.06       4.3     121.1 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12  142934.6      0.06       4.3     121.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142936.4      0.06       4.3     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142937.8      0.06       4.3     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142939.4      0.06       4.2     121.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142943.6      0.06       4.2     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142945.7      0.06       4.2     121.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142947.6      0.06       4.2     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142947.9      0.06       4.2     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142948.9      0.06       4.2     121.1                          
    0:02:15  142907.4      0.06       4.2     121.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:15  142907.4      0.06       4.2     121.1                          
    0:02:15  142866.5      0.06       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142868.9      0.06       4.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:15  142868.9      0.06       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142871.5      0.06       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142873.1      0.06       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142877.1      0.06       4.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142879.2      0.06       4.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  142882.7      0.06       4.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  142887.0      0.06       4.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142889.1      0.06       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142897.1      0.06       4.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  142907.7      0.06       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142918.9      0.06       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142918.3      0.06       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142919.1      0.06       3.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  142920.2      0.06       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142920.2      0.06       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142923.1      0.06       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142930.8      0.06       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142933.0      0.06       3.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142934.6      0.06       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142939.6      0.06       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142940.7      0.06       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142941.7      0.06       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142943.1      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142953.2      0.06       3.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  142962.2      0.06       3.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  142967.0      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  142976.9      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18  142978.5      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142980.6      0.06       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142986.4      0.06       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142990.7      0.06       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142997.9      0.06       3.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142997.9      0.06       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:18  143002.4      0.06       3.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  143003.5      0.06       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  143012.2      0.06       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:18  143021.8      0.05       3.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  143023.1      0.05       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143023.9      0.05       3.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143023.9      0.05       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143023.9      0.05       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143032.7      0.05       3.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143033.5      0.05       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:19  143037.0      0.05       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143044.7      0.05       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143044.7      0.05       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143050.8      0.05       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143050.8      0.05       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143056.9      0.05       3.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143060.1      0.05       3.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143062.2      0.05       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143063.6      0.05       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143066.0      0.05       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143069.4      0.05       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143071.3      0.05       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143076.1      0.05       2.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143076.3      0.05       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143078.5      0.05       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143081.9      0.05       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143084.6      0.05       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  143085.1      0.05       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143089.6      0.05       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143095.2      0.05       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143102.1      0.05       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143102.9      0.05       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143109.6      0.05       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143109.6      0.05       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143110.7      0.05       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143117.3      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143120.5      0.05       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143122.4      0.05       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143123.7      0.05       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143124.0      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143124.8      0.05       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143127.9      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143132.5      0.05       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143133.8      0.05       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143135.7      0.05       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143138.3      0.05       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143144.7      0.05       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143153.5      0.05       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143155.3      0.05       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143156.4      0.05       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143159.6      0.05       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:23  143172.9      0.05       2.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  143184.1      0.05       2.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  143185.9      0.05       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143186.7      0.05       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143188.6      0.05       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:23  143192.3      0.05       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143193.1      0.05       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:24  143195.8      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143203.0      0.04       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143205.6      0.04       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143205.6      0.04       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143210.4      0.04       2.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  143218.4      0.04       2.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  143221.6      0.04       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143226.4      0.04       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143229.8      0.04       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:24  143232.8      0.04       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143235.4      0.04       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:24  143238.1      0.04       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143238.1      0.04       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143238.1      0.04       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143238.1      0.04       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143238.1      0.04       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143241.0      0.04       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:25  143241.0      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143241.0      0.04       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143241.0      0.04       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143241.0      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143245.8      0.04       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:26  143245.8      0.04       2.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143246.8      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143248.4      0.04       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143251.4      0.04       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143252.2      0.04       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143252.7      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143255.6      0.04       2.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:26  143255.6      0.04       2.2       0.0                          
    0:02:27  143255.6      0.04       2.2       0.0                          
    0:02:30  143006.9      0.04       2.1       0.0                          
    0:02:32  142928.2      0.04       2.1       0.0                          
    0:02:32  142890.9      0.04       2.1       0.0                          
    0:02:33  142861.1      0.04       2.1       0.0                          
    0:02:34  142833.0      0.04       2.1       0.0                          
    0:02:34  142809.5      0.04       2.1       0.0                          
    0:02:35  142787.7      0.04       2.1       0.0                          
    0:02:36  142765.9      0.04       2.1       0.0                          
    0:02:36  142754.7      0.04       2.1       0.0                          
    0:02:37  142736.1      0.04       2.1       0.0                          
    0:02:37  142725.5      0.04       2.1       0.0                          
    0:02:38  142714.8      0.04       2.1       0.0                          
    0:02:38  142704.2      0.04       2.1       0.0                          
    0:02:38  142693.6      0.04       2.1       0.0                          
    0:02:39  142682.9      0.04       2.1       0.0                          
    0:02:39  142672.3      0.04       2.1       0.0                          
    0:02:39  142672.3      0.04       2.1       0.0                          
    0:02:40  142672.3      0.04       2.1       0.0                          
    0:02:41  142555.8      0.07       2.3       0.0                          
    0:02:41  142548.9      0.07       2.3       0.0                          
    0:02:41  142548.9      0.07       2.3       0.0                          
    0:02:41  142548.9      0.07       2.3       0.0                          
    0:02:41  142548.9      0.07       2.3       0.0                          
    0:02:41  142548.9      0.07       2.3       0.0                          
    0:02:41  142548.9      0.07       2.3       0.0                          
    0:02:41  142552.6      0.04       2.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  142562.2      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142562.7      0.04       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142564.0      0.04       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142564.0      0.04       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142565.1      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142567.2      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142571.5      0.04       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142574.4      0.04       2.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  142581.1      0.04       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  142586.9      0.04       2.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  142586.9      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:43  142589.8      0.04       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  142590.6      0.04       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  142590.6      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  142591.7      0.04       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:43  142595.1      0.04       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:43  142597.0      0.04       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142599.4      0.04       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142606.6      0.04       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142608.2      0.04       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142608.4      0.04       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142610.0      0.04       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142610.0      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142609.8      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:44  142620.2      0.04       1.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  142621.0      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:45  142619.4      0.04       1.8       0.0                          
    0:02:45  142584.8      0.04       1.8       0.0                          
    0:02:45  142555.5      0.04       1.8       0.0                          
    0:02:45  142507.4      0.04       1.8       0.0                          
    0:02:46  142467.2      0.04       1.8       0.0                          
    0:02:46  142435.5      0.04       1.8       0.0                          
    0:02:46  142387.7      0.04       1.8       0.0                          
    0:02:46  142350.7      0.04       1.8       0.0                          
    0:02:46  142321.7      0.04       1.8       0.0                          
    0:02:46  142265.0      0.04       1.8       0.0                          
    0:02:47  142234.2      0.04       1.8       0.0                          
    0:02:47  142185.2      0.04       1.8       0.0                          
    0:02:48  142148.8      0.04       1.8       0.0                          
    0:02:49  142060.5      0.04       1.8       0.0                          
    0:02:49  141951.2      0.04       1.8       0.0                          
    0:02:50  141837.0      0.04       1.8       0.0                          
    0:02:50  141707.0      0.04       1.8       0.0                          
    0:02:51  141612.8      0.04       1.8       0.0                          
    0:02:52  141492.3      0.04       1.8       0.0                          
    0:02:52  141412.5      0.04       1.8       0.0                          
    0:02:52  141393.1      0.04       1.8       0.0                          
    0:02:53  141355.3      0.04       1.8       0.0                          
    0:02:54  141300.3      0.04       1.8       0.0                          
    0:02:55  141262.0      0.04       1.8       0.0                          
    0:02:55  141257.4      0.04       1.8       0.0                          
    0:02:55  141254.8      0.04       1.8       0.0                          
    0:02:55  141253.4      0.04       1.8       0.0                          
    0:02:55  141251.8      0.04       1.8       0.0                          
    0:02:56  141249.5      0.04       1.8       0.0                          
    0:02:56  141248.4      0.04       1.8       0.0                          
    0:02:56  141225.8      0.04       1.8       0.0                          
    0:02:59  141214.6      0.04       1.8       0.0                          
    0:02:59  141201.6      0.04       1.9       0.0                          
    0:02:59  141201.6      0.04       1.9       0.0                          
    0:02:59  141201.6      0.04       1.9       0.0                          
    0:02:59  141201.6      0.04       1.9       0.0                          
    0:02:59  141201.6      0.04       1.9       0.0                          
    0:02:59  141201.6      0.04       1.9       0.0                          
    0:02:59  141204.8      0.04       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141214.1      0.04       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141224.5      0.04       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141225.0      0.04       1.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  141233.2      0.04       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  141234.0      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141235.6      0.04       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141241.5      0.04       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141244.4      0.04       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141247.1      0.04       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141248.9      0.04       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141248.9      0.04       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141251.3      0.04       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141251.3      0.04       1.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141252.1      0.04       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141265.7      0.04       1.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  141267.5      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141268.9      0.04       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141268.9      0.04       1.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141274.5      0.04       1.5       0.0                          
    0:03:02  141279.2      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141278.7      0.03       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141280.8      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141283.2      0.03       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141284.3      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141285.1      0.03       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:03  141289.9      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:03  141293.6      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141297.6      0.03       1.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141307.4      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:04  141310.1      0.03       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141311.2      0.03       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141317.3      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141322.1      0.03       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141326.3      0.03       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141330.1      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141332.4      0.03       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141333.5      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141339.1      0.03       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141341.5      0.03       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141346.5      0.03       1.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  141348.7      0.03       1.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  141352.4      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141355.3      0.03       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141361.4      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:05  141366.5      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141372.3      0.03       1.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141372.1      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141379.5      0.03       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141381.9      0.03       1.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141385.4      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141386.2      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:06  141387.0      0.03       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:06  141392.6      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141399.2      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141406.4      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141409.3      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141412.2      0.03       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141416.5      0.03       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141419.4      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141422.4      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141425.3      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141427.9      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141430.1      0.03       1.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  141431.4      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141431.9      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141434.1      0.03       1.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  141438.8      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141438.8      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141442.8      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141443.6      0.02       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141443.6      0.02       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141445.5      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141446.3      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:07  141448.4      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141449.2      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:08  141452.1      0.02       0.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:20:37 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70475.636276
Buf/Inv area:                     4110.231994
Noncombinational area:           70976.511568
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141452.147844
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:20:44 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  34.8455 mW   (87%)
  Net Switching Power  =   4.9827 mW   (13%)
                         ---------
Total Dynamic Power    =  39.8281 mW  (100%)

Cell Leakage Power     =   2.9159 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.2312e+04          614.8636        1.1878e+06        3.4115e+04  (  79.81%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.5333e+03        4.3678e+03        1.7281e+06        8.6293e+03  (  20.19%)
--------------------------------------------------------------------------------------------------
Total          3.4846e+04 uW     4.9827e+03 uW     2.9159e+06 nW     4.2744e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:20:44 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/data_out_tri[12]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/path/Mat_a_Mem/Mem/data_out[12] (memory_b20_SIZE16_LOGSIZE4_0)
                                                          0.00       0.22 f
  path/path/Mat_a_Mem/data_out[12] (seqMemory_b20_SIZE16_0)
                                                          0.00       0.22 f
  path/path/path/in0[12] (mac_b20_g1_0)                   0.00       0.22 f
  path/path/path/mult_21/a[12] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/path/path/mult_21/U1126/Z (XOR2_X1)                0.08       0.30 f
  path/path/path/mult_21/U1018/ZN (OR2_X1)                0.06       0.36 f
  path/path/path/mult_21/U1851/ZN (OAI22_X1)              0.05       0.41 r
  path/path/path/mult_21/U429/CO (HA_X1)                  0.06       0.47 r
  path/path/path/mult_21/U421/S (FA_X1)                   0.11       0.59 f
  path/path/path/mult_21/U419/S (FA_X1)                   0.14       0.73 r
  path/path/path/mult_21/U418/S (FA_X1)                   0.12       0.85 f
  path/path/path/mult_21/U1341/ZN (NOR2_X1)               0.04       0.89 r
  path/path/path/mult_21/U1639/ZN (OAI21_X1)              0.03       0.92 f
  path/path/path/mult_21/U1637/ZN (AOI21_X1)              0.04       0.96 r
  path/path/path/mult_21/U1785/ZN (OAI21_X1)              0.04       1.00 f
  path/path/path/mult_21/U1748/ZN (AOI21_X1)              0.04       1.04 r
  path/path/path/mult_21/U1909/ZN (OAI21_X1)              0.03       1.08 f
  path/path/path/mult_21/U1187/ZN (AOI21_X1)              0.04       1.12 r
  path/path/path/mult_21/U1908/ZN (OAI21_X1)              0.03       1.15 f
  path/path/path/mult_21/U1259/ZN (AOI21_X1)              0.04       1.19 r
  path/path/path/mult_21/U1856/ZN (OAI21_X1)              0.03       1.22 f
  path/path/path/mult_21/U1190/ZN (AOI21_X1)              0.04       1.27 r
  path/path/path/mult_21/U1250/ZN (OAI21_X1)              0.03       1.30 f
  path/path/path/mult_21/U1828/ZN (AOI21_X1)              0.04       1.34 r
  path/path/path/mult_21/U1879/ZN (OAI21_X1)              0.03       1.37 f
  path/path/path/mult_21/U1233/ZN (AOI21_X1)              0.04       1.41 r
  path/path/path/mult_21/U1907/ZN (OAI21_X1)              0.03       1.45 f
  path/path/path/mult_21/U1906/ZN (AOI21_X1)              0.04       1.49 r
  path/path/path/mult_21/U1518/ZN (INV_X1)                0.03       1.52 f
  path/path/path/mult_21/U1530/ZN (NAND2_X1)              0.04       1.56 r
  path/path/path/mult_21/U1020/ZN (NAND3_X1)              0.04       1.59 f
  path/path/path/mult_21/U1535/ZN (NAND2_X1)              0.04       1.63 r
  path/path/path/mult_21/U1536/ZN (NAND3_X1)              0.04       1.67 f
  path/path/path/mult_21/U1135/ZN (NAND2_X1)              0.03       1.70 r
  path/path/path/mult_21/U1128/ZN (NAND3_X1)              0.04       1.74 f
  path/path/path/mult_21/U1141/ZN (NAND2_X1)              0.04       1.78 r
  path/path/path/mult_21/U1144/ZN (NAND3_X1)              0.04       1.81 f
  path/path/path/mult_21/U1199/ZN (NAND2_X1)              0.04       1.85 r
  path/path/path/mult_21/U1068/ZN (NAND3_X1)              0.04       1.89 f
  path/path/path/mult_21/U1206/ZN (NAND2_X1)              0.04       1.92 r
  path/path/path/mult_21/U1207/ZN (NAND3_X1)              0.04       1.96 f
  path/path/path/mult_21/U985/ZN (NAND2_X1)               0.03       2.00 r
  path/path/path/mult_21/U999/ZN (NAND3_X1)               0.04       2.04 f
  path/path/path/mult_21/U1220/ZN (NAND2_X1)              0.04       2.07 r
  path/path/path/mult_21/U1221/ZN (NAND3_X1)              0.04       2.11 f
  path/path/path/mult_21/U1223/ZN (NAND2_X1)              0.03       2.14 r
  path/path/path/mult_21/U1155/ZN (AND3_X1)               0.05       2.18 r
  path/path/path/mult_21/product[39] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       2.18 r
  path/path/path/genblk1.add_in_reg[39]/D (DFF_X2)        0.01       2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  path/path/path/genblk1.add_in_reg[39]/CK (DFF_X2)       0.00       2.20 r
  library setup time                                     -0.03       2.17
  data required time                                                 2.17
  --------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
