[View]
Entity=All-Verilog
Architecture=
TopLevelType=5
[file:.\src\adder.v]
Enabled=1
[file:.\src\testbench.v]
Enabled=1
[file:.\src\OAO.v]
Enabled=1
