\subsection{arch Architecture Reference}
\label{classrstn__pulse_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d1/db2/classrstn__pulse_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+270}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf resetn\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf resetn\+\_\+in\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf resetn\+\_\+in\+\_\+reg2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 31} of file {\bf rstn\+\_\+pulse.\+vhd}.



\subsubsection{Member Function Documentation}
\index{rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+270@{P\+R\+O\+C\+E\+S\+S\+\_\+270}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+270@{P\+R\+O\+C\+E\+S\+S\+\_\+270}!rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+270reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+270(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrstn__pulse_1_1arch_a9004d8bfb502a3c5691a6ffa42950b8e}


Definition at line {\bf 40} of file {\bf rstn\+\_\+pulse.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}!resetn\+\_\+in\+\_\+reg@{resetn\+\_\+in\+\_\+reg}}
\index{resetn\+\_\+in\+\_\+reg@{resetn\+\_\+in\+\_\+reg}!rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}}
\paragraph[{resetn\+\_\+in\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf resetn\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrstn__pulse_1_1arch_a59f8e8a0053693f60b78ab42951eee2b}


Definition at line {\bf 33} of file {\bf rstn\+\_\+pulse.\+vhd}.

\index{rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}!resetn\+\_\+in\+\_\+reg1@{resetn\+\_\+in\+\_\+reg1}}
\index{resetn\+\_\+in\+\_\+reg1@{resetn\+\_\+in\+\_\+reg1}!rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}}
\paragraph[{resetn\+\_\+in\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf resetn\+\_\+in\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrstn__pulse_1_1arch_a2d9909ab801dc9fde6abf5686df5f716}


Definition at line {\bf 34} of file {\bf rstn\+\_\+pulse.\+vhd}.

\index{rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}!resetn\+\_\+in\+\_\+reg2@{resetn\+\_\+in\+\_\+reg2}}
\index{resetn\+\_\+in\+\_\+reg2@{resetn\+\_\+in\+\_\+reg2}!rstn\+\_\+pulse\+::arch@{rstn\+\_\+pulse\+::arch}}
\paragraph[{resetn\+\_\+in\+\_\+reg2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf resetn\+\_\+in\+\_\+reg2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrstn__pulse_1_1arch_abb20a8d944a937e3f1185cdecdcf2d8d}


Definition at line {\bf 35} of file {\bf rstn\+\_\+pulse.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf rstn\+\_\+pulse.\+vhd}\end{DoxyCompactItemize}
