Analysis & Synthesis Status : Successful - Sun Aug 23 14:25:16 2009
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : sdr_test
Top-level Entity Name : sdr_test
Family : Cyclone
Total logic elements : 987
Total pins : 52
Total virtual pins : 0
Total memory bits : 14,336
Total PLLs : 1
