# MIPS-Cup-Verilog

Single Cycle CPU can execute add, sub, and, or, slt, addi, lw, sw, beq, j, sll, lui, slti, bne, ori, andi, srlï¼Œjal, jr, jalr, addu and subu.

