RTL = rtl/clock_domain_crossing.sv rtl/ctrl_async.sv rtl/ctrl_spi.sv rtl/ctrl_sync.sv rtl/ctrl_uart.sv rtl/peri_charlieplex.sv rtl/peri_debug.sv rtl/peri_draw_line.sv rtl/peri_mems_microphone.sv rtl/peri_pdm_channel.sv rtl/peri_pwm_channel.sv rtl/peri_rgb_led.sv rtl/register_bank.sv rtl/spi_rx.sv rtl/spi_tx.sv rtl/top.sv rtl/uart_rx.sv rtl/uart_tx.sv
TB = tb/peri_mems_microphone.py tb/peri_pdm_channel.py tb/peri_pwm_channel.py tb/top.py
