/// ä¹˜é™¤æŒ‡ä»¤
use crate::{cpu::Cpu, trap::Exception, Executable, Format, Insn, RegT, SRegT, INSN_SLICE};
use proc_macros::Instruction;

use super::sext;

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2000033)]
  #[mask(0xfe00707f)]
  ,Mul);

impl Executable for Mul {
    // x[rd] = x[rs1] Ã— x[rs2]
    // ä¹˜(Multiply). R-type, RV32M and RV64M.
    // æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œä¹˜ç§¯å†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, rs1.wrapping_mul(rs2) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2001033)]
  #[mask(0xfe00707f)]
  ,Mulh);

impl Executable for Mulh {
    // x[rd] = (x[rs1] ð‘  Ã—ð‘  x[rs2]) â‰«ð‘  XLEN
    //  é«˜ä½ä¹˜(Multiply High). R-type, RV32M and RV64M.
    // æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œéƒ½è§†ä¸º 2 çš„è¡¥ç ï¼Œå°†ä¹˜ç§¯çš„é«˜ä½å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT as i128;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as SRegT as i128;

        let value = rs1.wrapping_mul(rs2).wrapping_shr(cpu.xlen.len() as u32);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (value as RegT) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2002033)]
  #[mask(0xfe00707f)]
  ,Mulhsu);

impl Executable for Mulhsu {
    // x[rd] = (x[rs1] ð‘  Ã—ð‘¢ x[rs2]) â‰«ð‘  XLEN
    // é«˜ä½æœ‰ç¬¦å·-æ— ç¬¦å·ä¹˜(Multiply High Signed-Unsigned). R-type, RV32M and RV64M.
    // æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œx[rs1]ä¸º 2 çš„è¡¥ç ï¼Œx[rs2]ä¸ºæ— ç¬¦å·æ•°ï¼Œå°†ä¹˜ç§¯çš„é«˜ä½å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT as i128 as u128;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as u128;
        let value = rs1.wrapping_mul(rs2).wrapping_shr(cpu.xlen.len() as u32);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (value as RegT) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2003033)]
  #[mask(0xfe00707f)]
  ,Mulhu);

impl Executable for Mulhu {
    // x[rd] = (x[rs1] ð‘¢ Ã—ð‘¢ x[rs2]) â‰«ð‘¢ XLEN
    // é«˜ä½æ— ç¬¦å·ä¹˜(Multiply High Unsigned). R-type, RV32M and RV64M.
    // æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œx[rs1]ã€x[rs2]å‡ä¸ºæ— ç¬¦å·æ•°ï¼Œå°†ä¹˜ç§¯çš„é«˜ä½å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as u128;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as u128;
        let value = rs1.wrapping_mul(rs2).wrapping_shr(cpu.xlen.len() as u32);
        cpu.state
            .xs
            .set_reg(self.rd() as u8, (value as RegT) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2004033)]
  #[mask(0xfe00707f)]
  ,Div);

impl Executable for Div {
    // x[rd] = x[rs1] Ã·s x[rs2]
    // é™¤æ³•(Divide). R-type, RV32M and RV64M.
    // ç”¨å¯„å­˜å™¨ x[rs1]çš„å€¼é™¤ä»¥å¯„å­˜å™¨ x[rs2]çš„å€¼ï¼Œå‘é›¶èˆå…¥ï¼Œå°†è¿™äº›æ•°è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç ï¼ŒæŠŠå•†å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as SRegT;

        let value = if rs2 == 0 {
            (-1 as SRegT) as RegT
        } else {
            rs1.wrapping_div(rs2) as RegT
        };
        cpu.state
            .xs
            .set_reg(self.rd() as u8, value & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2005033)]
  #[mask(0xfe00707f)]
  ,Divu);

impl Executable for Divu {
    // x[rd] = x[rs1] Ã·u x[rs2]
    // æ— ç¬¦å·é™¤æ³•(Divide, Unsigned). R-type, RV32M and RV64M.
    // ç”¨å¯„å­˜å™¨ x[rs1]çš„å€¼é™¤ä»¥å¯„å­˜å™¨ x[rs2]çš„å€¼ï¼Œå‘é›¶èˆå…¥ï¼Œå°†è¿™äº›æ•°è§†ä¸ºæ— ç¬¦å·æ•°ï¼ŒæŠŠå•†å†™å…¥x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);

        let value = if rs2 == 0 {
            (-1 as SRegT) as RegT
        } else {
            rs1.wrapping_div(rs2)
        };
        cpu.state
            .xs
            .set_reg(self.rd() as u8, value & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2006033)]
  #[mask(0xfe00707f)]
  ,Rem);

impl Executable for Rem {
    // x[rd] = x[rs1] %ð‘  x[rs2]
    // æ±‚ä½™æ•°(Remainder). R-type, RV32M and RV64M.
    // x[rs1]é™¤ä»¥ x[rs2]ï¼Œå‘ 0 èˆå…¥ï¼Œéƒ½è§†ä¸º 2 çš„è¡¥ç ï¼Œä½™æ•°å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) as SRegT;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) as SRegT;
        let value = if rs2 == 0 {
            rs1 as RegT
        } else {
            (rs1.wrapping_rem(rs2) as RegT) & cpu.xlen.mask()
        };

        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
  #[derive(Instruction)]
  #[format(R)]
  #[match_code(0x2007033)]
  #[mask(0xfe00707f)]
  ,Remu);

impl Executable for Remu {
    // x[rd] = x[rs1] %ð‘¢ x[rs2]
    // æ±‚æ— ç¬¦å·æ•°çš„ä½™æ•°(Remainder, Unsigned). R-type, RV32M and RV64M.
    // x[rs1]é™¤ä»¥ x[rs2]ï¼Œå‘ 0 èˆå…¥ï¼Œéƒ½è§†ä¸ºæ— ç¬¦å·æ•°ï¼Œä½™æ•°å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8);
        let rs2 = cpu.state.xs.reg(self.rs2() as u8);
        let value = if rs2 == 0 {
            rs1 as RegT
        } else {
            (rs1.wrapping_rem(rs2) as RegT) & cpu.xlen.mask()
        };
        cpu.state.xs.set_reg(self.rd() as u8, value);
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x200703b)]
    #[mask(0xfe00707f)]
    ,Remuw);

impl Executable for Remuw {
    // x[rd] = sext(x[rs1][31: 0] %ð‘¢ x[rs2][31: 0])
    // æ±‚æ— ç¬¦å·æ•°çš„ä½™æ•°å­—(Remainder Word, Unsigned). R-type, RV64M only.
    // x[rs1]çš„ä½Ž 32 ä½é™¤ä»¥ x[rs2]çš„ä½Ž 32 ä½ï¼Œå‘ 0 èˆå…¥ï¼Œéƒ½è§†ä¸ºæ— ç¬¦å·æ•°ï¼Œå°†ä½™æ•°çš„æœ‰ç¬¦å·æ‰©å±•
    // å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) & 0xffff_ffff;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) & 0xffff_ffff;
        let value = if rs2 == 0 {
            sext(rs1, 32)
        } else {
            sext(rs1.wrapping_rem(rs2) as RegT, 32)
        };
        cpu.state
            .xs
            .set_reg(self.rd() as u8, value & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}

def_insn!(
    #[derive(Instruction)]
    #[format(R)]
    #[match_code(0x200503b)]
    #[mask(0xfe00707f)]
    ,Divuw);

impl Executable for Divuw {
    // x[rd] = sext(x[rs1][31:0] Ã·u x[rs2][31:0])
    // æ— ç¬¦å·å­—é™¤æ³•(Divide Word, Unsigned). R-type, RV64M.
    // ç”¨å¯„å­˜å™¨ x[rs1]çš„ä½Ž 32 ä½é™¤ä»¥å¯„å­˜å™¨ x[rs2]çš„ä½Ž 32 ä½ï¼Œå‘é›¶èˆå…¥ï¼Œå°†è¿™äº›æ•°è§†ä¸ºæ— ç¬¦å·æ•°ï¼Œ
    // æŠŠç»ç¬¦å·ä½æ‰©å±•çš„ 32 ä½å•†å†™å…¥ x[rd]ã€‚
    fn exec(&self, cpu: &mut Cpu) -> Result<(), Exception> {
        let rs1 = cpu.state.xs.reg(self.rs1() as u8) & 0xffff_ffff;
        let rs2 = cpu.state.xs.reg(self.rs2() as u8) & 0xffff_ffff;

        let value = if rs2 == 0 {
            (-1 as SRegT) as RegT
        } else {
            rs1.wrapping_div(rs2)
        };
        cpu.state
            .xs
            .set_reg(self.rd() as u8, sext(value, 32) & cpu.xlen.mask());
        cpu.state.update_pc(cpu.state.pc + 4);
        Ok(())
    }
}
