
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104762                       # Number of seconds simulated
sim_ticks                                104762229456                       # Number of ticks simulated
final_tick                               634399946766                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135872                       # Simulator instruction rate (inst/s)
host_op_rate                                   171549                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6437040                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890556                       # Number of bytes of host memory used
host_seconds                                 16274.91                       # Real time elapsed on the host
sim_insts                                  2211300139                       # Number of instructions simulated
sim_ops                                    2791945722                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3118208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       788480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3910016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1076480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1076480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24361                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6160                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30547                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8410                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8410                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29764620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7526377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37322764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31767                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10275459                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10275459                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10275459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29764620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7526377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               47598223                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251228369                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21409685                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434330                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919340                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8785316                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137444                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235920                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87131                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193701919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120501393                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21409685                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373364                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25469892                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5739580                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9035815                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11850627                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231996754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.996002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206526862     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725532      1.17%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139801      0.92%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310599      1.00%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952355      0.84%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107800      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758073      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930325      0.83%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12545407      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231996754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085220                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.479649                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191368784                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11407860                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25328580                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108937                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3782589                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649397                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6539                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145430152                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51768                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3782589                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191625200                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7652007                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2603543                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182503                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1150900                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145215574                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2026                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422924                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        38078                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203196850                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676786648                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676786648                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34746144                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33844                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17764                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3598578                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13978679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294566                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699614                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144702989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137400370                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82621                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20199855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41310133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1684                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231996754                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592251                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173963709     74.99%     74.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24497182     10.56%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12377365      5.34%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984769      3.44%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6573165      2.83%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584179      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186282      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777920      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52183      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231996754                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962045     75.39%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145012     11.36%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169097     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113916280     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015265      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648862      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803883      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137400370                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546914                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276154                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009288                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508156269                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164937383                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133584573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138676524                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152135                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1827079                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139900                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3782589                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6895795                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       286689                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144736833                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13978679                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        222446                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12540                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065497                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215618                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134811650                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516446                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588720                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21319681                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241728                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803235                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.536610                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133586607                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133584573                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79371460                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213663188                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.531726                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371479                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22280688                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943355                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228214165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536629                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178422923     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23331537     10.22%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10836722      4.75%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819811      2.11%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656416      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545352      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532687      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096333      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972384      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228214165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972384                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369988832                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293276741                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19231615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.512284                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.512284                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398044                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398044                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609549558                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184064902                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138140250                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251228369                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22413082                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18393251                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096396                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9403409                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8817835                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2236344                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98133                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200894442                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122932659                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22413082                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11054179                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26509974                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5815683                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6484009                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12152368                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2087002                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237589587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.634893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.995932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211079613     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1974289      0.83%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3573054      1.50%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2113148      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1732506      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1548332      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          854962      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2126761      0.90%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12586922      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237589587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089214                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.489326                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199241812                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8149949                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26431351                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65587                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3700885                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3682512                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150775370                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3700885                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199538166                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         690103                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6556502                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26183459                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       920469                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150725409                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100476                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       531172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    212348487                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    699499320                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    699499320                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180367496                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31980979                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35882                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17965                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2664532                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14020118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7542469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73363                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1706254                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149577254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35881                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142614612                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66735                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17733171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36668527                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237589587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.600256                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.287727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178207657     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23628187      9.94%     84.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12365893      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8713504      3.67%     93.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8719886      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3120710      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2380681      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       277605      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175464      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237589587                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52257     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170220     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159154     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120340677     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1950594      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17917      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12782169      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7523255      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142614612                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567669                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             381631                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    523267176                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    167346552                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140180740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142996243                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289840                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2300281                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89902                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3700885                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         482897                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56529                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149613135                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14020118                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7542469                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17965                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1206508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1097480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2303988                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140988232                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12684792                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1626379                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20208042                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19979418                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7523250                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561196                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140180804                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140180740                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82040736                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223450757                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.557981                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367154                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104870077                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129266845                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20346507                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2114084                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233888702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.552685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.404240                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181114919     77.44%     77.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25743496     11.01%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9874474      4.22%     92.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5199136      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4415666      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2093852      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       990510      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1551183      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2905466      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233888702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104870077                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129266845                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19172404                       # Number of memory references committed
system.switch_cpus1.commit.loads             11719837                       # Number of loads committed
system.switch_cpus1.commit.membars              17916                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18755266                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116373341                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2673553                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2905466                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           380596588                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302927595                       # The number of ROB writes
system.switch_cpus1.timesIdled                2965660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13638782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104870077                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129266845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104870077                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.395615                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.395615                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417429                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417429                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       633938666                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195816132                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139587456                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35832                       # number of misc regfile writes
system.l20.replacements                         24371                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          553096                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28467                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.429374                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.822663                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.263112                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3125.081891                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           968.832334                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000308                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762959                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236531                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72729                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72729                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15519                       # number of Writeback hits
system.l20.Writeback_hits::total                15519                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72729                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72729                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72729                       # number of overall hits
system.l20.overall_hits::total                  72729                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24361                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24371                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24361                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24371                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24361                       # number of overall misses
system.l20.overall_misses::total                24371                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1848441                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5055173359                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5057021800                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1848441                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5055173359                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5057021800                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1848441                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5055173359                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5057021800                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97090                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97100                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15519                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15519                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97090                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97100                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97090                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97100                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.250912                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250989                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250912                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250989                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250912                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250989                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 184844.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207510.913304                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207501.612572                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 184844.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207510.913304                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207501.612572                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 184844.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207510.913304                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207501.612572                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4734                       # number of writebacks
system.l20.writebacks::total                     4734                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24361                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24371                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24361                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24371                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24361                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24371                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1249091                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3594812376                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3596061467                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1249091                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3594812376                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3596061467                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1249091                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3594812376                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3596061467                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250912                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250989                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250912                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250989                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250912                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250989                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124909.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147564.236936                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147554.940995                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124909.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147564.236936                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147554.940995                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124909.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147564.236936                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147554.940995                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6176                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          270628                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10272                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.346184                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          116.778907                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.969443                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2235.470880                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1736.780771                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028510                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001702                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.545769                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.424019                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28195                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28195                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9075                       # number of Writeback hits
system.l21.Writeback_hits::total                 9075                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28195                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28195                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28195                       # number of overall hits
system.l21.overall_hits::total                  28195                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6160                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6176                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6160                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6176                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6160                       # number of overall misses
system.l21.overall_misses::total                 6176                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3080364                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1263013143                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1266093507                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3080364                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1263013143                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1266093507                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3080364                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1263013143                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1266093507                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34355                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34371                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9075                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9075                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34355                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34371                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34355                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34371                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.179304                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.179686                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.179304                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.179686                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.179304                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.179686                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192522.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205034.601136                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205002.187014                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192522.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205034.601136                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205002.187014                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192522.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205034.601136                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205002.187014                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3676                       # number of writebacks
system.l21.writebacks::total                     3676                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6160                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6176                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6160                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6176                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6160                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6176                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2116676                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    892445850                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    894562526                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2116676                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    892445850                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    894562526                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2116676                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    892445850                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    894562526                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.179304                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.179686                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.179304                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.179686                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.179304                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.179686                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132292.250000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144877.573052                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144844.968588                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132292.250000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144877.573052                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144844.968588                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132292.250000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144877.573052                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144844.968588                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.895508                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011858266                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849832.296161                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.895508                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015858                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876435                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11850616                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11850616                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11850616                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11850616                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11850616                       # number of overall hits
system.cpu0.icache.overall_hits::total       11850616                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2124770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2124770                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2124770                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2124770                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2124770                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2124770                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11850627                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11850627                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11850627                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11850627                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11850627                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11850627                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193160.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193160.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193160.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193160.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193160.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193160.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1931441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1931441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1931441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1931441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1931441                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1931441                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193144.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193144.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 193144.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193144.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 193144.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193144.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97090                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190995263                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97346                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1962.024767                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.590446                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.409554                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916369                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083631                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410185                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17273                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17273                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18087417                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18087417                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18087417                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18087417                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401708                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401708                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401788                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401788                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401788                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401788                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  43453064745                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  43453064745                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8897136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8897136                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43461961881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43461961881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43461961881                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43461961881                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18489205                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18489205                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18489205                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18489205                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037154                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037154                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021731                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021731                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021731                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021731                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108170.772663                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108170.772663                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 111214.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 111214.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108171.378640                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108171.378640                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108171.378640                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108171.378640                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15519                       # number of writebacks
system.cpu0.dcache.writebacks::total            15519                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304618                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304698                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304698                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304698                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304698                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97090                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97090                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97090                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97090                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10067120868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10067120868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10067120868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10067120868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10067120868                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10067120868                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008980                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008980                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005251                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005251                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005251                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005251                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 103688.545350                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103688.545350                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 103688.545350                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103688.545350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 103688.545350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103688.545350                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.048337                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018590065                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204740.400433                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.048337                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024116                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738860                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12152352                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12152352                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12152352                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12152352                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12152352                       # number of overall hits
system.cpu1.icache.overall_hits::total       12152352                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3381164                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3381164                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3381164                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3381164                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3381164                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3381164                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12152368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12152368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12152368                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12152368                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12152368                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12152368                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211322.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211322.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211322.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211322.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211322.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211322.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3213164                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3213164                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3213164                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3213164                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3213164                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3213164                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200822.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200822.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200822.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200822.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200822.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200822.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34355                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164135088                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34611                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4742.281009                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.462804                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.537196                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904152                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095848                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9453142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9453142                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7416734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7416734                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17949                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17949                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17916                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17916                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16869876                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16869876                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16869876                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16869876                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88449                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88449                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88449                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88449                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88449                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8677041199                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8677041199                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8677041199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8677041199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8677041199                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8677041199                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9541591                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9541591                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7416734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7416734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17916                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17916                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16958325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16958325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16958325                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16958325                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005216                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005216                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005216                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005216                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98102.196735                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98102.196735                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98102.196735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98102.196735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98102.196735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98102.196735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9075                       # number of writebacks
system.cpu1.dcache.writebacks::total             9075                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        54094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        54094                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        54094                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        54094                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        54094                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        54094                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34355                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34355                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34355                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34355                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3151442173                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3151442173                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3151442173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3151442173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3151442173                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3151442173                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91731.688924                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91731.688924                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91731.688924                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91731.688924                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91731.688924                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91731.688924                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
