Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Sep 23 14:35:00 2025
| Host              : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -file Parallel_FIR_filter_timing_summary_routed.rpt -pb Parallel_FIR_filter_timing_summary_routed.pb -rpx Parallel_FIR_filter_timing_summary_routed.rpx -warn_on_violation
| Design            : Parallel_FIR_filter
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check      432         
SYNTH-12   Warning   DSP input not registered       4           
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.874        0.000                      0                 1598        0.042        0.000                      0                 1598        2.225        0.000                       0                   466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.874        0.000                      0                 1598        0.042        0.000                      0                 1598        2.225        0.000                       0                   466  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.424ns (47.246%)  route 1.590ns (52.754%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.835ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.759ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.657     2.569    mul_reg_Q[0]0/CLK
    DSP48E2_X18Y61       DSP_OUTPUT                                   r  mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y61       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.782 r  mul_reg_Q[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.327     3.109    mul_reg_Q[0]0_n_105
    SLICE_X93Y158        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.233 r  Q_output[15]_i_206/O
                         net (fo=2, routed)           0.183     3.416    Q_output[15]_i_206_n_0
    SLICE_X94Y158        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.468 r  Q_output[15]_i_213/O
                         net (fo=1, routed)           0.016     3.484    Q_output[15]_i_213_n_0
    SLICE_X94Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.688 r  Q_output_reg[15]_i_153/O[4]
                         net (fo=2, routed)           0.195     3.883    Q_output_reg[15]_i_153_n_11
    SLICE_X96Y159        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.007 r  Q_output[15]_i_134/O
                         net (fo=2, routed)           0.247     4.254    Q_output[15]_i_134_n_0
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.402 r  Q_output[15]_i_141/O
                         net (fo=1, routed)           0.011     4.413    Q_output[15]_i_141_n_0
    SLICE_X95Y159        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.568 r  Q_output_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.026     4.594    Q_output_reg[15]_i_30_n_0
    SLICE_X95Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.710 r  Q_output_reg[15]_i_22/O[5]
                         net (fo=2, routed)           0.231     4.941    Q_output_reg[15]_i_22_n_10
    SLICE_X96Y157        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.040 r  Q_output[15]_i_19/O
                         net (fo=3, routed)           0.046     5.086    Q_output[15]_i_19_n_0
    SLICE_X96Y157        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.186 r  Q_output[15]_i_3/O
                         net (fo=1, routed)           0.282     5.468    Q_output[15]_i_3_n_0
    SLICE_X95Y158        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     5.557 r  Q_output_reg[15]_i_2/O[7]
                         net (fo=1, routed)           0.026     5.583    p_1_in[15]
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.444     7.064    clk_IBUF_BUFG
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[15]/C
                         clock pessimism              0.403     7.468    
                         clock uncertainty           -0.035     7.432    
    SLICE_X95Y158        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.457    Q_output_reg[15]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.311ns (44.365%)  route 1.644ns (55.635%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 7.124 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.835ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.759ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.755     2.667    mul_reg_I[0]0/CLK
    DSP48E2_X17Y78       DSP_OUTPUT                                   r  mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y78       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.880 r  mul_reg_I[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.309     3.189    mul_reg_I[0]0_n_105
    SLICE_X93Y195        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     3.289 r  I_output[15]_i_205/O
                         net (fo=2, routed)           0.095     3.384    I_output[15]_i_205_n_0
    SLICE_X92Y195        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.474 r  I_output[15]_i_212/O
                         net (fo=1, routed)           0.009     3.483    I_output[15]_i_212_n_0
    SLICE_X92Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.683 r  I_output_reg[15]_i_152/O[4]
                         net (fo=2, routed)           0.232     3.915    I_output_reg[15]_i_152_n_11
    SLICE_X93Y192        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     4.038 r  I_output[15]_i_133/O
                         net (fo=2, routed)           0.139     4.177    I_output[15]_i_133_n_0
    SLICE_X93Y193        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.228 r  I_output[15]_i_140/O
                         net (fo=1, routed)           0.022     4.250    I_output[15]_i_140_n_0
    SLICE_X93Y193        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.409 r  I_output_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     4.435    I_output_reg[15]_i_29_n_0
    SLICE_X93Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.502 r  I_output_reg[15]_i_21/O[2]
                         net (fo=3, routed)           0.367     4.869    I_output_reg[15]_i_21_n_13
    SLICE_X95Y189        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.957 r  I_output[15]_i_24/O
                         net (fo=3, routed)           0.092     5.049    I_output[15]_i_24_n_0
    SLICE_X95Y189        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.084 r  I_output[15]_i_5/O
                         net (fo=1, routed)           0.327     5.411    I_output[15]_i_5_n_0
    SLICE_X94Y188        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[7])
                                                      0.185     5.596 r  I_output_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.622    I_output_reg[15]_i_1_n_8
    SLICE_X94Y188        FDRE                                         r  I_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.504     7.124    clk_IBUF_BUFG
    SLICE_X94Y188        FDRE                                         r  I_output_reg[15]/C
                         clock pessimism              0.407     7.531    
                         clock uncertainty           -0.035     7.496    
    SLICE_X94Y188        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.521    I_output_reg[15]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 1.308ns (44.324%)  route 1.643ns (55.676%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 7.124 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.835ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.759ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.755     2.667    mul_reg_I[0]0/CLK
    DSP48E2_X17Y78       DSP_OUTPUT                                   r  mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y78       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.880 r  mul_reg_I[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.309     3.189    mul_reg_I[0]0_n_105
    SLICE_X93Y195        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     3.289 r  I_output[15]_i_205/O
                         net (fo=2, routed)           0.095     3.384    I_output[15]_i_205_n_0
    SLICE_X92Y195        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.474 r  I_output[15]_i_212/O
                         net (fo=1, routed)           0.009     3.483    I_output[15]_i_212_n_0
    SLICE_X92Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.683 r  I_output_reg[15]_i_152/O[4]
                         net (fo=2, routed)           0.232     3.915    I_output_reg[15]_i_152_n_11
    SLICE_X93Y192        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     4.038 r  I_output[15]_i_133/O
                         net (fo=2, routed)           0.139     4.177    I_output[15]_i_133_n_0
    SLICE_X93Y193        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.228 r  I_output[15]_i_140/O
                         net (fo=1, routed)           0.022     4.250    I_output[15]_i_140_n_0
    SLICE_X93Y193        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.409 r  I_output_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     4.435    I_output_reg[15]_i_29_n_0
    SLICE_X93Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.502 r  I_output_reg[15]_i_21/O[2]
                         net (fo=3, routed)           0.367     4.869    I_output_reg[15]_i_21_n_13
    SLICE_X95Y189        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.957 r  I_output[15]_i_24/O
                         net (fo=3, routed)           0.092     5.049    I_output[15]_i_24_n_0
    SLICE_X95Y189        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.084 r  I_output[15]_i_5/O
                         net (fo=1, routed)           0.327     5.411    I_output[15]_i_5_n_0
    SLICE_X94Y188        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     5.593 r  I_output_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.618    I_output_reg[15]_i_1_n_10
    SLICE_X94Y188        FDRE                                         r  I_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.504     7.124    clk_IBUF_BUFG
    SLICE_X94Y188        FDRE                                         r  I_output_reg[13]/C
                         clock pessimism              0.407     7.531    
                         clock uncertainty           -0.035     7.496    
    SLICE_X94Y188        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.521    I_output_reg[13]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 1.296ns (44.082%)  route 1.644ns (55.918%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 7.124 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.835ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.759ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.755     2.667    mul_reg_I[0]0/CLK
    DSP48E2_X17Y78       DSP_OUTPUT                                   r  mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y78       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.880 r  mul_reg_I[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.309     3.189    mul_reg_I[0]0_n_105
    SLICE_X93Y195        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     3.289 r  I_output[15]_i_205/O
                         net (fo=2, routed)           0.095     3.384    I_output[15]_i_205_n_0
    SLICE_X92Y195        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.474 r  I_output[15]_i_212/O
                         net (fo=1, routed)           0.009     3.483    I_output[15]_i_212_n_0
    SLICE_X92Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.683 r  I_output_reg[15]_i_152/O[4]
                         net (fo=2, routed)           0.232     3.915    I_output_reg[15]_i_152_n_11
    SLICE_X93Y192        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     4.038 r  I_output[15]_i_133/O
                         net (fo=2, routed)           0.139     4.177    I_output[15]_i_133_n_0
    SLICE_X93Y193        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.228 r  I_output[15]_i_140/O
                         net (fo=1, routed)           0.022     4.250    I_output[15]_i_140_n_0
    SLICE_X93Y193        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.409 r  I_output_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     4.435    I_output_reg[15]_i_29_n_0
    SLICE_X93Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.502 r  I_output_reg[15]_i_21/O[2]
                         net (fo=3, routed)           0.367     4.869    I_output_reg[15]_i_21_n_13
    SLICE_X95Y189        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.957 r  I_output[15]_i_24/O
                         net (fo=3, routed)           0.092     5.049    I_output[15]_i_24_n_0
    SLICE_X95Y189        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.084 r  I_output[15]_i_5/O
                         net (fo=1, routed)           0.327     5.411    I_output[15]_i_5_n_0
    SLICE_X94Y188        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[6])
                                                      0.170     5.581 r  I_output_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.607    I_output_reg[15]_i_1_n_9
    SLICE_X94Y188        FDRE                                         r  I_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.504     7.124    clk_IBUF_BUFG
    SLICE_X94Y188        FDRE                                         r  I_output_reg[14]/C
                         clock pessimism              0.407     7.531    
                         clock uncertainty           -0.035     7.496    
    SLICE_X94Y188        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.521    I_output_reg[14]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.421ns (47.910%)  route 1.545ns (52.090%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.835ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.759ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.657     2.569    mul_reg_Q[0]0/CLK
    DSP48E2_X18Y61       DSP_OUTPUT                                   r  mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y61       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.782 r  mul_reg_Q[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.327     3.109    mul_reg_Q[0]0_n_105
    SLICE_X93Y158        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.233 r  Q_output[15]_i_206/O
                         net (fo=2, routed)           0.183     3.416    Q_output[15]_i_206_n_0
    SLICE_X94Y158        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.468 r  Q_output[15]_i_213/O
                         net (fo=1, routed)           0.016     3.484    Q_output[15]_i_213_n_0
    SLICE_X94Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.688 r  Q_output_reg[15]_i_153/O[4]
                         net (fo=2, routed)           0.195     3.883    Q_output_reg[15]_i_153_n_11
    SLICE_X96Y159        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.007 r  Q_output[15]_i_134/O
                         net (fo=2, routed)           0.247     4.254    Q_output[15]_i_134_n_0
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.402 r  Q_output[15]_i_141/O
                         net (fo=1, routed)           0.011     4.413    Q_output[15]_i_141_n_0
    SLICE_X95Y159        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.568 r  Q_output_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.026     4.594    Q_output_reg[15]_i_30_n_0
    SLICE_X95Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.676 r  Q_output_reg[15]_i_22/O[3]
                         net (fo=3, routed)           0.235     4.911    Q_output_reg[15]_i_22_n_12
    SLICE_X96Y157        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.000 r  Q_output[15]_i_24/O
                         net (fo=3, routed)           0.271     5.271    Q_output[15]_i_24_n_0
    SLICE_X95Y158        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.321 r  Q_output[15]_i_14/O
                         net (fo=1, routed)           0.009     5.330    Q_output[15]_i_14_n_0
    SLICE_X95Y158        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.510 r  Q_output_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.025     5.535    p_1_in[13]
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.444     7.064    clk_IBUF_BUFG
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[13]/C
                         clock pessimism              0.403     7.468    
                         clock uncertainty           -0.035     7.432    
    SLICE_X95Y158        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.457    Q_output_reg[13]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.409ns (47.682%)  route 1.546ns (52.318%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.835ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.759ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.657     2.569    mul_reg_Q[0]0/CLK
    DSP48E2_X18Y61       DSP_OUTPUT                                   r  mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y61       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.782 r  mul_reg_Q[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.327     3.109    mul_reg_Q[0]0_n_105
    SLICE_X93Y158        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.233 r  Q_output[15]_i_206/O
                         net (fo=2, routed)           0.183     3.416    Q_output[15]_i_206_n_0
    SLICE_X94Y158        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.468 r  Q_output[15]_i_213/O
                         net (fo=1, routed)           0.016     3.484    Q_output[15]_i_213_n_0
    SLICE_X94Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.688 r  Q_output_reg[15]_i_153/O[4]
                         net (fo=2, routed)           0.195     3.883    Q_output_reg[15]_i_153_n_11
    SLICE_X96Y159        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.007 r  Q_output[15]_i_134/O
                         net (fo=2, routed)           0.247     4.254    Q_output[15]_i_134_n_0
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.402 r  Q_output[15]_i_141/O
                         net (fo=1, routed)           0.011     4.413    Q_output[15]_i_141_n_0
    SLICE_X95Y159        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.568 r  Q_output_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.026     4.594    Q_output_reg[15]_i_30_n_0
    SLICE_X95Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.676 r  Q_output_reg[15]_i_22/O[3]
                         net (fo=3, routed)           0.235     4.911    Q_output_reg[15]_i_22_n_12
    SLICE_X96Y157        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.000 r  Q_output[15]_i_24/O
                         net (fo=3, routed)           0.271     5.271    Q_output[15]_i_24_n_0
    SLICE_X95Y158        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.321 r  Q_output[15]_i_14/O
                         net (fo=1, routed)           0.009     5.330    Q_output[15]_i_14_n_0
    SLICE_X95Y158        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     5.498 r  Q_output_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.026     5.524    p_1_in[14]
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.444     7.064    clk_IBUF_BUFG
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[14]/C
                         clock pessimism              0.403     7.468    
                         clock uncertainty           -0.035     7.432    
    SLICE_X95Y158        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.457    Q_output_reg[14]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.273ns (43.656%)  route 1.643ns (56.344%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 7.124 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.835ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.759ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.755     2.667    mul_reg_I[0]0/CLK
    DSP48E2_X17Y78       DSP_OUTPUT                                   r  mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y78       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.880 r  mul_reg_I[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.309     3.189    mul_reg_I[0]0_n_105
    SLICE_X93Y195        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     3.289 r  I_output[15]_i_205/O
                         net (fo=2, routed)           0.095     3.384    I_output[15]_i_205_n_0
    SLICE_X92Y195        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.474 r  I_output[15]_i_212/O
                         net (fo=1, routed)           0.009     3.483    I_output[15]_i_212_n_0
    SLICE_X92Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.683 r  I_output_reg[15]_i_152/O[4]
                         net (fo=2, routed)           0.232     3.915    I_output_reg[15]_i_152_n_11
    SLICE_X93Y192        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     4.038 r  I_output[15]_i_133/O
                         net (fo=2, routed)           0.139     4.177    I_output[15]_i_133_n_0
    SLICE_X93Y193        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.228 r  I_output[15]_i_140/O
                         net (fo=1, routed)           0.022     4.250    I_output[15]_i_140_n_0
    SLICE_X93Y193        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.409 r  I_output_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     4.435    I_output_reg[15]_i_29_n_0
    SLICE_X93Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.502 r  I_output_reg[15]_i_21/O[2]
                         net (fo=3, routed)           0.367     4.869    I_output_reg[15]_i_21_n_13
    SLICE_X95Y189        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.957 r  I_output[15]_i_24/O
                         net (fo=3, routed)           0.092     5.049    I_output[15]_i_24_n_0
    SLICE_X95Y189        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.084 r  I_output[15]_i_5/O
                         net (fo=1, routed)           0.327     5.411    I_output[15]_i_5_n_0
    SLICE_X94Y188        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     5.558 r  I_output_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.583    I_output_reg[15]_i_1_n_11
    SLICE_X94Y188        FDRE                                         r  I_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.504     7.124    clk_IBUF_BUFG
    SLICE_X94Y188        FDRE                                         r  I_output_reg[12]/C
                         clock pessimism              0.407     7.531    
                         clock uncertainty           -0.035     7.496    
    SLICE_X94Y188        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.521    I_output_reg[12]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.385ns (47.270%)  route 1.545ns (52.730%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.835ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.759ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.657     2.569    mul_reg_Q[0]0/CLK
    DSP48E2_X18Y61       DSP_OUTPUT                                   r  mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y61       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.782 r  mul_reg_Q[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.327     3.109    mul_reg_Q[0]0_n_105
    SLICE_X93Y158        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.233 r  Q_output[15]_i_206/O
                         net (fo=2, routed)           0.183     3.416    Q_output[15]_i_206_n_0
    SLICE_X94Y158        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.468 r  Q_output[15]_i_213/O
                         net (fo=1, routed)           0.016     3.484    Q_output[15]_i_213_n_0
    SLICE_X94Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.688 r  Q_output_reg[15]_i_153/O[4]
                         net (fo=2, routed)           0.195     3.883    Q_output_reg[15]_i_153_n_11
    SLICE_X96Y159        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.007 r  Q_output[15]_i_134/O
                         net (fo=2, routed)           0.247     4.254    Q_output[15]_i_134_n_0
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.402 r  Q_output[15]_i_141/O
                         net (fo=1, routed)           0.011     4.413    Q_output[15]_i_141_n_0
    SLICE_X95Y159        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.568 r  Q_output_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.026     4.594    Q_output_reg[15]_i_30_n_0
    SLICE_X95Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.676 r  Q_output_reg[15]_i_22/O[3]
                         net (fo=3, routed)           0.235     4.911    Q_output_reg[15]_i_22_n_12
    SLICE_X96Y157        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.000 r  Q_output[15]_i_24/O
                         net (fo=3, routed)           0.271     5.271    Q_output[15]_i_24_n_0
    SLICE_X95Y158        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.321 r  Q_output[15]_i_14/O
                         net (fo=1, routed)           0.009     5.330    Q_output[15]_i_14_n_0
    SLICE_X95Y158        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     5.474 r  Q_output_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.025     5.499    p_1_in[12]
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.444     7.064    clk_IBUF_BUFG
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[12]/C
                         clock pessimism              0.403     7.468    
                         clock uncertainty           -0.035     7.432    
    SLICE_X95Y158        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.457    Q_output_reg[12]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.288ns (44.707%)  route 1.593ns (55.293%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 7.062 - 5.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.835ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.759ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.657     2.569    mul_reg_Q[0]0/CLK
    DSP48E2_X18Y61       DSP_OUTPUT                                   r  mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y61       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.782 r  mul_reg_Q[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.327     3.109    mul_reg_Q[0]0_n_105
    SLICE_X93Y158        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.233 r  Q_output[15]_i_206/O
                         net (fo=2, routed)           0.183     3.416    Q_output[15]_i_206_n_0
    SLICE_X94Y158        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.468 r  Q_output[15]_i_213/O
                         net (fo=1, routed)           0.016     3.484    Q_output[15]_i_213_n_0
    SLICE_X94Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.688 r  Q_output_reg[15]_i_153/O[4]
                         net (fo=2, routed)           0.195     3.883    Q_output_reg[15]_i_153_n_11
    SLICE_X96Y159        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.007 r  Q_output[15]_i_134/O
                         net (fo=2, routed)           0.247     4.254    Q_output[15]_i_134_n_0
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.402 r  Q_output[15]_i_141/O
                         net (fo=1, routed)           0.011     4.413    Q_output[15]_i_141_n_0
    SLICE_X95Y159        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.540 r  Q_output_reg[15]_i_30/O[6]
                         net (fo=3, routed)           0.217     4.757    Q_output_reg[15]_i_30_n_9
    SLICE_X96Y156        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.823 r  Q_output[7]_i_18/O
                         net (fo=3, routed)           0.188     5.011    Q_output[7]_i_18_n_0
    SLICE_X95Y156        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     5.108 r  Q_output[7]_i_2/O
                         net (fo=1, routed)           0.157     5.265    Q_output[7]_i_2_n_0
    SLICE_X95Y157        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     5.316 r  Q_output_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.342    Q_output_reg[7]_i_1_n_0
    SLICE_X95Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.424 r  Q_output_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.026     5.450    p_1_in[11]
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.442     7.062    clk_IBUF_BUFG
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[11]/C
                         clock pessimism              0.403     7.466    
                         clock uncertainty           -0.035     7.430    
    SLICE_X95Y158        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.455    Q_output_reg[11]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 1.282ns (44.607%)  route 1.592ns (55.393%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 7.062 - 5.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.835ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.759ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.657     2.569    mul_reg_Q[0]0/CLK
    DSP48E2_X18Y61       DSP_OUTPUT                                   r  mul_reg_Q[0]0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y61       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.782 r  mul_reg_Q[0]0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.327     3.109    mul_reg_Q[0]0_n_105
    SLICE_X93Y158        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.233 r  Q_output[15]_i_206/O
                         net (fo=2, routed)           0.183     3.416    Q_output[15]_i_206_n_0
    SLICE_X94Y158        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.468 r  Q_output[15]_i_213/O
                         net (fo=1, routed)           0.016     3.484    Q_output[15]_i_213_n_0
    SLICE_X94Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.688 r  Q_output_reg[15]_i_153/O[4]
                         net (fo=2, routed)           0.195     3.883    Q_output_reg[15]_i_153_n_11
    SLICE_X96Y159        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.007 r  Q_output[15]_i_134/O
                         net (fo=2, routed)           0.247     4.254    Q_output[15]_i_134_n_0
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.402 r  Q_output[15]_i_141/O
                         net (fo=1, routed)           0.011     4.413    Q_output[15]_i_141_n_0
    SLICE_X95Y159        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.540 r  Q_output_reg[15]_i_30/O[6]
                         net (fo=3, routed)           0.217     4.757    Q_output_reg[15]_i_30_n_9
    SLICE_X96Y156        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.823 r  Q_output[7]_i_18/O
                         net (fo=3, routed)           0.188     5.011    Q_output[7]_i_18_n_0
    SLICE_X95Y156        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     5.108 r  Q_output[7]_i_2/O
                         net (fo=1, routed)           0.157     5.265    Q_output[7]_i_2_n_0
    SLICE_X95Y157        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     5.316 r  Q_output_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.342    Q_output_reg[7]_i_1_n_0
    SLICE_X95Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.418 r  Q_output_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.025     5.443    p_1_in[9]
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.442     7.062    clk_IBUF_BUFG
    SLICE_X95Y158        FDRE                                         r  Q_output_reg[9]/C
                         clock pessimism              0.403     7.466    
                         clock uncertainty           -0.035     7.430    
    SLICE_X95Y158        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.455    Q_output_reg[9]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  2.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 I_shift_reg_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_shift_reg_reg[10][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.079ns (56.429%)  route 0.061ns (43.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.939ns (routing 0.460ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.513ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.939     1.295    clk_IBUF_BUFG
    SLICE_X95Y192        FDCE                                         r  I_shift_reg_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y192        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.335 r  I_shift_reg_reg[9][2]/Q
                         net (fo=2, routed)           0.055     1.390    I_shift_reg_reg[9][2]
    SLICE_X96Y192        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.039     1.429 r  I_shift_reg[10][2]_i_1/O
                         net (fo=1, routed)           0.006     1.435    I_shift_reg[10][2]_i_1_n_0
    SLICE_X96Y192        FDCE                                         r  I_shift_reg_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.069     1.650    clk_IBUF_BUFG
    SLICE_X96Y192        FDCE                                         r  I_shift_reg_reg[10][2]/C
                         clock pessimism             -0.303     1.346    
    SLICE_X96Y192        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.393    I_shift_reg_reg[10][2]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Q_shift_reg_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.060ns (51.282%)  route 0.057ns (48.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.903ns (routing 0.460ns, distribution 0.443ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.513ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.903     1.259    clk_IBUF_BUFG
    SLICE_X93Y155        FDCE                                         r  Q_shift_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y155        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.297 r  Q_shift_reg_reg[3][0]/Q
                         net (fo=2, routed)           0.049     1.346    Q_shift_reg_reg[3][0]
    SLICE_X93Y156        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     1.368 r  mul_reg_Q[3][13]_i_1/O
                         net (fo=1, routed)           0.008     1.376    mul_reg_Q[3][13]_i_1_n_0
    SLICE_X93Y156        FDCE                                         r  mul_reg_Q_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.034     1.615    clk_IBUF_BUFG
    SLICE_X93Y156        FDCE                                         r  mul_reg_Q_reg[3][13]/C
                         clock pessimism             -0.328     1.286    
    SLICE_X93Y156        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.333    mul_reg_Q_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Q_shift_reg_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_shift_reg_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.074ns (49.664%)  route 0.075ns (50.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.902ns (routing 0.460ns, distribution 0.442ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.513ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.902     1.258    clk_IBUF_BUFG
    SLICE_X95Y153        FDCE                                         r  Q_shift_reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y153        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.297 r  Q_shift_reg_reg[4][3]/Q
                         net (fo=2, routed)           0.054     1.351    Q_shift_reg_reg[4][3]
    SLICE_X96Y153        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     1.386 r  Q_shift_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.021     1.407    Q_shift_reg[5][3]_i_1_n_0
    SLICE_X96Y153        FDCE                                         r  Q_shift_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.033     1.614    clk_IBUF_BUFG
    SLICE_X96Y153        FDCE                                         r  Q_shift_reg_reg[5][3]/C
                         clock pessimism             -0.301     1.313    
    SLICE_X96Y153        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.359    Q_shift_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Q_shift_reg_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[7][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.060ns (51.724%)  route 0.056ns (48.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Net Delay (Source):      0.898ns (routing 0.460ns, distribution 0.438ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.513ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.898     1.254    clk_IBUF_BUFG
    SLICE_X95Y152        FDCE                                         r  Q_shift_reg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.293 r  Q_shift_reg_reg[7][1]/Q
                         net (fo=2, routed)           0.049     1.342    Q_shift_reg_reg[7][1]
    SLICE_X95Y153        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.363 r  mul_reg_Q[7][15]_i_1/O
                         net (fo=1, routed)           0.007     1.370    mul_reg_Q[7][15]_i_1_n_0
    SLICE_X95Y153        FDCE                                         r  mul_reg_Q_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.024     1.605    clk_IBUF_BUFG
    SLICE_X95Y153        FDCE                                         r  mul_reg_Q_reg[7][15]/C
                         clock pessimism             -0.330     1.275    
    SLICE_X95Y153        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.322    mul_reg_Q_reg[7][15]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 I_shift_reg_reg[9][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_shift_reg_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.093ns (37.052%)  route 0.158ns (62.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.506ns (routing 0.759ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.835ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.506     2.126    clk_IBUF_BUFG
    SLICE_X95Y191        FDCE                                         r  I_shift_reg_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y191        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.184 r  I_shift_reg_reg[9][5]/Q
                         net (fo=2, routed)           0.122     2.306    I_shift_reg_reg[9][5]
    SLICE_X97Y191        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.341 r  I_shift_reg[10][5]_i_1/O
                         net (fo=1, routed)           0.036     2.377    I_shift_reg[10][5]_i_1_n_0
    SLICE_X97Y191        FDCE                                         r  I_shift_reg_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.762     2.674    clk_IBUF_BUFG
    SLICE_X97Y191        FDCE                                         r  I_shift_reg_reg[10][5]/C
                         clock pessimism             -0.409     2.265    
    SLICE_X97Y191        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.325    I_shift_reg_reg[10][5]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 I_shift_reg_reg[3][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_shift_reg_reg[4][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.072ns (67.924%)  route 0.034ns (32.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.940ns (routing 0.460ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.513ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.940     1.296    clk_IBUF_BUFG
    SLICE_X90Y192        FDCE                                         r  I_shift_reg_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y192        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.334 r  I_shift_reg_reg[3][8]/Q
                         net (fo=1, routed)           0.026     1.360    I_shift_reg_reg[3][8]
    SLICE_X90Y192        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     1.394 r  I_shift_reg[4][8]_i_1/O
                         net (fo=1, routed)           0.008     1.402    I_shift_reg[4][8]_i_1_n_0
    SLICE_X90Y192        FDCE                                         r  I_shift_reg_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.068     1.649    clk_IBUF_BUFG
    SLICE_X90Y192        FDCE                                         r  I_shift_reg_reg[4][8]/C
                         clock pessimism             -0.346     1.302    
    SLICE_X90Y192        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.349    I_shift_reg_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 I_shift_reg_reg[7][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_shift_reg_reg[8][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.944ns (routing 0.460ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.513ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.944     1.300    clk_IBUF_BUFG
    SLICE_X94Y192        FDCE                                         r  I_shift_reg_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y192        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.339 r  I_shift_reg_reg[7][10]/Q
                         net (fo=1, routed)           0.025     1.364    I_shift_reg_reg[7][10]
    SLICE_X94Y192        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.386 r  I_shift_reg[8][10]_i_1/O
                         net (fo=1, routed)           0.021     1.407    I_shift_reg[8][10]_i_1_n_0
    SLICE_X94Y192        FDCE                                         r  I_shift_reg_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.073     1.654    clk_IBUF_BUFG
    SLICE_X94Y192        FDCE                                         r  I_shift_reg_reg[8][10]/C
                         clock pessimism             -0.347     1.306    
    SLICE_X94Y192        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.352    I_shift_reg_reg[8][10]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 I_shift_reg_reg[7][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I_shift_reg_reg[8][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.949ns (routing 0.460ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.513ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.949     1.305    clk_IBUF_BUFG
    SLICE_X94Y191        FDCE                                         r  I_shift_reg_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.344 r  I_shift_reg_reg[7][5]/Q
                         net (fo=1, routed)           0.025     1.369    I_shift_reg_reg[7][5]
    SLICE_X94Y191        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.391 r  I_shift_reg[8][5]_i_1/O
                         net (fo=1, routed)           0.021     1.412    I_shift_reg[8][5]_i_1_n_0
    SLICE_X94Y191        FDCE                                         r  I_shift_reg_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.078     1.659    clk_IBUF_BUFG
    SLICE_X94Y191        FDCE                                         r  I_shift_reg_reg[8][5]/C
                         clock pessimism             -0.347     1.311    
    SLICE_X94Y191        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.357    I_shift_reg_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Q_shift_reg_reg[7][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_shift_reg_reg[8][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      0.906ns (routing 0.460ns, distribution 0.446ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.513ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.906     1.262    clk_IBUF_BUFG
    SLICE_X96Y154        FDCE                                         r  Q_shift_reg_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.301 r  Q_shift_reg_reg[7][10]/Q
                         net (fo=1, routed)           0.025     1.326    Q_shift_reg_reg[7][10]
    SLICE_X96Y154        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.348 r  Q_shift_reg[8][10]_i_1/O
                         net (fo=1, routed)           0.021     1.369    Q_shift_reg[8][10]_i_1_n_0
    SLICE_X96Y154        FDCE                                         r  Q_shift_reg_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.027     1.608    clk_IBUF_BUFG
    SLICE_X96Y154        FDCE                                         r  Q_shift_reg_reg[8][10]/C
                         clock pessimism             -0.339     1.268    
    SLICE_X96Y154        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.314    Q_shift_reg_reg[8][10]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Q_shift_reg_reg[7][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Q_shift_reg_reg[8][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      0.907ns (routing 0.460ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.513ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         0.907     1.263    clk_IBUF_BUFG
    SLICE_X96Y154        FDCE                                         r  Q_shift_reg_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.301 r  Q_shift_reg_reg[7][7]/Q
                         net (fo=1, routed)           0.028     1.329    Q_shift_reg_reg[7][7]
    SLICE_X96Y154        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.352 r  Q_shift_reg[8][7]_i_1/O
                         net (fo=1, routed)           0.018     1.370    Q_shift_reg[8][7]_i_1_n_0
    SLICE_X96Y154        FDCE                                         r  Q_shift_reg_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=585, routed)         1.029     1.610    clk_IBUF_BUFG
    SLICE_X96Y154        FDCE                                         r  Q_shift_reg_reg[8][7]/C
                         clock pessimism             -0.340     1.269    
    SLICE_X96Y154        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.315    Q_shift_reg_reg[8][7]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         5.000       3.710      BUFGCE_X0Y15    clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X17Y78  mul_reg_I[0]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X19Y76  mul_reg_I[10]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X19Y78  mul_reg_I[11]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X19Y79  mul_reg_I[13]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X18Y79  mul_reg_I[14]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X18Y80  mul_reg_I[15]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X18Y78  mul_reg_I[1]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X17Y76  mul_reg_I[2]0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X18Y77  mul_reg_I[4]0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y187   I_output_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y187   I_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y187   I_output_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y187   I_output_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[13]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X94Y188   I_output_reg[13]/C



