// Seed: 2387519796
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    input  tri1 id_2,
    output wire id_3,
    input  wand id_4,
    output wand id_5
);
  always @(posedge id_2) begin
    id_5 = id_0;
  end
  always @*;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output tri0 id_3,
    output wire id_4,
    output wor id_5,
    output tri id_6,
    output wand id_7,
    output tri0 id_8,
    output wand id_9,
    input wor id_10,
    input wor id_11,
    output wor id_12,
    output supply1 id_13,
    output supply1 id_14,
    output wor id_15,
    input tri id_16,
    input uwire id_17
);
  assign id_3 = 1;
  module_0(
      id_0, id_2, id_17, id_2, id_11, id_13
  );
endmodule
