<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: light)">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 6.2.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/favicon-128x128.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32.ico">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16.ico">
  <link rel="mask-icon" href="/images/favicon.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.1.1/css/all.min.css" integrity="sha256-DfWjNxDkM94fVBWx1H5BMMp0Zq7luBlV8QRcSES7s+0=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"gsxgoldenlegendary.github.io","root":"/","images":"/images","scheme":"Muse","darkmode":true,"version":"8.11.1","exturl":false,"sidebar":{"position":"left","display":"always","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":"utterances","storage":true,"lazyload":false,"nav":null,"activeClass":"utterances"},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"},"path":"/search.json","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="USTC-CODH-王超班课堂练习、课后作业及思考题总结。思考题答案仅供参考。">
<meta property="og:type" content="article">
<meta property="og:title" content="Solutions to Computer Orgnization and Design Homework">
<meta property="og:url" content="http://gsxgoldenlegendary.github.io/2022/06/06/Computer_Organization/Solution-to-Computer-Organization-and-Design-Homework/index.html">
<meta property="og:site_name" content="SONGXIAO&#39;S TOPBLOG">
<meta property="og:description" content="USTC-CODH-王超班课堂练习、课后作业及思考题总结。思考题答案仅供参考。">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh8.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20210314160859450.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzM1NjA4Mjc3,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://pic4.zhimg.com/v2-d6bfa8042150d2becd581266c907be17_r.jpg">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh35-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh34.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh35-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh35-1.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh41-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh41-1.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20200702152943506.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Njc2NjcwMw==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh83-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh100-1.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh100-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh101-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh101-1.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh113-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh114-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh117-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-0.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-1.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-2.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-3.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-4.png">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh119-0.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20210321153150236.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2RpdmU2Njg=,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20210321153222444.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2RpdmU2Njg=,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh-126-0.png">
<meta property="article:published_time" content="2022-06-05T19:58:15.000Z">
<meta property="article:modified_time" content="2022-06-16T13:34:28.208Z">
<meta property="article:author" content="GUO Songxiao">
<meta property="article:tag" content="Computer Organization">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh8.png">


<link rel="canonical" href="http://gsxgoldenlegendary.github.io/2022/06/06/Computer_Organization/Solution-to-Computer-Organization-and-Design-Homework/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"en","comments":true,"permalink":"http://gsxgoldenlegendary.github.io/2022/06/06/Computer_Organization/Solution-to-Computer-Organization-and-Design-Homework/","path":"2022/06/06/Computer_Organization/Solution-to-Computer-Organization-and-Design-Homework/","title":"Solutions to Computer Orgnization and Design Homework"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>Solutions to Computer Orgnization and Design Homework | SONGXIAO'S TOPBLOG</title>
  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">SONGXIAO'S TOPBLOG</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">VENI VIDI VICI</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives</a></li><li class="menu-item menu-item-friends"><a href="/links/" rel="section"><i class="fa fa-link fa-fw"></i>friends</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>Search
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="Searching..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%AF%BE%E7%A8%8B%E4%BB%8B%E7%BB%8D%E5%8F%8A%E8%83%8C%E6%99%AF%E7%9F%A5%E8%AF%86"><span class="nav-number">1.</span> <span class="nav-text">课程介绍及背景知识</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9C%AC%E8%AF%BE%E7%A8%8B%E7%9A%84%E4%BB%8B%E7%BB%8D"><span class="nav-number">1.1.</span> <span class="nav-text">本课程的介绍</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E8%BD%AF%E7%A1%AC%E4%BB%B6%E6%A6%82%E5%BF%B5"><span class="nav-number">1.2.</span> <span class="nav-text">计算机软硬件概念</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AF%BE%E7%A8%8B%E4%BD%93%E7%B3%BB%E4%B8%8E%E8%AF%BE%E7%A8%8B%E8%A6%81%E6%B1%82"><span class="nav-number">1.3.</span> <span class="nav-text">课程体系与课程要求</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#uc%E4%BC%AF%E5%85%8B%E5%88%A9%E7%9A%84%E7%9B%B8%E5%85%B3%E8%AF%BE%E7%A8%8B"><span class="nav-number">1.4.</span> <span class="nav-text">UC伯克利的相关课程</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BC%96%E7%A0%81%E5%9F%BA%E7%A1%80"><span class="nav-number">1.5.</span> <span class="nav-text">编码基础</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9F%E6%A6%82%E8%AE%BA"><span class="nav-number">2.</span> <span class="nav-text">计算机系统概论</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9F%E6%A6%82%E8%BF%B0"><span class="nav-number">2.1.</span> <span class="nav-text">计算机系统概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%9A%84%E5%9F%BA%E6%9C%AC%E7%BB%84%E6%88%90"><span class="nav-number">2.2.</span> <span class="nav-text">计算机的基本组成</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%A1%AC%E4%BB%B6%E6%80%A7%E8%83%BD%E6%8C%87%E6%A0%87"><span class="nav-number">2.3.</span> <span class="nav-text">计算机硬件性能指标</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BAcpu%E5%8F%91%E5%B1%95%E5%8E%86%E5%8F%B2"><span class="nav-number">2.4.</span> <span class="nav-text">计算机&#x2F;CPU发展历史</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%8C%87%E4%BB%A4%E7%B3%BB%E7%BB%9F"><span class="nav-number">3.</span> <span class="nav-text">指令系统</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%8C%87%E4%BB%A4%E7%B3%BB%E7%BB%9F%E6%A6%82%E8%BF%B0"><span class="nav-number">3.1.</span> <span class="nav-text">指令系统概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%8C%87%E4%BB%A4%E6%A0%BC%E5%BC%8F"><span class="nav-number">3.2.</span> <span class="nav-text">指令格式</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%93%8D%E4%BD%9C%E6%95%B0%E4%B8%8E%E6%93%8D%E4%BD%9C%E7%B1%BB%E5%9E%8B"><span class="nav-number">3.3.</span> <span class="nav-text">操作数与操作类型</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AF%BB%E5%9D%80%E6%96%B9%E5%BC%8F"><span class="nav-number">3.4.</span> <span class="nav-text">寻址方式</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#cisc%E4%B8%8Erisc"><span class="nav-number">3.5.</span> <span class="nav-text">CISC与RISC</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%8C%87%E4%BB%A4%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B8%BE%E4%BE%8B"><span class="nav-number">3.6.</span> <span class="nav-text">指令系统设计举例</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%A8%8B%E5%BA%8F%E7%9A%84%E7%BC%96%E8%AF%91%E8%BF%87%E7%A8%8B"><span class="nav-number">4.</span> <span class="nav-text">程序的编译过程</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#cpu%E8%AE%BE%E8%AE%A1-%E5%8D%95%E5%91%A8%E6%9C%9F%E5%A4%9A%E5%91%A8%E6%9C%9F"><span class="nav-number">5.</span> <span class="nav-text">CPU设计-单周期、多周期</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%84%E7%90%86%E5%99%A8%E7%9A%84%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84"><span class="nav-number">5.1.</span> <span class="nav-text">处理器的基本结构</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8D%95%E5%91%A8%E6%9C%9Fcpu%E8%AE%BE%E8%AE%A1"><span class="nav-number">5.2.</span> <span class="nav-text">单周期CPU设计</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%9A%E5%91%A8%E6%9C%9Fcpu%E8%AE%BE%E8%AE%A1"><span class="nav-number">5.3.</span> <span class="nav-text">多周期CPU设计</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%A4%84%E7%90%86%E5%99%A8%E8%AE%BE%E8%AE%A1-%E6%B5%81%E6%B0%B4%E7%BA%BF"><span class="nav-number">6.</span> <span class="nav-text">处理器设计-流水线</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF%E6%8A%80%E6%9C%AF%E5%8E%9F%E7%90%86"><span class="nav-number">6.1.</span> <span class="nav-text">流水线技术原理</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF%E7%9A%84%E5%88%86%E7%B1%BB"><span class="nav-number">6.2.</span> <span class="nav-text">流水线的分类</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#cpu%E7%9A%84%E4%BA%94%E7%BA%A7%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AE%9E%E7%8E%B0"><span class="nav-number">6.3.</span> <span class="nav-text">CPU的五级流水线实现</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF%E7%9A%84%E6%80%A7%E8%83%BD%E5%88%86%E6%9E%90"><span class="nav-number">6.4.</span> <span class="nav-text">流水线的性能分析</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF%E7%9A%84%E4%BE%9D%E8%B5%96%E5%8F%8A%E5%85%B6%E5%A4%84%E7%90%86"><span class="nav-number">6.5.</span> <span class="nav-text">流水线的“依赖”及其处理</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%B7%B1%E5%BA%A6%E4%B8%8E%E6%B5%AE%E7%82%B9%E6%B5%81%E6%B0%B4%E7%BA%BF%E4%B8%BE%E4%BE%8B-mips-r4000"><span class="nav-number">7.</span> <span class="nav-text">深度与浮点流水线举例-MIPS R4000</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#mips-r4000%E7%9A%84%E6%95%B4%E5%9E%8B%E6%B5%81%E6%B0%B4%E7%BA%BF%E6%B7%B1%E5%BA%A6%E6%B5%81%E6%B0%B4%E7%BA%BF"><span class="nav-number">7.1.</span> <span class="nav-text">MIPS R4000的整型流水线（深度流水线）</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#mips-r4000%E7%9A%84%E6%B5%AE%E7%82%B9%E6%B5%81%E6%B0%B4%E7%BA%BF"><span class="nav-number">7.2.</span> <span class="nav-text">MIPS R4000的浮点流水线</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%B8%AD%E6%96%AD%E4%B8%8E%E5%BC%82%E5%B8%B8"><span class="nav-number">8.</span> <span class="nav-text">中断与异常</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%AD%E6%96%AD%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="nav-number">8.1.</span> <span class="nav-text">中断的基本概念</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%AD%E6%96%AD%E8%A6%81%E8%A7%A3%E5%86%B3%E7%9A%84%E8%8B%A5%E5%B9%B2%E9%97%AE%E9%A2%98"><span class="nav-number">8.2.</span> <span class="nav-text">中断要解决的若干问题</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#risc-v%E6%B5%81%E6%B0%B4%E7%BA%BF%E4%B8%AD%E6%96%AD%E5%AE%9E%E7%8E%B0"><span class="nav-number">8.3.</span> <span class="nav-text">RISC-V流水线中断实现</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%AD%98%E5%82%A8%E7%B3%BB%E7%BB%9F"><span class="nav-number">9.</span> <span class="nav-text">存储系统</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E6%A6%82%E8%BF%B0"><span class="nav-number">9.1.</span> <span class="nav-text">存储器概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%BB%E5%AD%98%E5%82%A8%E5%99%A8"><span class="nav-number">9.2.</span> <span class="nav-text">主存储器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%AB%98%E9%80%9F%E7%BC%93%E5%86%B2%E5%AD%98%E5%82%A8%E5%99%A8cache"><span class="nav-number">9.3.</span> <span class="nav-text">高速缓冲存储器Cache</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%99%9A%E6%8B%9F%E5%AD%98%E5%82%A8%E5%99%A8"><span class="nav-number">9.4.</span> <span class="nav-text">虚拟存储器</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E7%B3%BB%E7%BB%9F"><span class="nav-number">10.</span> <span class="nav-text">总线系统</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E6%A6%82%E8%BF%B0"><span class="nav-number">10.1.</span> <span class="nav-text">总线概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E7%BB%93%E6%9E%84"><span class="nav-number">10.2.</span> <span class="nav-text">总线结构</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E4%BB%B2%E8%A3%81"><span class="nav-number">10.3.</span> <span class="nav-text">总线仲裁</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E9%80%9A%E4%BF%A1"><span class="nav-number">10.4.</span> <span class="nav-text">总线通信</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#io%E7%B3%BB%E7%BB%9F"><span class="nav-number">11.</span> <span class="nav-text">IO系统</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#io%E7%B3%BB%E7%BB%9F%E6%A6%82%E8%BF%B0"><span class="nav-number">11.1.</span> <span class="nav-text">I&#x2F;O系统概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#io%E6%8E%A5%E5%8F%A3"><span class="nav-number">11.2.</span> <span class="nav-text">I&#x2F;O接口</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#io%E4%BF%A1%E6%81%AF%E4%BA%A4%E6%8D%A2%E6%96%B9%E5%BC%8F"><span class="nav-number">11.3.</span> <span class="nav-text">I&#x2F;O信息交换方式</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#io%E8%AE%BE%E5%A4%87"><span class="nav-number">11.4.</span> <span class="nav-text">I&#x2F;O设备</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BE%85%E5%8A%A9%E5%AD%98%E5%82%A8%E5%99%A8"><span class="nav-number">11.5.</span> <span class="nav-text">辅助存储器</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%8C%87%E4%BB%A4%E7%9A%84%E8%B0%83%E5%BA%A6%E4%B8%8E%E4%BC%98%E5%8C%96"><span class="nav-number">12.</span> <span class="nav-text">指令的调度与优化</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E6%9C%AC%E6%8C%87%E4%BB%A4%E9%9B%86%E8%B0%83%E5%BA%A6"><span class="nav-number">12.1.</span> <span class="nav-text">基本指令集调度</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E4%BA%8E%E5%A4%9A%E5%8F%91%E5%B0%84%E7%9A%84%E6%8C%87%E4%BB%A4%E9%9B%86%E5%B9%B6%E8%A1%8C%E8%B0%83%E5%BA%A6"><span class="nav-number">12.2.</span> <span class="nav-text">基于多发射的指令集并行调度</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%99%BA%E8%83%BD%E8%AE%A1%E7%AE%97%E7%B3%BB%E7%BB%9F"><span class="nav-number">13.</span> <span class="nav-text">智能计算系统</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%B7%B1%E5%BA%A6%E5%AD%A6%E4%B9%A0%E5%A4%84%E7%90%86%E5%99%A8%E5%8E%9F%E7%90%86"><span class="nav-number">14.</span> <span class="nav-text">深度学习处理器原理</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B7%B1%E5%BA%A6%E5%AD%A6%E4%B9%A0%E5%A4%84%E7%90%86%E5%99%A8%E6%A6%82%E8%BF%B0"><span class="nav-number">14.1.</span> <span class="nav-text">深度学习处理器概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%9B%AE%E6%A0%87%E7%AE%97%E6%B3%95%E5%88%86%E6%9E%90"><span class="nav-number">14.2.</span> <span class="nav-text">目标算法分析</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B7%B1%E5%BA%A6%E5%AD%A6%E4%B9%A0%E5%A4%84%E7%90%86%E5%99%A8dlp%E7%BB%93%E6%9E%84"><span class="nav-number">14.3.</span> <span class="nav-text">深度学习处理器DLP结构</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BC%98%E5%8C%96%E8%AE%BE%E8%AE%A1"><span class="nav-number">14.4.</span> <span class="nav-text">优化设计</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%A7%E8%83%BD%E8%AF%84%E4%BB%B7"><span class="nav-number">14.5.</span> <span class="nav-text">性能评价</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%85%B6%E4%BB%96%E5%8A%A0%E9%80%9F%E5%99%A8"><span class="nav-number">14.6.</span> <span class="nav-text">其他加速器</span></a></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="GUO Songxiao"
      src="/images/header.jpg">
  <p class="site-author-name" itemprop="name">GUO Songxiao</p>
  <div class="site-description" itemprop="description">I must search. Even if the endless powdering of stars in the Galaxy makes the quest seem hopeless, and even if I must do it alone.</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">114</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">5</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">27</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="/atom.xml" title="RSS → &#x2F;atom.xml"><i class="fa fa-rss fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://github.com/gsxgoldenlegendary" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;gsxgoldenlegendary" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:gsxgoldenlegendary@gmail.com" title="E-Mail → mailto:gsxgoldenlegendary@gmail.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://twitter.com/GSongxiao" title="Twitter → https:&#x2F;&#x2F;twitter.com&#x2F;GSongxiao" rel="noopener" target="_blank"><i class="fab fa-twitter fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://www.facebook.com/songxiao.guo" title="FB Page → https:&#x2F;&#x2F;www.facebook.com&#x2F;songxiao.guo" rel="noopener" target="_blank"><i class="fab fa-facebook fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://blog.csdn.net/weixin_52075219" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;weixin_52075219" rel="noopener" target="_blank"><i class="fab fa-cuttlefish fa-fw"></i></a>
      </span>
      <span class="links-of-author-item">
        <a href="https://www.zhihu.com/people/jin-se-chuan-shuo-58-72" title="Zhihu → https:&#x2F;&#x2F;www.zhihu.com&#x2F;people&#x2F;jin-se-chuan-shuo-58-72" rel="noopener" target="_blank"><i class="fab fa-zhihu fa-fw"></i></a>
      </span>
  </div>
  <div class="cc-license site-overview-item animated" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="https://cdnjs.cloudflare.com/ajax/libs/creativecommons-vocabulary/2020.11.3/assets/license_badges/small/by_nc_sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll site-overview-item animated">
    <div class="links-of-blogroll-title"><i class="fa fa-globe fa-fw"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://home.ustc.edu.cn/~logname" title="http:&#x2F;&#x2F;home.ustc.edu.cn&#x2F;~logname" rel="noopener" target="_blank">Homepage</a>
        </li>
    </ul>
  </div>

        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="Back to top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="http://gsxgoldenlegendary.github.io/2022/06/06/Computer_Organization/Solution-to-Computer-Organization-and-Design-Homework/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/header.jpg">
      <meta itemprop="name" content="GUO Songxiao">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="SONGXIAO'S TOPBLOG">
      <meta itemprop="description" content="I must search. Even if the endless powdering of stars in the Galaxy makes the quest seem hopeless, and even if I must do it alone.">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="Solutions to Computer Orgnization and Design Homework | SONGXIAO'S TOPBLOG">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Solutions to Computer Orgnization and Design Homework
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2022-06-05 19:58:15" itemprop="dateCreated datePublished" datetime="2022-06-05T19:58:15Z">2022-06-05</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">Edited on</span>
      <time title="Modified: 2022-06-16 13:34:28" itemprop="dateModified" datetime="2022-06-16T13:34:28Z">2022-06-16</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Computer-Science/" itemprop="url" rel="index"><span itemprop="name">Computer Science</span></a>
        </span>
    </span>

  
    <span class="post-meta-item" title="Views" id="busuanzi_container_page_pv">
      <span class="post-meta-item-icon">
        <i class="far fa-eye"></i>
      </span>
      <span class="post-meta-item-text">Views: </span>
      <span id="busuanzi_value_page_pv"></span>
    </span>
    <span class="post-meta-break"></span>
    <span class="post-meta-item" title="Symbols count in article">
      <span class="post-meta-item-icon">
        <i class="far fa-file-word"></i>
      </span>
      <span class="post-meta-item-text">Symbols count in article: </span>
      <span>36k</span>
    </span>
    <span class="post-meta-item" title="Reading time">
      <span class="post-meta-item-icon">
        <i class="far fa-clock"></i>
      </span>
      <span class="post-meta-item-text">Reading time &asymp;</span>
      <span>33 mins.</span>
    </span>
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <p>USTC-CODH-王超班课堂练习、课后作业及思考题总结。思考题答案仅供参考。</p>
<span id="more"></span>
<h1 id="课程介绍及背景知识">课程介绍及背景知识</h1>
<h2 id="本课程的介绍">本课程的介绍</h2>
<p>1、图灵奖报告。</p>
<p><a target="_blank" rel="noopener" href="http://foodnwine.ifeng.com/c/8Ap36Kt2hxt">图灵奖得主谈全球教育：高校需改变评价体系</a></p>
<h2 id="计算机软硬件概念">计算机软硬件概念</h2>
<p>2、复习逻辑门和移位等操作的物理结构与操作原理。</p>
<p>逻辑门是在集成电路上的基本组件。简单的逻辑门可由晶体管组成。这些晶体管的组合可以使代表两种信号的高低电平在通过它们之后产生高电平或者低电平的信号。高、低电平可以分别代表逻辑上的“真”与“假”或二进制当中的1和0，从而实现逻辑运算。</p>
<p>移位运算符在程序设计中，是位操作运算符的一种。移位运算符可以在二进制的基础上对数字进行平移。按照平移的方向和填充数字的规则分为三种：&lt;&lt;(左移)、&gt;&gt;(带符号右移)和&gt;&gt;&gt;(无符号右移)。</p>
<p>3、了解CPU制作过程。</p>
<p><a target="_blank" rel="noopener" href="https://v.qq.com/x/page/w0177nsqogb.html">AMD CPU生产过程 (中文字幕)_半导体行业观察</a></p>
<h2 id="课程体系与课程要求">课程体系与课程要求</h2>
<h2 id="uc伯克利的相关课程">UC伯克利的相关课程</h2>
<h2 id="编码基础">编码基础</h2>
<p>4、复习二进制、八进制、十进制、十六进制之间的互相转换。</p>
<ul>
<li>十进制转二进制：十进制数除2取余法，即十进制数除2，余数为权位上的数，得到的商值继续除，直到商为0为止。</li>
<li>二进制转十进制：把二进制数按权展开、相加即得十进制数。</li>
<li>八进制转二进制：八进制数通过除2取余法，得到二进制数，对每个八进制为3个二进制，不足时在最左边补零。</li>
<li>二进制转八进制：3位二进制数按权展开相加得到1位八进制数。（注意事项，3位二进制转成八进制是从右到左开始转换，不足时补0）。</li>
<li>十六进制转二进制：十六进制数通过除2取余法，得到二进制数，对每个十六进制为4个二进制，不足时在最左边补零。</li>
<li>二进制转十六进制：与二进制转八进制方法近似，八进制是取三合一，十六进制是取四合一。（注意事项，4位二进制转成十六进制是从右到左开始转换，不足时补0）。</li>
</ul>
<p>5、思考不同的编码格式之间的区别和联系。</p>
<p>区别：三进制逻辑相比较现今的计算机使用二进制数字系统更接近人类大脑的思维方式：二进制计算规则非常简单但并不能完全表达人类想法。在一般情况下，命题不一定为真或假，还可能为未知。在三进制逻辑学中，符号1代表真；符号-1代表假；符号0代表未知。这种逻辑表达方式更符合计算机在人工智能方面的发展趋势。它为计算机的模糊运算和自主学习提供了可能，但电子工程师对这种非二进制的研究大都停留在表面或形式上，没有真正深入到实际应用中去。三进制代码的一个特点是对称，即相反数的一致性，因此它就和二进制代码不同，不存在无符号数的概念。这样，三进制计算机的架构也要简单、稳定、经济得多。其指令系统也更便于阅读，而且非常高效。随着技术的进步，真空管和晶体管等计算机元器件被速度更快、可靠性更好的铁氧体磁芯和半导体二极管取代。这些电子元器件组成了一个很好的可控电流变压器，这为三进制逻辑电路的实现提供了可能，因为电压存在着三种状态：正电压（1）、零电压（0）和负电压（-1）。三进制逻辑电路非但比二进制逻辑电路速度更快、可靠性更高，而且需要的设备和电能也更少。这些原因促成了三进制计算机Сетунь的诞生。</p>
<p>联系：不同进制的计算机都是以逻辑电路为基础，是现代一种用于高速计算的电子计算机器，可以进行数值计算，又可以进行逻辑计算，还具有存储记忆功能。是能够按照程序运行，自动、高速处理海量数据的现代化智能电子设备。</p>
<h1 id="计算机系统概论">计算机系统概论</h1>
<h2 id="计算机系统概述">计算机系统概述</h2>
<p>6、冯机架构中指令和数据都存储于存储器中，系统执行时如何区分？</p>
<p>计算机区分指令和数据有以下2种方法：</p>
<ul>
<li><p>通过不同的时间段来区分指令和数据，即在取指令阶段（或取指微程序）取出的为指令，在执行指令阶段（或相应微程序）取出的即为数据。</p></li>
<li><p>通过地址来源区分，由PC提供存储单元地址的取出的是指令，由指令地址码部分提供存储单元地址的取出的是操作数。</p></li>
</ul>
<h2 id="计算机的基本组成">计算机的基本组成</h2>
<p>7、“计算机组成”与“计算机系统结构”的关系？</p>
<ul>
<li>计算机体系结构
<ul>
<li>程序员可见的机器属性，即概念性的结构与功能特性
<ul>
<li>程序员特指机器语言/汇编语言程序员</li>
<li>机器属性包括指令集、数据类型、存储器寻址技术、I/O机制等</li>
</ul></li>
</ul></li>
<li>计算机组成
<ul>
<li>计算机体系结构的逻辑实现
<ul>
<li>具有对程序员透明的实现细节</li>
</ul></li>
<li>包含实际机器的数据流和控制流的组成和逻辑设计等</li>
<li>着眼于物理机器内部各事件的排序方式与控制方式，各部件的功能以及相互间的联系</li>
</ul></li>
</ul>
<h2 id="计算机硬件性能指标">计算机硬件性能指标</h2>
<p>8、一微处理器，主频为20MHz ，请计算其时钟周期。若一个机器周期由2个时钟周期组成，平均每条指令用3个机器周期的时间(即“指令执行时间”)，请计算该处理器的平均运行速度MIPS。 <span class="math display">\[
时钟周期=\frac1{时钟频率}=\frac1{20MHz}=5\times10^{-8}s.
\]</span></p>
<p><span class="math display">\[
平均速度=\frac1{指令执行时间}=\frac1{时钟周期\times2\times3}=3.33MIPS.
\]</span></p>
<p>9、某台计算机只有Load/Store 指令能对存储器进行读/写操作，其它指令只对寄存器进行操作。根据对某程序跟踪实验结果，已知每种指令所占的比例及CPI数如下：</p>
<table>
<thead>
<tr class="header">
<th>指令类型</th>
<th>指令所占比例</th>
<th>CPI</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>算术逻辑指令</td>
<td>43%</td>
<td>1</td>
</tr>
<tr class="even">
<td>Load指令</td>
<td>21%</td>
<td>2</td>
</tr>
<tr class="odd">
<td>Store指令</td>
<td>12%</td>
<td>2</td>
</tr>
<tr class="even">
<td>转移指令</td>
<td>24%</td>
<td>2</td>
</tr>
</tbody>
</table>
<p>求上述情况下的平均CPI。 <span class="math display">\[
\overline {CPI}=43\%\times1+21\%\times2+12\%\times2+24\%\times2=1.57.
\]</span></p>
<p>假设该程序由M条指令组成。算逻运算中25%的指令两个操作数中的一个已在寄存器中，另一个必须在算逻指令执行前用Load指令从存储器取到寄存器。因此有人建议增加另一种算逻指令，其特点是一个操作数取自寄存器，另一个操作数取自存储器，即寄存器——存储器类型，假设这种指令的CPI等于2。同时，转移指令的CPI变为3。求新指令系统的平均CPI。</p>
<table>
<thead>
<tr class="header">
<th>指令类型</th>
<th>指令所占比例</th>
<th>CPI</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>算术逻辑指令</td>
<td>32.25%</td>
<td>1</td>
</tr>
<tr class="even">
<td>新算术逻辑指令</td>
<td>10.75%</td>
<td>2</td>
</tr>
<tr class="odd">
<td>Load指令</td>
<td>10.25%</td>
<td>2</td>
</tr>
<tr class="even">
<td>Store指令</td>
<td>12%</td>
<td>2</td>
</tr>
<tr class="odd">
<td>转移指令</td>
<td>24%</td>
<td>3</td>
</tr>
</tbody>
</table>
<p><span class="math display">\[
\overline{CPI}=\frac{32.25\%\times1+10.75\%\times2+10.35\%\times2+12\%\times2+24\%\times3}{32.25\%+10.75\%+10.25\%+12\%+24\%}=1.91.
\]</span></p>
<p>10、 假设在某程序的执行过程中，浮点操作时间占整个执行时间的10%，现希望对浮点操作加速。设对浮点操作的加速比 <span class="math inline">\(S_f\)</span> 。请画出程序总的加速比<span class="math inline">\(S\)</span>和<span class="math inline">\(S_f\)</span>之间的关系曲线；请问程序的最大加速比可达多少？ <span class="math display">\[
S=\frac1{1-10\%+\frac{10\%}{S_f}}.
\]</span> <img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh8.png" /> <span class="math display">\[
S_{\max}=\lim\limits_{S_f\to\infty}S=\frac{10}9.
\]</span> 11、求平方根和浮点乘是图形应用中两种常用的转换。假设浮点操作在某机器的一个基准程序中占总执行时间的50%，求平方根操作在总执行时间的20%，现通过两种方法加速操作：</p>
<p>①增加专门的软件加速库处理求平方根，使其执行速度为原来的10倍；</p>
<p>②通过调整流水线把浮点速度提高为原来的1.6倍。</p>
<p>问：分别采用两种方法增强后此基准程序加速比各是多少？</p>
<p><span class="math display">\[
S_1=\frac1{1-0.2+\frac{0.2}{10}}=1.22.
\]</span></p>
<p><span class="math display">\[
S_2=\frac1{1-0.5+\frac{0.5}{1.6}}=1.23.
\]</span></p>
<p>12、 求平方根和浮点乘是图形应用中两种常用的转换，假设求平方根操作在某机器的一个基准程序中占总执行时间的20%，浮点乘操作在该程序中占总执行时间50%，现通过两种方法加速两操作：</p>
<p>①增加专门的软件函数加速库求平方根，使其执行速度为原来的10倍；</p>
<p>②通过调整流水线把浮点乘速度提高 为原来的1.6倍。</p>
<p>问：同时采用两种方法增强后此基准程序加速比是多少？ <span class="math display">\[
S=\frac1{1-0.5-0.2+\frac{0.5}{1.6}+\frac{0.2}{10}}=1.58.
\]</span></p>
<p>13、求平方根、浮点乘和定点乘是图形应用中三种常用的转换。假设浮点操作在某机器的一个基准程序中占总执行时间的30%，求平方根操作在总执行时间的20%，定点乘15%。现通过三种方法加速操作：</p>
<p>①增加专门的硬件处理求平方根，使其执行速度为原来的10倍；</p>
<p>②通过调整流水线把浮点速度提高为原来的1.6倍。</p>
<p>③通过调整流水线把定点速度提高为原来的3倍。</p>
<p>问：分别采用三种方法增强后此基准程序加速比各是多少？同时采用三种方法增强后此基准程序加速比各是多少？ <span class="math display">\[
S_1=\frac1{1-0.2+\frac{0.2}{10}}=1.22.
\]</span></p>
<p><span class="math display">\[
S_2=\frac1{1-0.3+\frac{0.3}{1.6}}=1.13.
\]</span></p>
<p><span class="math display">\[
S_2=\frac1{1-0.15+\frac{0.15}{3}}=1.11.
\]</span></p>
<p><span class="math display">\[
S=\frac1{1-0.2-0.3-0.15+\frac{0.2}{10}+\frac{0.3}{1.6}+\frac{0.15}{3}}=1.65.
\]</span></p>
<p>14、COD RISC-V 1.12 Section 1.10 cites as a pitfall the utilization of a subset of the performance equation as a performance metric. To illustrate this, consider the following two processors. P1 has a clock rate of 4 GHz, average CPI of 0.9, and requires the execution of 5.0E9 instructions. P2 has a clock rate of 3 GHz, an average CPI of 0.75, and requires the execution of 1.0E9 instructions.</p>
<p>1.12.1 One usual fallacy is to consider the computer with the largest clock rate as having the highest performance. Check if this is true for P1 and P2.s <span class="math display">\[
T_{CPU}=CPI\times IC\times T_{CLK}.
\]</span></p>
<p><span class="math display">\[
T(P1)=\frac{0.9\times5.0\times10^9}{4\times10^{9}Hz}=1.125s
\]</span></p>
<p><span class="math display">\[
T(P2)=\frac{0.75\times1.0\times10^9}{3\times10^{9}Hz}=0.25s
\]</span></p>
<p>clock rate(P1) &gt; clock rate(P2), performance(P1) &lt; performance(P2).</p>
<p>1.12.2 Another fallacy is to consider that the processor executing the largest number of instructions will need a larger CPU time. Considering that processor P1 is executing a sequence of 1.0E9 instructions and that the CPI of processors P1 and P2 do not change, determine the number of instructions that P2 can execute in the same time that P1 needs to execute 1.0E9 instructions. <span class="math display">\[
IC&#39;=\frac{\frac{1.125}{5}s\times 3\times10^9Hz}{0.75}=9\times10^8.
\]</span></p>
<p>1.12.3 A common fallacy is to use MIPS (millions of instructions per second) to compare the performance of two different processors, and consider that the processor with the largest MIPS has the largest performance. Check if this is true for P1 and P2. <span class="math display">\[
MIPS(P1)=\frac{4\times10^9}{10^6\times 0.9}=4.44\times10^3.
\]</span></p>
<p><span class="math display">\[
MIPS(P2)=\frac{3\times10^9}{10^6\times 0.75}=4\times10^3.
\]</span></p>
<p>MIPS(P1) &gt; MIPS(P2), performance(P1) &lt; performance(P2).</p>
<p>1.12.4 Another common performance figure is MFLOPS (millions of floating-point operations per second), defined as <span class="math display">\[
MFLOPS=\frac{No.FPoperations}{executiontime\times1E6},
\]</span> but this figure has the same problems as MIPS. Assume that 40% of the instructions executed on both P1 and P2 are floating-point instructions. Find the MFLOPS figures for the processors. <span class="math display">\[
MFLOPS(P1)=\frac{0.4\times5\times10^9}{1.125s\times10^{-6}}=1.78\times10^3.
\]</span></p>
<p><span class="math display">\[
MFLOPS(P2)=\frac{0.4\times1\times10^9}{0.25s\times10^{-6}}=1.6\times10^3.
\]</span></p>
<p>MFLOPS(P1) &gt; MFLOPS(P2), performance(P1) &lt; performance(P2).</p>
<p>15、比较Amdahl’s Law和古斯塔夫森定律 。</p>
<ul>
<li>阿姆达尔定律定义了串行系统并行化后加速比的计算公式与理论上限。如果仅仅对计算机中的一部分做性能改进，则改进越多，系统获得的效果越小。如果只针对整个任务的一部分进行优化，那么所获得的加速比不大于<span class="math inline">\(\frac1{(1- f_e )}\)</span>。</li>
<li>古斯塔夫森定律是对阿姆达尔定律的补充，说明处理器个数，串行比例和加速比的关系。当问题的规模增大时，程序的串行部分保持不变。当增加处理器的数量时，每个处理器执行的任务仍然相同。加速比<span class="math inline">\(S(P)=P-\alpha(P-1)\)</span>，<span class="math inline">\(P\)</span>为处理器数量，<span class="math inline">\(\alpha\)</span>是并行处理器的非并行部分。</li>
</ul>
<h2 id="计算机cpu发展历史">计算机/CPU发展历史</h2>
<p>16、假设晶圆的成品率为<span class="math inline">\(100\%\)</span>，晶片为长为<span class="math inline">\(1.5cm\)</span>的正方形。</p>
<p>（1）直径为<span class="math inline">\(30cm\)</span>的晶圆上有多少晶片？ <span class="math display">\[
n=\frac{\pi\cdot(15cm)^2}{(1.5cm)^2}-\frac{\pi\cdot30cm}{\sqrt{2\cdot(1.5cm)^2}}=296.
\]</span> （2）假设单位面积的疵点密度为<span class="math inline">\(0.4/cm^2\)</span> ，且<span class="math inline">\(\alpha=4.0\)</span>，求晶片的成品率？ <span class="math display">\[
\beta=100\%\cdot(1+\frac{0.4/cm^2\cdot(1.5cm)^2}{4.0})^{-4.0}=0.44.
\]</span></p>
<h1 id="指令系统">指令系统</h1>
<h2 id="指令系统概述">指令系统概述</h2>
<p>17、为什么会出现CISC到RISC的转变？</p>
<p>（1）CISC使计算机研制开发周期变长，正确性难以保证，调试维护困难，而且大量使用频率很低的复杂指令造成了硬件资源的浪费。</p>
<p>（2）二八规则。</p>
<p>（3）控制器设计难度下降。</p>
<p>18、CPU的ISA要定义哪些内容？</p>
<p>数据类型及格式，指令格式，寻址方式和可访问地址空间的大小，程序可访问的寄存器个数、位数和编号，控制寄存器的定义，I/O空间的编制方式，中断结构，机器工作状态的定义和切换，输入输出结构和数据传送方式，存储保护方式等。</p>
<p>19、8086为什么要采用段式内存管理模式？</p>
<p>便于存储器的管理，使得可以用16位寄存器来寻址20位的内存空间。</p>
<h2 id="指令格式">指令格式</h2>
<p>20、Windows系统中可执行程序的格式？</p>
<p>PE是目前Windows平台上主流的可执行文件格式，包括常见的可执行程序EXE文件、动态链接库DLL文件等。</p>
<p>21、唐朔飞 7.4 假设指令字长为16位，操作数的地址码为6位，指令分零地址、一地址、二地址三种格式。</p>
<p>（1）设操作码固定，若零地址指令有P种，一地址指令有Q种，问二地址指令最多有几种？ <span class="math display">\[
2^{16-6*2}-P-Q.
\]</span> （2）采用扩展操作码技术，若二地址指令有X种，零地址指令最多有Y种，则一地址指令有几种？ <span class="math display">\[
(2^{16-6*2}-X)*2^6-\frac Y{2^6}.
\]</span></p>
<h2 id="操作数与操作类型">操作数与操作类型</h2>
<p>22、COD RISC-V 2.9 For each RISC-V instruction in</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">addi x30, x10, 8</span><br><span class="line">addi x31, x10, 0</span><br><span class="line">sd x31, 0(x30)</span><br><span class="line">ld x30, 0(x30)</span><br><span class="line">add x5, x30, x31</span><br></pre></td></tr></table></figure>
<p>, show the value of the opcode (op), source register (rs1), and destination register (rd) fields. For the I-type instructions, show the value of the immediate field, and for the R-type instructions, show the value of the second source register (rs2). For non U- and UJ-type instructions, show the funct3 field, and for R-type and S-type instructions, also show the funct7 field.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: center;"></th>
<th style="text-align: center;">type</th>
<th style="text-align: center;">opcode, funct7, funct3</th>
<th style="text-align: center;">rs1</th>
<th style="text-align: center;">rs2</th>
<th style="text-align: center;">rd</th>
<th style="text-align: center;">imm</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;">1</td>
<td style="text-align: center;">I-</td>
<td style="text-align: center;">0x13, 0x0,</td>
<td style="text-align: center;">10</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">30</td>
<td style="text-align: center;">8</td>
</tr>
<tr class="even">
<td style="text-align: center;">2</td>
<td style="text-align: center;">I-</td>
<td style="text-align: center;">0x13, 0x0,</td>
<td style="text-align: center;">10</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">31</td>
<td style="text-align: center;">0</td>
</tr>
<tr class="odd">
<td style="text-align: center;">3</td>
<td style="text-align: center;">S-</td>
<td style="text-align: center;">0x23, 0x3,</td>
<td style="text-align: center;">31</td>
<td style="text-align: center;">30</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">0</td>
</tr>
<tr class="even">
<td style="text-align: center;">4</td>
<td style="text-align: center;">I-</td>
<td style="text-align: center;">0x3, 0x3,</td>
<td style="text-align: center;">30</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">30</td>
<td style="text-align: center;">0</td>
</tr>
<tr class="odd">
<td style="text-align: center;">5</td>
<td style="text-align: center;">R-</td>
<td style="text-align: center;">0x33, 0x0, 0x0</td>
<td style="text-align: center;">30</td>
<td style="text-align: center;">31</td>
<td style="text-align: center;">5</td>
<td style="text-align: center;"></td>
</tr>
</tbody>
</table>
<p>23、COD RISC-V 2.35 Consider the following code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">lb x6, 0(x7)</span><br><span class="line">sd x6, 8(x7)</span><br></pre></td></tr></table></figure>
<p>Assume that the register <code>x7</code> contains the address <code>0×10000000</code> and the data at address is <code>0×1122334455667788</code> .</p>
<p>2.35.1 What value is stored in <code>0×10000008</code> on a big-endian machine?</p>
<p><code>0x11</code>.</p>
<p>2.35.2 What value is stored in <code>0×10000008</code> on a little-endian machine?</p>
<p><code>0x88</code>.</p>
<p>24、COD RISC-V 2.40 Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch.</p>
<p>2.40.1 Given this instruction mix and the assumption that an arithmetic instruction requires two cycles, a load/store instruction takes six cycles, and a branch instruction takes three cycles, find the average CPI. <span class="math display">\[
\overline{CPI}=0.7*2+0.1*6+0.2*3=2.6.
\]</span> 2.40.2 For a 25% improvement in performance, how many cycles, on average, may an arithmetic instruction take if load/store and branch instructions are not improved at all? <span class="math display">\[
0.7x+0.1*6+0.2*3=2.6*0.75\Rightarrow x=1.07.
\]</span> 2.40.3 For a 50% improvement in performance, how many cycles, on average, may an arithmetic instruction take if load/store and branch instructions are not improved at all? <span class="math display">\[
0.7x+0.1*6+0.2*3=2.6*0.5\Rightarrow x=0.143.
\]</span> 25、调研现在常用的处理器是大尾端还是小尾端，如x86、ARM、MIPS、PowerPC等？</p>
<p>x86：小尾端；</p>
<p>ARM：默认小尾端，可以通过寄存器置位进入大尾端的工作模式；</p>
<p>MIPS：可以通过寄存器置位进入两个尾端的工作模式；</p>
<p>PowerPC：大尾端。</p>
<h2 id="寻址方式">寻址方式</h2>
<h2 id="cisc与risc">CISC与RISC</h2>
<p>26、如何设计一个RISC/CISC 指令集，采取哪些设计策略？</p>
<p><a target="_blank" rel="noopener" href="https://www.21ic.com/article/887595.html">如何设计RISC-V指令集？</a></p>
<h2 id="指令系统设计举例">指令系统设计举例</h2>
<p>27、 写出下面函数的汇编代码</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">void</span> <span class="title function_">cswap</span><span class="params">(<span class="type">int</span> v[], <span class="type">int</span> k, <span class="type">int</span> l)</span>&#123;</span><br><span class="line">	<span class="type">int</span> temp;</span><br><span class="line">	<span class="keyword">if</span>(v[k]!=v[l])&#123;</span><br><span class="line">    	temp=v[k];</span><br><span class="line">    	v[k]=v[l];</span><br><span class="line">    	v[l]=temp;</span><br><span class="line">    &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line">cswap(int*, int, int):</span><br><span class="line">        addi    sp,sp,-48</span><br><span class="line">        sd      s0,40(sp)</span><br><span class="line">        addi    s0,sp,48</span><br><span class="line">        sd      a0,-40(s0)</span><br><span class="line">        mv      a5,a1</span><br><span class="line">        mv      a4,a2</span><br><span class="line">        sw      a5,-44(s0)</span><br><span class="line">        mv      a5,a4</span><br><span class="line">        sw      a5,-48(s0)</span><br><span class="line">        lw      a5,-44(s0)</span><br><span class="line">        slli    a5,a5,2</span><br><span class="line">        ld      a4,-40(s0)</span><br><span class="line">        add     a5,a4,a5</span><br><span class="line">        lw      a3,0(a5)</span><br><span class="line">        lw      a5,-48(s0)</span><br><span class="line">        slli    a5,a5,2</span><br><span class="line">        ld      a4,-40(s0)</span><br><span class="line">        add     a5,a4,a5</span><br><span class="line">        lw      a5,0(a5)</span><br><span class="line">        mv      a4,a3</span><br><span class="line">        beq     a4,a5,.L3</span><br><span class="line">        lw      a5,-44(s0)</span><br><span class="line">        slli    a5,a5,2</span><br><span class="line">        ld      a4,-40(s0)</span><br><span class="line">        add     a5,a4,a5</span><br><span class="line">        lw      a5,0(a5)</span><br><span class="line">        sw      a5,-20(s0)</span><br><span class="line">        lw      a5,-48(s0)</span><br><span class="line">        slli    a5,a5,2</span><br><span class="line">        ld      a4,-40(s0)</span><br><span class="line">        add     a4,a4,a5</span><br><span class="line">        lw      a5,-44(s0)</span><br><span class="line">        slli    a5,a5,2</span><br><span class="line">        ld      a3,-40(s0)</span><br><span class="line">        add     a5,a3,a5</span><br><span class="line">        lw      a4,0(a4)</span><br><span class="line">        sw      a4,0(a5)</span><br><span class="line">        lw      a5,-48(s0)</span><br><span class="line">        slli    a5,a5,2</span><br><span class="line">        ld      a4,-40(s0)</span><br><span class="line">        add     a5,a4,a5</span><br><span class="line">        lw      a4,-20(s0)</span><br><span class="line">        sw      a4,0(a5)</span><br><span class="line">.L3:</span><br><span class="line">        nop</span><br><span class="line">        ld      s0,40(sp)</span><br><span class="line">        addi    sp,sp,48</span><br><span class="line">        jr      ra</span><br></pre></td></tr></table></figure>
<p>28、COD RISC-V 2.24 Consider the following RISC-V loop:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">LOOP:</span><br><span class="line">beq x6, x0, DONE</span><br><span class="line">addi x6, x6, -1</span><br><span class="line">addi x5, x5, 2</span><br><span class="line">jal x0, LOOP</span><br><span class="line">DONE:</span><br></pre></td></tr></table></figure>
<p>2.24.1 Assume that the register <code>x6</code> is initialized to the value 10. What is the final value in register <code>x5</code> assuming the <code>x5</code> is initially zero?</p>
<p>The final value of <code>x5</code> is <code>20</code> .</p>
<p>2.24.2 For the loop above, write the equivalent C code. Assume that the registers <code>x5</code> and <code>x6</code> are integers acc and i , respectively.</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">acc=<span class="number">0</span>;</span><br><span class="line">i=<span class="number">10</span>;</span><br><span class="line"><span class="keyword">while</span>(i!=<span class="number">0</span>)&#123;</span><br><span class="line">    i-=<span class="number">1</span>;</span><br><span class="line">    acc+=<span class="number">2</span>;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>2.24.3 For the loop written in RISC-V assembly above, assume that the register <code>x6</code> is initialized to the value N. How many RISC-V instructions are executed?</p>
<p><code>4N+1</code>.</p>
<p>2.24.4 For the loop written in RISC-V assembly above, replace the instruction “ <code>beq x6, x0, DONE</code> ” with the instruction “ <code>blt x6, x0, DONE</code> ” and write the equivalent C code.</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">acc=<span class="number">0</span>;</span><br><span class="line">i=<span class="number">10</span>;</span><br><span class="line"><span class="keyword">while</span>(i&gt;=<span class="number">0</span>)&#123;</span><br><span class="line">    i-=<span class="number">1</span>;</span><br><span class="line">    acc+=<span class="number">2</span>;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>29、分析MIPS、x86、RISC-V指令集架构、比较相同不同点。</p>
<p><img src="https://img-blog.csdnimg.cn/20210314160859450.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzM1NjA4Mjc3,size_16,color_FFFFFF,t_70" /></p>
<p>30、调研国内外典型的RISC-V处理器核、比较相同不同点。</p>
<p><a target="_blank" rel="noopener" href="https://baijiahao.baidu.com/s?id=1664724825695807851">简评几款开源 RISC-V 处理器</a></p>
<p>31、扩展阅读Rocket及BOOM的资料。</p>
<p><a target="_blank" rel="noopener" href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.pdf">Rocket</a>：标量；机器字长64 位；5 级pipeline，采用单发射；支持虚拟内存，可以兼容的移植开源操作系统；分支推断缓存（Branch Prediction Buff）、分支历史表（Branch History Table）、返回栈（Return Address Stack）；Rocket Custom Coprocessor Interface (RoCC)。</p>
<p><a target="_blank" rel="noopener" href="https://docs.boom-core.org/en/latest/">BOOM（Berkeley Out-of-Order Machine）</a>：超标量；机器字长为64 位，支持指令集为RV64G；6 级流水线，乱序发射；</p>
<h1 id="程序的编译过程">程序的编译过程</h1>
<p>32、以GCC为例，代码是如何转换为指令的。</p>
<p><img src="https://pic4.zhimg.com/v2-d6bfa8042150d2becd581266c907be17_r.jpg" /></p>
<p>33、GCC的不同优化之间的区别在哪些方面？</p>
<ul>
<li>O0选项不进行任何优化，在这种情况下，编译器尽量的缩短编译消耗（时间，空间），此时，debug会产出和程序预期的结果。当程序运行被断点打断，此时程序内的各种声明是独立的，我们可以任意的给变量赋值，或者在函数体内把程序计数器指到其他语句,以及从源程序中 精确地获取你期待的结果。</li>
<li>O1优化会消耗少多的编译时间，它主要对代码的分支，常量以及表达式等进行优化。</li>
<li>O2会尝试更多的寄存器级的优化以及指令级的优化，它会在编译期间占用更多的内存和编译时间。</li>
<li>O3在O2的基础上进行更多的优化，例如使用伪寄存器网络，普通函数的内联，以及针对循环的更多优化。</li>
<li>Os主要是对代码大小的优化，我们基本不用做更多的关心。 通常各种优化都会打乱程序的结构，让调试工作变得无从着手。并且会打乱执行顺序，依赖内存操作顺序的程序需要做相关处理才能确保程序的正确性。</li>
</ul>
<p>"The more we study, the more we discoverour ignorance." by Percy Bysshe Shelley.</p>
<h1 id="cpu设计-单周期多周期">CPU设计-单周期、多周期</h1>
<h2 id="处理器的基本结构">处理器的基本结构</h2>
<h2 id="单周期cpu设计">单周期CPU设计</h2>
<p>34、设程序中<code>load</code>有<code>24％</code>，<code>store</code>有<code>12％</code>，<code>R-type</code>有<code>44％</code>，<code>beq</code>有<code>18％</code>，<code>jump</code>有<code>2％</code>。假设<code>load</code>，<code>store</code>，<code>R</code>，<code>beq</code>，<code>jump</code>指令的时间分别是<code>8,7,6,5,2ns</code>（如下表）。如果时钟周期固定，单周期的时钟为<code>8ns</code>；如果时钟周期不定长，单周期的时钟可以是<code>2ns~8ns</code>。试比较时钟定长单周期实现和不定长单周期实现的性能。</p>
<table>
<thead>
<tr class="header">
<th style="text-align: center;">指令</th>
<th style="text-align: center;">inst MEM</th>
<th style="text-align: center;">Reg Read</th>
<th style="text-align: center;">ALU</th>
<th style="text-align: center;">Data MEM</th>
<th style="text-align: center;">Reg Write</th>
<th style="text-align: center;">Total</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;"><code>R-Type</code></td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">1</td>
<td style="text-align: center;">2</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">1</td>
<td style="text-align: center;">6ns</td>
</tr>
<tr class="even">
<td style="text-align: center;"><code>lw</code></td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">1</td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">1</td>
<td style="text-align: center;">8ns</td>
</tr>
<tr class="odd">
<td style="text-align: center;"><code>sw</code></td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">1</td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">2</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">7ns</td>
</tr>
<tr class="even">
<td style="text-align: center;"><code>beq</code></td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">1</td>
<td style="text-align: center;">2</td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
<td style="text-align: center;">5ns</td>
</tr>
<tr class="odd">
<td style="text-align: center;"><code>jal</code></td>
<td style="text-align: center;">2</td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
<td style="text-align: center;">2ns</td>
</tr>
</tbody>
</table>
<p>定长单周期：平均指令执行时间：<code>8ns</code>。</p>
<p>不定长单周期：平均指令执行时间<code>＝8×24％＋7×12％＋6×44％＋5×18％＋2×2％＝6.3ns</code>。</p>
<p>因此，变长单周期实现较定长单周期实现快<span class="math inline">\(\frac8{6.3}=1.27\)</span>倍。</p>
<p>35、为何单周期不需要PC写控制？</p>
<p>单周期的PC在更新前的值已经通过组合逻辑选择完毕。</p>
<p>36、COD RISC-V 4.1 Consider the following instruction:</p>
<p>Instruction: <code>and rd, rs1, rs2</code>.</p>
<p>Interpretation: <code>Reg[rd] = Reg[rs1] AND Reg[rs2]</code>.</p>
<figure>
<img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh35-0.png" alt="The datapath for the memory instructions and the R-type instructions." /><figcaption>The datapath for the memory instructions and the R-type instructions.</figcaption>
</figure>
<p>4.1.1 What are the values of control signals generated by the control in Figure 4.10 for this instruction?</p>
<table>
<thead>
<tr class="header">
<th style="text-align: center;">RegWrite</th>
<th style="text-align: center;">ALUSrc</th>
<th style="text-align: center;">ALUoperations</th>
<th style="text-align: center;">MemWrite</th>
<th style="text-align: center;">MemRead</th>
<th style="text-align: center;">MemToReg</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;">true</td>
<td style="text-align: center;">0</td>
<td style="text-align: center;">"and"</td>
<td style="text-align: center;">false</td>
<td style="text-align: center;">false</td>
<td style="text-align: center;">0</td>
</tr>
</tbody>
</table>
<p>4.1.2 Which resources (blocks) perform a useful function for this instruction?</p>
<p>Registers, ALUsrc mux, ALU, and the MemToReg mux.</p>
<p>4.1.3 Which resources (blocks) produce no output for this instruction? Which resources produce output that is not used?</p>
<p>All blocks produce some output. The outputs of DataMemory and Imm Gen are not used.</p>
<p>37、COD RISC-V 4.7 Problems in this exercise assume that the logic blocks used to implement a processor’s datapath have the following latencies:</p>
<table style="width:100%;">
<colgroup>
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 4%" />
<col style="width: 5%" />
<col style="width: 5%" />
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 11%" />
<col style="width: 7%" />
</colgroup>
<thead>
<tr class="header">
<th>I-Mem/D-Mem</th>
<th>Register File</th>
<th>Mux</th>
<th>ALU</th>
<th>Adder</th>
<th>Single gate</th>
<th>Register Read</th>
<th>Register Setup</th>
<th>Sign extend</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>250ps</td>
<td>150ps</td>
<td>25ps</td>
<td>200ps</td>
<td>150ps</td>
<td>5ps</td>
<td>30ps</td>
<td>20ps</td>
<td>50ps</td>
<td>50ps</td>
</tr>
</tbody>
</table>
<p>"Register read" is the time needed after the rising clock edge for the new register value to appear on the output. This value applies to the PC only. “Register setup” is the amount of time a register’s data input must be stable before the rising edge of the clock. This value applies to both the PC and Register File.</p>
<p>4.7.1 What is the latency of an R-type instruction (i.e., how long must the clock period be to ensure that this instruction works correctly)? <span class="math display">\[
30 + 250 + 150 + 25 + 200 + 25 + 20 = 700ps.
\]</span> 4.7.2 What is the latency of <code>ld</code>? (Check your answer carefully. Many students place extra muxes on the critical path.) <span class="math display">\[
30 + 250 + 150 + 25 + 200 + 250 + 25 + 20 = 950 ps.
\]</span> 4.7.3 What is the latency of <code>sd</code>? (Check your answer carefully. Many students place extra muxes on the critical path.) <span class="math display">\[
30 + 250 + 150 + 200 + 25 + 250 = 905ps.
\]</span> 4.7.4 What is the latency of <code>beq</code>? <span class="math display">\[
30 + 250 + 150 + 25 + 200 + 5 + 25 + 20 = 705.
\]</span> 4.7.5 What is the latency of an I-type instruction? <span class="math display">\[
30 + 250 + 150 + 25 + 200 + 25 + 20 = 700ps.
\]</span> 4.7.6 What is the minimum clock period for this CPU?</p>
<p><code>925ps</code>.</p>
<p>38、单周期处理器在一个周期内完成指令所有的微操作，思考：寻址方式如何实现？周期宽度如何确定？能否在一个clk内完成？能否将两个adder合二为一？能否将两个memory合二为一？</p>
<p>指令立即寻址，数据偏移寻址或立即寻址；周期宽度以总延迟确定；不能，因为写入数据存储器或寄存器堆的数据需要下一个时钟周期才能写入；不能，因为二者可能同时使用；不能，因为同时读写会造成冲突。</p>
<h2 id="多周期cpu设计">多周期CPU设计</h2>
<p>39、分析以下两条指令的数据通路和每个周期的控制信号，画出状态机的转换。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">Load x1,100(x2);</span><br><span class="line">Addi x1, x2, 100;</span><br></pre></td></tr></table></figure>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh34.png" alt="The finite-state diagram for multicycle control" /> <span class="math display">\[
start\to0\to1\to2\to3\to4\to0\to1\to6\to7\to0.
\]</span> 40、找找两张图的区别。</p>
<figure>
<img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh35-0.png" alt="单周期RISC-V处理器数据通路" /><figcaption>单周期RISC-V处理器数据通路</figcaption>
</figure>
<figure>
<img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh35-1.png" alt="多周期RISC-V处理器数据通路" /><figcaption>多周期RISC-V处理器数据通路</figcaption>
</figure>
<p>一、数据通路的区别</p>
<ol type="1">
<li>存储器：单周期数据与地址分开，多周期数据与地址在一起。</li>
<li>寄存器：单周期读出后直接进入ALU，多周期读出后存入段间寄存器。</li>
<li>ALU：单周期有两个ALU，分别计算运算指令与访存指令，多周期只有一个ALU，负责所有的算术运算。</li>
<li>MUX：单周期的MUX比较少，多周期由于要多次访存，需要更多的选择，MUL更多。</li>
</ol>
<p>二、控制信号的区别</p>
<ol type="1">
<li>寄存器文件写使能：二者类似。</li>
<li>存储器读写使能：均需要写使能，多周期还需要读使能。</li>
<li>ALU控制：二者类似。</li>
<li>PC/IR 寄存器写：单周期不需要控制信号，多周期需要单独的控制信号。</li>
<li>多路选择器：多周期的MUX的控制信号包含单周期的，还增加了寄存器文件写数据及第一个ALU操作数的选择信号。</li>
</ol>
<p>41、如何设计一款单周期/多周期CPU？</p>
<p>确定指令，实现操作，数据通路，运行部件，RTL实现，控制信号，综合仿真，开发板调试，性能评测，迭代。</p>
<p>42、有一段程序共有100条指令，其中<code>Load</code>指令为<code>20%</code>，<code>Store</code>指令为<code>20%</code>，<code>R</code>类的ALU指令为<code>40%</code>，<code>Beq</code>指令为<code>10%</code>，<code>JUMP</code>指令为<code>10%</code>。这段程序分别在单周期和多周期的CPU上实现（多周期参考RISC-V的CPI），其中单周期CPU时钟为<code>200MHz</code>，多周期CPU时钟为<code>800MHz</code>（考虑到存储器、ALU实现复杂），问在何种CPU上运行时快，快多少？</p>
<p>定长单周期所需时间<span class="math inline">\(\frac{100}{200MHz}=5\times10^{-7}s\)</span>。</p>
<p>多周期所需时间 <span class="math display">\[
\frac{20*5+20*4+20*4+10*3+10*3}{800MHz}=4.75\times10^{-7}s.
\]</span> 多周期快，快<span class="math inline">\(5\%\)</span>。</p>
<p>43、根据图4-22 ，画出主控制器的PLA实现图。 <img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh41-0.png" alt="The control function for the simple single-cycle implementation is completely specified by this truth table." /></p>
<figure>
<img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh41-1.png" alt="This PLA implements the control function logic for the multicycle implementation." /><figcaption>This PLA implements the control function logic for the multicycle implementation.</figcaption>
</figure>
<p>44、每一类指令的指令周期各含多少个时钟周期？</p>
<table>
<thead>
<tr class="header">
<th style="text-align: center;">R</th>
<th style="text-align: center;">I</th>
<th style="text-align: center;">S</th>
<th style="text-align: center;">SB</th>
<th style="text-align: center;">UJ</th>
<th style="text-align: center;">U</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;">4</td>
<td style="text-align: center;">5</td>
<td style="text-align: center;">4</td>
<td style="text-align: center;">3</td>
<td style="text-align: center;">3</td>
<td style="text-align: center;">4</td>
</tr>
</tbody>
</table>
<p>45、分别分析R/I/S/B-type指令的多周期设计方案中每个周期所用到的功能部件。</p>
<table>
<thead>
<tr class="header">
<th></th>
<th>R</th>
<th>I</th>
<th>S</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>IF</td>
<td>PC, Mem</td>
<td>PC,Mem</td>
<td>PC,Mem</td>
<td>PC,Mem</td>
</tr>
<tr class="even">
<td>ID</td>
<td>IR, Reg, SE</td>
<td>IR, Reg, SE</td>
<td>IR,Reg,SE</td>
<td>IR,Reg,SE</td>
</tr>
<tr class="odd">
<td>EX</td>
<td>ALU</td>
<td>ALU</td>
<td>ALU</td>
<td>ALU,PC</td>
</tr>
<tr class="even">
<td>MEM</td>
<td>Reg, IR</td>
<td>MDR, Mem</td>
<td>MDR,Mem</td>
<td></td>
</tr>
<tr class="odd">
<td>WB</td>
<td></td>
<td>Reg, IR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>46、调研不同FSM控制器实现方式的特点。</p>
<ol type="1">
<li><p>Mealy机比Moore机“响应”速度快。</p>
<p>Mealy机的输出与当前状态和输入有关，而Moore机输出仅与当前状态有关。Mealy机的输入立即反应在当前周期；Moore机的输入影响下一状态，通过下一状态影响输出。为此Mealy机比Moore机输出序列超前一个周期，即“响应速度”较快。Mealy机的输出在当前周期，具有较长的路径（组合逻辑）；Moore机的输出具有一个周期的延时，容易利用时钟同步，Moore机具有较好的时序。因为Mealy机的输出不与时钟同步，当状态译码比较复杂时，易在输出端产生不可避免的竞争毛刺；而Moore机的输出与时钟保持同步，则在一定的程度上可以消除抖动，因此经常使用Moore机设计来提高系统的稳定性。</p></li>
<li><p>Mealy机状态少，Moore机结构简单。</p>
<p>由于Moore机的输出只有当前的状态有关，一个状态对应一个输出，Moore机具有更多的状态。Mealy和Moore机之间可以相互转化，对于每个Mealy机，都有一个等价的Moore机，Moore机状态的上限为所对应的Mealy机状态的数量和输出数量的乘积。状态机的状态通过触发器的数量来反应，Mealy机具有较少的状态，为此具有较少的触发器。</p></li>
</ol>
<p>47、调研水平微指令和垂直微指令的特点。</p>
<ul>
<li><p>水平型微指令：一次能定义并执行多个并行操作微命令的微指令。并行操作能力强，效率高，灵活性强，而且执行一条指令的时间短，并且解释指令的微程序，有微指令字较长而微程序短的特点，但是用户难以掌握。水平型微指令的大多数微命令一般可直接控制对象故执行每条微指令的时间短。并且它要经过译码后控制对象影响每条微指令的执行时间。</p></li>
<li><p>垂直型微指令：微指令中设置微操作码字段，采用微操作码编译法，由微操作码规定微指令的功能。并行操作能力弱，效率低，灵活性较弱，而且执行一条指令的时间较长，并且解释指令的微程序，有微指令字较短而微程序长的特点，对于用户来说比较容易掌握。垂直型微指令的结构类似于一般机器指令的结构由微操作码译码确定微指令的功能。垂直型微指令字长较短实现一条机器指令的微程序要比水平型微指令编写的微程序长得多它是用较长的微程序结构来换取较短的微指令结构。</p></li>
</ul>
<h1 id="处理器设计-流水线">处理器设计-流水线</h1>
<h2 id="流水线技术原理">流水线技术原理</h2>
<p>48、假设某产品的生产需要4道工序，该产品生产车间以前只有1个工人，1套生产该产品的机器。该工人工作8小时，可以生产120件（即每4分钟生产1件）。要将该产品日产量提高到480件，如何能实现目标？</p>
<p>两种解决方案：方案一：增加3名工人、3套设备。方案二：产品生产采用流水线方式，分为4道工序；增加3名工人，每人负责一道工序。</p>
<p>两种方案的工作过程对比：两种方案中，单件产品的生产时间均不变。但在稳定情况下，方案一：每4分钟，4件产品同时进入流水线，4件成品同时离开流水线，需要增加3套设备。方案二：每分钟，1件产品进入流水线，1件成品离开流水线，不需要增加任何设备。</p>
<p>方案二的主要特点：每件产品还是要经过4道工序处理，单件产品的加工时间并没有改变，但它将不同产品的不同步骤重叠在一起，使得每件产品的产出时间从表面上看是从原来的4分钟缩减到1分钟，提高了产品的产出率。</p>
<h2 id="流水线的分类">流水线的分类</h2>
<h2 id="cpu的五级流水线实现">CPU的五级流水线实现</h2>
<p>49、单周期和流水线的关系？</p>
<p>流水线是单周期的升华。具体表现在：单周期的各个主要部件在流水线中仍然得以使用，并且流水线需要采用与单周期相同的哈佛架构；当流水线的拆分合理时，可以达到同时各个部件的同时充分利用，这一点是单周期所做不到的。</p>
<p>50、RISC-V五级流水处理器为何没有PC写入信号？</p>
<p>没有发生阻塞时，每一个周期PC都需要更新，故不需要写入信号。当发生阻塞时，可以使向PC写入的数据保持不变。</p>
<p>51、如何让BEQ指令在第三和第五个周期内完成？</p>
<p>在EX段增加一个专用比较器进行分支成功的判断即可将BEQ指令在第三个周期内完成。</p>
<p>在第五个周期完成的话，需要考虑分支失败但是访存指令已经执行的情况，此时可以立刻执行一条恢复性质的指令。</p>
<p>52、流水线中实现一个周期访存（取指，取数）的前提条件是什么？</p>
<p>使用块式存储器存储，并且不使用二次存储器寻址方式。</p>
<p>53、流水线执行第一条指令时，IF在取指，其他段在做什么？</p>
<p>什么都没做。</p>
<p>54、各流水段的控制信号何时生成与释放？</p>
<p>控制信号都在上一个时钟周期执行完毕后生成，当前时钟周期执行后释放。</p>
<p>55、寻址方式如何实现的？哪些寻址方式适合流水线？</p>
<p>寻址方式通过硬件电路直接实现。</p>
<p>隐含寻址、立即寻址、直接寻址、寄存器寻址、偏移寻址适合流水线。</p>
<p>56、如果R-type指令也可访存，则应如何设计流水线？</p>
<p>需要在MEM段后面或内部再加一个ALU。</p>
<p>57、MIPS能否采用“取指、译码、执行”三段流水线？</p>
<p>可以。单周期都可以，理论上更多段流水都可以。</p>
<p>58、为何单周期、多周期的控制信号不需要buffer，而流水线的控制信号需要buffer？</p>
<p>单周期与多周期同时执行的都是同一条指令，控制需要立刻发生；流水线同时执行多条指令，控制信号组要等到特定指令到达特定段再执行，若无buffer，立刻操作的是其他指令，与设计不符。</p>
<p>59、为何MIPS只有I-type指令访存/RISC-V的I类S类？</p>
<p>MIPS把store指令设计为I-type，而RISC-V把store类指令设计为S-type。这样MIPS的store指令的第一个寄存器作为了源，与其他I-type指令不统一；RISC-Vstore指令相当于空开了第一个寄存器，使得第一个寄存器仅用于目的，对硬件更友好。</p>
<p>60、为何RISC-V只有Load/store指令访存？</p>
<p>因为RISC-V是简单指令集，没用那么多功能复杂的指令。</p>
<p>61、流水线控制器的实现方式。</p>
<p>全组合式实现。</p>
<h2 id="流水线的性能分析">流水线的性能分析</h2>
<p>62、如何提前知道分支是否成功？</p>
<p>根据该指令历史的分支情况进行预测。</p>
<p>63、预测成功和预测失败应该采取什么策略？</p>
<p>预测成功时，应该记录下这次的成功经验，便于下次预测；预测失败时，需要立即停止流水线中的指令，重新回到正确的分支处运行，并且记录下这次的失败经验，便于下次预测。</p>
<p>64、如何使得IPC&gt;1?</p>
<p>采用特别的技术，比如超标量、超流水、超长指令字，总之就是在一个时钟周期内流出多条指令。</p>
<p>65、假设部件延迟MEM=2ns， R-Type ALU=2ns，Reg=1ns，其他部件没有延时。某程序编译生成100条指令，其中LW 20%，SW20%，R-Type ALU 40%，BEQ 20%。采用MIPS/RISC-V的5级流水线，并假设LW互锁和分支延迟如下，其他无开销：有一半的LW执行后为R-Type ALU，因此需要互锁1个周期；分支延迟为1个周期，采用等待策略。求这段代码在单周期、多周期、流水线三种方式的性能对比。</p>
<p>单周期： <span class="math display">\[
(2+1+2+2+1)*100=800ns.
\]</span> 多周期： <span class="math display">\[
(20*5+20*4+20*4+20*3)*2=800ns.
\]</span> 流水线： <span class="math display">\[
10+99*2+(10+20)*2=268ns.
\]</span> 单周期与多周期性能相同，流水线加速比为<span class="math inline">\(\frac{800}{268}=2.99\)</span>。</p>
<p>66、COD RISC-V 4.16 In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies:</p>
<table>
<thead>
<tr class="header">
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>250ps</td>
<td>350ps</td>
<td>150ps</td>
<td>300ps</td>
<td>200ps</td>
</tr>
</tbody>
</table>
<p>Also, assume that instructions executed by the processor are broken down as follows:</p>
<table>
<thead>
<tr class="header">
<th>ALU/Logic</th>
<th>Jump/Branch</th>
<th>Load</th>
<th>Store</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>45%</td>
<td>20%</td>
<td>20%</td>
<td>15%</td>
</tr>
</tbody>
</table>
<p>4.16.1 What is the clock cycle time in a pipelined and non-pipelined processor?</p>
<p>Pipelined:<code>350ps</code>.</p>
<p>Non-pipelined:<code>250+350+150+300+200=1250ps</code>.</p>
<p>4.16.2 What is the total latency of an ld instruction in a pipelined and non-pipelined processor?</p>
<p>Pipelined:<code>350*5=1750ps</code>.</p>
<p>Non-pipelined:<code>1250ps</code>.</p>
<p>4.16.3 If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?</p>
<p>ID, <code>300ps</code>.</p>
<p>4.16.4 Assuming there are no stalls or hazards, what is the utilization of the data memory?</p>
<p><code>20%+15%=35%</code>.</p>
<p>4.16.5 Assuming there are no stalls or hazards, what is the utilization of the write-register port of the “Registers” unit?</p>
<p><code>45%+20%=65%</code>.</p>
<p>67、COD RISC-V 4.23 If we change load/store instructions to use a register (without an offset) as the address, these instructions no longer need to use the ALU. (See Exercise 4.15.) As a result, the MEM and EX stages can be overlapped and the pipeline has only four stages.</p>
<p>4.23.1 How will the reduction in pipeline depth affect the cycle time?</p>
<p>Th e clock period won’t change because we aren’t making any changes to the slowest stage.</p>
<p>4.23.2 How might this change improve the performance of the pipeline?</p>
<p>Moving the MEM stage in parallel with the EX stage will eliminate the need for a cycle between loads and operations that use the result of the loads. This can potentially reduce the number of stalls in a program.</p>
<p>4.23.3 How might this change degrade the performance of the pipeline?</p>
<p>Removing the offset from <code>ld</code> and <code>sd</code> may increase the total number of instructions because some <code>ld</code> and <code>sd</code> instructions will need to be replaced with a <code>addi</code>/<code>ld</code> or <code>addi</code>/<code>sd</code> pair.</p>
<p>68、理想流水线加速比=？IPC=？</p>
<p>加速比与流水级数相同，IPC=1。</p>
<p>69、影响流水线性能发挥的因素有哪些，可以采用哪些手段减小这些因素的影响？</p>
<ul>
<li>多个任务在同一时间周期内争用同一个流水段：合理设计。</li>
<li>数据依赖：做好几种相关的处理。</li>
<li>条件转移的影响 ：做好分支预测。</li>
</ul>
<p>70、典型的流水线的多发射技术有哪些？</p>
<ul>
<li>集中式与分布式</li>
<li>数据捕捉与非数据捕捉</li>
<li>压缩与非压缩</li>
</ul>
<h2 id="流水线的依赖及其处理">流水线的“依赖”及其处理</h2>
<p>71、访存相关和寄存器相关的例子？</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">sw a0,0(a1);</span><br><span class="line">lw a2,0(a1);</span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">add a0,a0,a1;</span><br><span class="line">add a0,a0,a1;</span><br></pre></td></tr></table></figure>
<p>72、流水线何时会产生WAW和WAR相关？</p>
<p>普通运算指令提前写回可能产生WAW相关。</p>
<p>ALU指令访存且访存需要多个周期时可能产生WAR相关。</p>
<p>73、画出下边指令序列中的定向路径：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">SUB x1,x5, x4 </span><br><span class="line">ADD x1, x1, x4 </span><br><span class="line">BEQ x1, x4, Offset</span><br><span class="line">LW x1, 45(x3)</span><br><span class="line">ADD x1, x1, x4</span><br><span class="line">SW x1, 5(x3)</span><br></pre></td></tr></table></figure>
<blockquote>
<p>SUB-&gt;ADD: EX/MEM.ALUOUT-&gt;ID/EX.A</p>
<p>ADD-&gt;BEQ: EX/MEM.ALUOUT-&gt;ID/EX.A</p>
<p>LW-&gt;ADD: MEM/WB.MDR-&gt;ID/EX.A</p>
<p>ADD-&gt;SW: EX/MEM.ALUOUT-&gt;ID/EX.B</p>
</blockquote>
<p>74、Stall原因与判断规则？如何实现stall？</p>
<p>原因：当前段的指令不需要执行而被执行，需要立刻阻止。</p>
<p>判断规则：分支失败或Load后接ALU指令。</p>
<p>实现：给段间寄存器和PC加写使能。</p>
<p>75、哪些情形可能造成流水线stall，有哪些解决方案？</p>
<p>分支失败或Load后接ALU指令，可以采取等待或者分支预测技术。</p>
<p>76、指令流水线中在哪个阶段会产生什么相关？</p>
<p>ID：结构相关。</p>
<p>EX：控制相关、数据相关。</p>
<p>MEM：数据相关。</p>
<p>WB：数据相关。</p>
<h1 id="深度与浮点流水线举例-mips-r4000">深度与浮点流水线举例-MIPS R4000</h1>
<h2 id="mips-r4000的整型流水线深度流水线">MIPS R4000的整型流水线（深度流水线）</h2>
<h2 id="mips-r4000的浮点流水线">MIPS R4000的浮点流水线</h2>
<p>“The more we study, the more we discover our ignorance."by Percy Bysshe Shelley.</p>
<h1 id="中断与异常">中断与异常</h1>
<h2 id="中断的基本概念">中断的基本概念</h2>
<p>77、唐朔飞 8.23 在中断处理过程中，“保护现场”需要完成哪些任务？如何实现？</p>
<p>中断处理过程中“保护现场”要完成保存程序的断点和通用寄存器及状态寄存器的内容，具体来说，可在中断服务程序的起始部分安排若干条指令，将寄存器的内容存到存储器中保存或用进栈指令将各存储器的内容推入堆栈保存，即进程序中断时间的“现场”保护起来。</p>
<p>78、唐朔飞 8.24 现有 A、B、C、D 4个中断源，其优先级由高到底按<span class="math inline">\(A\to B\to C\to D\)</span>顺序排列。若中断服务程序的执行时间为<span class="math inline">\(20\mu s\)</span>，根据下图所示的中断源请求中断的时刻，画出CPU执行程序的轨迹。</p>
<p><img src="https://img-blog.csdnimg.cn/20200702152943506.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Njc2NjcwMw==,size_16,color_FFFFFF,t_70" /></p>
<p>79、中断周期要完成哪些微操作？</p>
<p>请求中断→响应中断→关闭中断→保留断点→中断源识别→保护现场→中断服务子程序→恢复现场→中断返回。</p>
<p>80、比较中断、异常、过程调用，请求时间、响应时间，断点与现场，返回点，同步异步，中断周期、系统状态？</p>
<p>中断：中断是指计算机运行过程中，出现某些意外情况需主机干预时，机器能自动停止正在运行的程序并转入处理新情况的程序，处理完毕后又返回原被暂停的程序继续运行。</p>
<p>异常：异常指的是在程序运行过程中发生的异常事件，通常是由外部问题（如硬件错误、输入错误）所导致的。在Java等面向对象的编程语言中异常属于对象。</p>
<p>过程调用：一个过程调用包括将数据（以参数和返回值的形式）与控制从代码的一部分传递到另一部分。除此之外，在进入时为过程的局部变量分配空间，在退出的时候释放这些空间。数据传递、局部变量的分配和释放通过操纵程序栈来实现。栈作为一种能够实现先进后出、后进先出的数据结构，非常适合用于实现函数调用以及返回的机制。</p>
<p>请求时间：客户发出请求到得到响应的整个过程的时间响应时间。</p>
<p>响应时间：系统对请求作出响应的时间。</p>
<p>断点：中断或异常发生的位置。</p>
<p>现场：中断或异常发生时处理器中各个寄存器的值。</p>
<p>返回点：中断或异常处理程序运行后返回到原程序的位置。</p>
<p>同步：调用一旦开始，调用者必须等到方法调用返回后，才能继续后续的行为。</p>
<p>异步：调用更像一个消息传递，一旦开始，方法调用就会立即返回，调用者就可以继续后续的操作。而，异步方法通常会在另外一个线程中，“真实”地执行着。整个过程，不会阻碍调用者的工作。</p>
<p>中断周期：当CPU采用中断方式实现主机与I/O交换信息时，CPU在每条指令执行阶段结束前， 都要发中断查询信号，以检测是否有某个I/O提出中断请求。如果有请求，CPU则要进入中断响应阶段，又称中断周期。在这阶段， CPU必须将程序断点保存到存储器中。</p>
<p>系统状态：操作系统的管理程序运行时的状态，它具有较高的特权级别。</p>
<p>81、异常与中断同时发生，优先级？</p>
<p>异常优先级高。</p>
<p>82、多周期状态机中，出现溢出的指令是否将错误结果写回？</p>
<p>否。</p>
<p>83、多周期中状态机中，如何响应中断？</p>
<p>使用独立的状态进行响应。</p>
<h2 id="中断要解决的若干问题">中断要解决的若干问题</h2>
<p>84、各中断源如何向 CPU 提出请求？</p>
<p>使用中断请求标记INTR。一个请求源对应一个INTR中断请求标记触发器，多个INTR组成中断请求标记寄存器。</p>
<p>85、各中断源同时提出请求怎么办？</p>
<p>软件实现（程序查询）；硬件实现（排队器）。</p>
<p>86、CPU什么条件、什么时间、以什么方式响应中断？</p>
<ol type="1">
<li>响应中断的条件：CPU允许中断触发器 EINT = 1。</li>
<li>响应中断的时间：指令执行周期结束时刻由CPU 发查询信号。</li>
<li>响应中断的方式：中断周期完成的主要操作，通过中断隐指令（保护程序断点、寻找服务程序入口地址、硬件关中断）完成。</li>
</ol>
<p>87、如何恢复现场，如何返回？</p>
<p>由中断服务程序ISR完成。</p>
<p>88、如何寻找入口地址？</p>
<p>硬件向量法、软件查询法。</p>
<p>89、处理中断的过程中又出现新的中断怎么办？</p>
<ol type="1">
<li>提前设置开中断。</li>
<li>优先级别高的中断源有权中断优先级别低的中断源。</li>
</ol>
<p>90、多重中断的优先级如何设定？</p>
<p>屏蔽触发器的作用——动态优先级设定。</p>
<p>91、为何不改变响应优先级？</p>
<p>响应优先级是根据硬件排队器确定的，采用屏蔽触发器只能改变处理优先级。</p>
<p>92、结合屏蔽字设置的响应和处理流程，分析红色圈中的“锯齿”是从何来的？</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh83-0.png" /></p>
<p>响应优先级与处理优先级不同。A结束以后，先响应B，再响应C，最后响应D，但是需要先处理D。锯齿段是对响应操作的执行。</p>
<h2 id="risc-v流水线中断实现">RISC-V流水线中断实现</h2>
<p>93、根据RISC-V与MIPS的多周期数据通路区别考虑异常处理方式？</p>
<p>RISC-V：保存导致异常（或被中断）的指令的PC值、保存问题的表征、跳转到处理程序；</p>
<p>MIPS：断点保存、异常识别、跳转异常服务程序（PC）。</p>
<p>94、COD RISC-V 4.22 Consider the fragment of RISC-V assembly below:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">sd x29, 12(x16)</span><br><span class="line">ld x29, 8(x16)</span><br><span class="line">sub x17, x15, x14</span><br><span class="line">beqz x17, label</span><br><span class="line">add x15, x11, x14</span><br><span class="line">sub x15, x30, x14</span><br></pre></td></tr></table></figure>
<p>Suppose we modify the pipeline so that it has only one memory (that handles both instructions and data). In this case, there will be a structural hazard every time a program needs to fetch an instruction during the same cycle in which another instruction accesses data.</p>
<p>4.22.1 Draw a pipeline diagram to show where the code above will stall.</p>
<p>Stalls are marked with **:</p>
<blockquote>
<p><code>sd x29, 12(x16)       IF ID EX ME WB</code></p>
<p><code>ld x29, 8(x16)           IF ID EX ME WB</code></p>
<p><code>sub x17, x15, x14           IF ID EX ME WB</code></p>
<p><code>bez x17, label                     ** ** IF ID EX ME WB</code></p>
<p><code>add x15, x11, x14                        IF ID EX ME WB</code></p>
<p><code>sub x15,x30,x14                             IF ID EX ME WB</code></p>
</blockquote>
<p>4.22.2 In general, is it possible to reduce the number of stalls/ NOP s resulting from this structural hazard by reordering code?</p>
<p>Reordering code won’t help. Every instruction must be fetched; thus, every data access causes a stall. Reordering code will just change the pair of instructions that are in conflict.</p>
<p>4.22.3 Must this structural hazard be handled in hardware? We have seen that data hazards can be eliminated by adding NOP s to the code. Can you do the same with this structural hazard? If so, explain how. If not, explain why not.</p>
<p>You can’t solve this structural hazard with NOPs, because even the NOPs must be fetched from instruction memory.</p>
<p>4.22.4 Approximately how many stalls would you expect this structural hazard to generate in a typical program? (Use the instruction mix from Exercise 4.8.)</p>
<p><code>25%+11%=36%</code>. Every data access will cause a stall.</p>
<p>95、 COD RISC-V 4.25 Consider the following loop.</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">LOOP: </span><br><span class="line">ld x10, 0(x13)</span><br><span class="line">ld x11, 8(x13)</span><br><span class="line">add x12, x10, x11</span><br><span class="line">subi x13, x13, 16</span><br><span class="line">bnez x12, LOOP</span><br></pre></td></tr></table></figure>
<p>Assume that perfect branch prediction is used (no stalls due to control hazards), that there are no delay slots, that the pipeline has full forwarding support, and that branches are resolved in the EX (as opposed to the ID) stage.</p>
<p>4.25.1 Show a pipeline execution diagram for the first two iterations of this loop.</p>
<p>4.25.2 Mark pipeline stages that do not perform useful work. How often while the pipeline is full do we have a cycle in which all five pipeline stages are doing useful work? (Begin with the cycle during which the subi is in the IF stage. End with the cycle during which the bnez is in the IF stage.)</p>
<p>… indicates a stall. ! indicates a stage that does not do useful work.</p>
<blockquote>
<p><code>ld x10, 0(x13)        IF ID EX ME | WB</code></p>
<p><code>ld x11, 8(x13)           IF ID EX | ME WB</code></p>
<p><code>add x12, x10, x11       IF ID | .. EX ME! WB</code></p>
<p><code>subi x13, x13, 16          IF | .. ID EX ME! WB</code></p>
<p><code>bnez x12, LOOP                 | .. IF ID EX ME! WB</code></p>
<p><code>ld x10, 0(x13)                            IF ID EX ME WB</code></p>
<p><code>ld x11, 8(x13)                               IF ID EX ME WB</code></p>
<p><code>add x12, x10, x11                           IF ID .. EX | ME! WB</code></p>
<p><code>subi x13, x13, 16                              IF .. ID | EX ME WB</code></p>
<p><code>bnez x12, LOOP                                           IF | ID EX ME! WB!</code></p>
<p><code>Completely busy               |  N  N  N  N  N  N  N  N |</code></p>
</blockquote>
<p>96、指令顺序执行，中断“精确”；指令流水执行，中断“精确”或“非精确”可选精确中断，为何提交点是M段？</p>
<p>前一条指令已执行完成，后续指令被flush，保证没有指令完成写回。</p>
<p>97、EPC和cause应该在哪个段？异常检测电路？</p>
<p>都在WB段。</p>
<p>98、MIPS算术溢出应该在哪个周期？</p>
<p>EX。</p>
<p>99、MIPS异常返回指令eret如何实现？</p>
<p>eret指令会原子性地把中断响应打开（置SR（EXL）），并把状态级由kernel转到user级，并返回原地址继续执行。</p>
<p>100、（分支）延迟槽中的指令发生异常，EPC = ？</p>
<p>应该保存为分支正确后的地址。</p>
<p>101、假设如下指令序列采用多周期执行方式和流水线非精确方式，在第几个周期检测出异常？（LW互锁=1）<code>80000184 SW $27, 1004</code>指令何时取指？</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">LOOP: </span><br><span class="line">LW $1, 40($10) ；取$1</span><br><span class="line">ADD $2,$3,$1 ；加法</span><br><span class="line">SW $2, 40($10) ；存</span><br><span class="line">SUB $9,$9,$11；迭代器</span><br><span class="line">XXX $5,$7；异常-未定义指令（ID段检测）</span><br><span class="line">BNE LOOP,$9,$0；分支指令    </span><br></pre></td></tr></table></figure>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">异常指令： </span><br><span class="line">80000180 SW $26,1000（$0）</span><br><span class="line">80000184 SW $27, 1004（$0）</span><br></pre></td></tr></table></figure>
<p>多周期：5+4+4+4+2=19；19+3+4=26。</p>
<p>流水线：1+1+1+1+1+1+1=7；7+3+2=12.</p>
<p>"Study the past if you would define the future." by Confucius.</p>
<h1 id="存储系统">存储系统</h1>
<h2 id="存储器概述">存储器概述</h2>
<p>102、调研新型存储器的典型特征，如原理、密度、易失性、速度、容量等。</p>
<p><a target="_blank" rel="noopener" href="https://www.dramx.com/Knowledge/Post/5/19278.html">【存储器】这篇文章，把新型存储说清楚了</a></p>
<h2 id="主存储器">主存储器</h2>
<p>103、设CPU有16根地址线、8根数据线，并用<code>MREQ</code>作为访存控制信号（低电平有效），用WR作为读/写控制信号（高电平为读，低电平为写）。现有下列存储芯片：1K×4位RAM、4K×8位RAM、8K×8位RAM、2K×8位ROM、4K×8位ROM、8K×8位ROM及74138译码器和各种门电路。画出CPU与存储器的连接图，要求如下：<br />
1）主存地址空间分配为：6000H ~ 67FFH为系统程序区；6800H ~ 6BFFH为用户程序区； 2）合理选用上述存储芯片，说明各选几片； 3）详细画出存储芯片的片选逻辑图。</p>
<p>第一步，确定所要求的主存空间各区域容量。</p>
<p>第二步，根据容量和用途，选片：系统区：1片2K×8位的ROM；用户区：2片1K×4位的RAM。</p>
<p>第三步，分配CPU地址线。CPU的低11位地址线<span class="math inline">\(A_{10}- A_0\)</span> 与2K × 8位ROM的地址线相连；低10位地址线<span class="math inline">\(A_9- A_0\)</span> 与2片1K × 4位RAM的地址线相连。剩下的高位地址线与访存控制信号一起产生存储芯片的片选信号。</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh100-1.png" /></p>
<p>第四步，片选信号的形成。根据74138译码逻辑关系，必须保证控制端<span class="math inline">\(G_1\)</span>为高电平，<span class="math inline">\(G_{2A}\)</span> 和<span class="math inline">\(G_{2B}\)</span> 为低电平，译码器才能正常工作。<span class="math inline">\(A_{15}\)</span>始终为低、<span class="math inline">\(A_{14}\)</span>始终为高，分别接<span class="math inline">\(G_{2A}\)</span>和<span class="math inline">\(G_1\)</span> ；而<code>MREQ</code>低电平有效，接<span class="math inline">\(G_{2B}\)</span>剩下<span class="math inline">\(A_{13}\)</span> 、<span class="math inline">\(A_{12}\)</span> 、<span class="math inline">\(A_{11}\)</span> ，分别接译码器的输入端C、B、A译码结果为4（<span class="math inline">\(Y_4\)</span>有效），选中ROM；译码结果为5（<span class="math inline">\(Y_5\)</span>有效），与<span class="math inline">\(A_{10}\)</span> 一起通过与门，都为低电平有效时，选中2片RAM。</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh100-0.png" /></p>
<p>104、设CPU有16根地址线、8根数据线，并用MREQ作为访存控制信号（低电平有效），用WR作为读/写控制信号（高电平为读，低电平为写）。现有下列存储芯片：1K×4位RAM、4K×8位RAM、8K×8位RAM、2K×8位ROM、4K×8位ROM、8K×8位ROM及74138译码器和各种门电路。画出CPU与存储器的连接图。要求主存的地址空间：最小8K地址为系统程序区，与其相邻的16K地址为用户程序区，最大的4K地址空间为系统程序工作区。详细画出存储芯片的片选逻辑并指出存储芯片的种类及片数。</p>
<p>第一步，根据题目的地址范围写出对应的二进制地址码。</p>
<p>第二步，根据容量及作用，选片。系统程序区：1片8K×8位ROM；用户程序区：2片8K×8位RAM；系统程序工作区：1片4K×8位RAM。</p>
<p>第三步，分配地址线。<span class="math inline">\(A_{12}\textasciitilde A_0\)</span>，与1片8K×8位ROM和2片8K×8位RAM的地址线相连；<span class="math inline">\(A_{11}\textasciitilde A_0\)</span> ，与1片4K×8位RAM的地址线相连。</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh101-0.png" /></p>
<p>第四步，形成片选信号。<span class="math inline">\(G_1\)</span>接+5V，<span class="math inline">\(G_{2A}\)</span>和<span class="math inline">\(G_{2B}\)</span>接<code>MREQ</code>，保证译码器正常工作；<span class="math inline">\(A_{15}A_{14}A_{ 13}\)</span>分别接译码输入端C、B、A，其译码输出<span class="math inline">\(Y_0\)</span> 、<span class="math inline">\(Y_1\)</span> 、<span class="math inline">\(Y_2\)</span> 、<span class="math inline">\(Y _7\)</span> 分别作为三类存储芯片的片选信号最大4K地址的片选，需要结合<span class="math inline">\(Y_7\)</span> 和<span class="math inline">\(A_{12}\)</span>。</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh101-1.png" /></p>
<p>105、 在一个具有4个存储体的低位多体交叉存储器中，如果处理器的访存地址为以下十进制值。求该存储器比单体存储器的平均访问速率提高到多少（忽略初启时的延迟）？</p>
<p>（1）0001、0002、0003、…、0100</p>
<p>（2）0002、0004、0006、…、0200</p>
<p>（3）0003、0006、0009、…、0300</p>
<p>（1）：4倍；（2）：2倍；（3）：4倍。</p>
<p>106、 设存储器容量为32字，字长64位，模块数m=4，分别用多体高位交叉即顺序方式和多体低位交叉方式进行组织。存储周期T=200ns，数据总线宽度为64位，总线传送周期t=50ns。若连续读出4个字，问顺序存储器和交叉存储器的带宽各是多少?</p>
<p>顺序存储器和交叉存储器连续读出m=4个字的信息总量都是：<code>q=64b×4=256b</code>。</p>
<p>顺序存储器和交叉存储器连续读出4个字所需的时间分别是： <span class="math display">\[
t_1=4*200ns=8\times10^{-7}s.
\]</span></p>
<p><span class="math display">\[
t_2=T+(m-1)t=200ns+3*50ns=3.5\times10^{-7}s.
\]</span></p>
<p>顺序存储器和交叉存储器的带宽分别是： <span class="math display">\[
W_1 =\frac q{t_1} =256b÷(8×10^{ -7} )s=320Mb/s.
\]</span></p>
<p><span class="math display">\[
W_1 =\frac q{t_1} =256b÷(3.5×10 ^{-7} )s=730Mb/s.
\]</span></p>
<p>107、具有1位纠错能力的编码系统最小码距是多少？</p>
<p><code>2*1+1=3</code>。</p>
<p>108、单纠错海明码码距是多少？</p>
<p><code>2*1+1=3</code>。</p>
<p>109、</p>
<p>（1）有一个4位数为<span class="math inline">\(D_1D_2D_3D_4\)</span>，需要3位校验码<span class="math inline">\(P_1P_2P_3\)</span>，由此生成一个海明码。 <span class="math display">\[
D_4D_3D_2P_3D_1P_2P_1.
\]</span> （2）有一字节的信息需生成海明码。 <span class="math display">\[
D_8D_7D_6D_5P_4D_4D_3D_2P_3D_1P_2P_1.
\]</span> 110、<span class="math inline">\((n+k, n)\)</span>CRC码码距是多少？</p>
<p>根据纠错原理，间隔超过k的错误才可能被发现，那么每连续k位最多有一个错误，再根据码距与纠错位数的关系可知： <span class="math display">\[
2\lfloor\frac{n+k}{k}\rfloor+1.
\]</span> <a target="_blank" rel="noopener" href="https://math.stackexchange.com/questions/1411103/hamming-distance-of-a-crc">或许有用</a></p>
<p>111、比较海明码与CRC码的容错能力。</p>
<ul>
<li>CRC is conceived as the remainder of a polynomial division. It is efficient for detecting errors, when the calculated remainder does not match. Depending on the CRC size, it can detect bursts of errors (10 bits zeroed, for example), which is great for checking communications.</li>
</ul>
<p>The “FCS” term is used sometimes for some transformed version of the CRC (Ethernet for example) : The purpose is to apply the CRC algorithm to both the data and its FCS to cancel the remainder value and get a constant (just like even parity is ensuring an even number of “1” bits, including the parity bit).</p>
<ul>
<li>Hamming codes are both detection and correction codes. Adding the Hamming code bits, you ensure some distance (as the number of differing bits) between valid codes. For example, with 3 bits distance, you can correct any 1 bit error <strong>OR</strong> detect any 2 bit error.</li>
</ul>
<p>Reduced to a single check bit, Hamming codes and CRC are identical (x+1 polynomial) to parity.</p>
<p>112、有效信息为1010，生成多项式G(x)=1011，将其编成CRC码。</p>
<p>数据位数n=4，校验位数k=G(x)位数-1=3。 <span class="math display">\[
M(x)=x^3+x=1010.
\]</span></p>
<p><span class="math display">\[
M(x)\cdot x^k=x^6+x^4=1010000.
\]</span></p>
<p><span class="math display">\[
\frac{M(x)\cdot x^k}{G(x)}=\frac{1010000}{1011}=1110+\frac{011}{1011}.
\]</span></p>
<p><span class="math display">\[
M(x)+R(x)=1010000+011=1010011.
\]</span></p>
<h2 id="高速缓冲存储器cache">高速缓冲存储器Cache</h2>
<p>113、假设CPU执行某段程序时，共访问Cache命中2000次，访问主存50次。已知Cache存取周期为50ns，主存存取周期为200ns。求Cache-主存系统的命中率、效率和平均访问时间。</p>
<p>命中率： <span class="math display">\[
h=\frac{2000}{2000+50}=0.97.
\]</span> 平均访问时间： <span class="math display">\[
t_a=ht_c+(1-h)t_m=50ns*0.97+200ns*0.03=54.5ns.
\]</span> 效率： <span class="math display">\[
e=\frac{t_c}{t_a}=91.7\%.
\]</span> 114、假设主存容量为512KB，Cache容量为4KB，每个块为16个字，每个字32位。</p>
<p>1）Cache地址多少位？可以容纳多少块？</p>
<p>Cache容量<span class="math inline">\(4KB = 2^{12} B\)</span>，地址为12位。块数m = 4KB / (16×4B) = 64块。</p>
<p>2）主存地址多少位？可以容纳多少块？</p>
<p>主存容量<span class="math inline">\(512KB = 2^{19}B\)</span>，地址为19位。块数 n = 512KB / (16×4B) = 8192块。</p>
<p>3）在直接映射方式下，主存的第几块映射到Cache的第5块（设起始字块为第1块）？</p>
<p>主存第<span class="math inline">\(5\)</span>、<span class="math inline">\(2^6 +5\)</span>、<span class="math inline">\(2*2^6 +5\)</span>、…、<span class="math inline">\(2^{13}*2^6+5\)</span>块映射到Cache第5块。</p>
<p>4）画出直接映射方式下主存地址字段中各段的位数。</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh113-0.png" /></p>
<p>115、设cache有1、2、3、4共4个块，a、b、c、d等为主存中的块，访问顺序一次如下：a、b、c、d、b、b、c、c、d、d、a ，下次若要再访问e块。问，采用LFU和LRU算法替换结果是不是相同？</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh114-0.png" /></p>
<p>116、Cache写策略各自在什么场景下有优势？</p>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/348004729">缓存的使用姿势（一）：如何选择缓存的读写策略？</a></p>
<p>117、COD RISC-V 5.5 For a direct-mapped cache design with a 64-bit address, the following bits of the address are used to access the cache.</p>
<table>
<thead>
<tr class="header">
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>63-10</td>
<td>9-5</td>
<td>4-0</td>
</tr>
</tbody>
</table>
<p>5.5.1 What is the cache block size (in words)?</p>
<p>Each cache block consists of four 8-byte words. The total offset is 5 bits. Three of those 5 bits is the word offset (the offset into an 8-byte word). The remaining two bits are the block offset. Two bits allows us to enumerate 2^2 = 4 words.</p>
<p>5.5.2 How many blocks does the cache have?</p>
<p>There are five index bits. Th is tells us there are 2^5 = 32 lines in the cache.</p>
<p>5.5.3 What is the ratio between total bits required for such a cache implementation over the data storage bits? Beginning from power on, the following byte-addressed cache references are recorded.</p>
<p>The ratio is 1.21. The cache stores a total of 32 lines * 4 words/block * 8 bytes/word = 1024 bytes = 8192 bits. In addition to the data, each line contains 54 tag bits and 1 valid bit. Thus, the total bits required = 8192 + 54 * 32 + 1 * 32 = 9952 bits.</p>
<p>Address:</p>
<table>
<thead>
<tr class="header">
<th>Hex</th>
<th>00</th>
<th>04</th>
<th>10</th>
<th>84</th>
<th>E8</th>
<th>A0</th>
<th>400</th>
<th>1E</th>
<th>8C</th>
<th>C1C</th>
<th>B4</th>
<th>884</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>Dec</td>
<td>0</td>
<td>4</td>
<td>16</td>
<td>132</td>
<td>232</td>
<td>160</td>
<td>1024</td>
<td>30</td>
<td>140</td>
<td>3100</td>
<td>180</td>
<td>2180</td>
</tr>
</tbody>
</table>
<p>5.5.4 For each reference, list (1) its tag, index, and offset, (2) whether it is a hit or a miss, and (3) which bytes were replaced (if any).</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh117-0.png" /></p>
<p>5.5.5 What is the hit ratio?</p>
<p>4/12 = 33%.</p>
<p>5.5.6 List the final state of the cache, with each valid entry represented as a record of &lt;index, tag, data&gt;. For example, <code>&lt;0, 3, Mem[0xC00]-Mem[0xC1F]&gt;</code>.</p>
<p><code>&lt;0, 3, Mem[0xC00]-Mem[0xC1F]&gt;</code></p>
<p><code>&lt;4, 2, Mem[0x880]-Mem[0x89f]&gt;</code></p>
<p><code>&lt;5, 0, Mem[0x0A0]-Mem[0x0Bf]&gt;</code></p>
<p><code>&lt;7, 0, Mem[0x0e0]-Mem[0x0ff]&gt;</code></p>
<p>118、 COD RISC-V 5.11 This exercise examines the effect of different cache designs, specifically comparing associative caches to the direct-mapped caches from Section 5.4. For these exercises, refer to the sequence of word address shown below. <span class="math display">\[
    0x03, 0xb4, 0x2b, 0x02, 0xbe, 0x58, 0xbf, 0x0e, 0x1f, 0xb5,
    0xbf, 0xba, 0x2e, 0xce
\]</span> 5.11.1 Sketch the organization of a three-way set associative cache with two-word blocks and a total size of 48 words. Your sketch should have a style similar to Figure 5.18, but clearly show the width of the tag and data fields.</p>
<p>Each line in the cache will have a total of six blocks (two in each of three ways). There will be a total of 48/6 = 8 lines.</p>
<p>5.11.2 Trace the behavior of the cache from Exercise 5.11.1. Assume a true LRU replacement policy. For each reference, identify the binary word address, the tag, the index, the offset, whether the reference is a hit or a miss, and which tags are in each way of the cache after the reference has been handled.</p>
<p>T(x) is the tag at index x.</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-0.png" /></p>
<p>5.11.3 Sketch the organization of a fully associative cache with one-word blocks and a total size of eight words. Your sketch should have a style similar to Figure 5.18, but clearly show the width of the tag and data fields.</p>
<p>Each line in the cache will have a total of 1 block (1 in each of 1 way). There will be a total of 8/1 = 8 lines.</p>
<p>5.11.4 Trace the behavior of the cache from Exercise 5.11.3. Assume a true LRU replacement policy. For each reference, identify the binary word address, the tag, the index, the offset, whether the reference is a hit or a miss, and the contents of the cache after each reference has been handled.</p>
<p>Because this cache is fully associative and has one-word blocks, there is no index and no offset. Consequently, the word address is equivalent to the tag.</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-1.png" /></p>
<p>5.11.5 Sketch the organization of a fully associative cache with two-word blocks and a total size of eight words. Your sketch should have a style similar to Figure 5.18, but clearly show the width of the tag and data fields.</p>
<p>Each line in the cache will have a total of 1 blocks (1 in each of 1 way). There will be a total of 8/2 = 4 lines.</p>
<p>5.11.6 Trace the behavior of the cache from Exercise 5.11.5. Assume an LRU replacement policy. For each reference, identify the binary word address, the tag, the index, the offset, whether the reference is a hit or a miss, and the contents of the cache after each reference has been handled.</p>
<p>Because this cache is fully associative, there is no index. (Contents shown in the order the data were accessed. Order does not imply physical location.)</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-2.png" /></p>
<p>5.11.7 Repeat Exercise 5.11.6 using MRU (most recently used) replacement.</p>
<p>(Contents shown in the order the data were accessed. Order does not imply physical location.)</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-3.png" /></p>
<p>5.11.8 Repeat Exercise 5.11.6 using the optimal replacement policy (i.e., the one that gives the lowest miss rate).</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh118-4.png" /></p>
<h2 id="虚拟存储器">虚拟存储器</h2>
<p>119、缩短指令中地址字段长度有什么好处？</p>
<p>扩大寻址空间，提高编程灵活性。</p>
<p>120、段表和页表哪个占用空间大？</p>
<p>当段和页的数量相同时，段表由于需要存储段长度，会比页表占的空间大。</p>
<p>121、假设主存只允许存放a、b、c三个页面，逻辑上构成a进c出的FIFO队列。某次操作中进程访存的序列是<code>0,1,2,4,2,3,0,2,1,3,2</code>（虚页号）。若分别采用FIFO算法、FIFO+LRU算法，请用列表法分别求两种替换策略情况下主存的命中率。</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh119-0.png" /></p>
<p>"Study the past if you would define the future." by Confucius.</p>
<h1 id="总线系统">总线系统</h1>
<h2 id="总线概述">总线概述</h2>
<p>122、</p>
<p>（1）某总线在一个总线周期中并行传送4个字节数据，假设一个总线周期等于一个总线时钟周期，总线时钟频率为33MHz，总线带宽多少？ <span class="math display">\[
D_r=D*f=4B*33MHz=132MB/s.
\]</span> （2）如果一个总线周期中并行传送64位数据，总线时钟频率升为66MHz，总线带宽多少？ <span class="math display">\[
D_r=D*f=8B*66MHz=528MB/s
\]</span> 123、唐朔飞 3.14 设总线的时钟频率为8MHz，一个总线周期等于一个时钟周期。如果一个总线周期中并行传送16位数据，试问总线的带宽是多少？ <span class="math display">\[
D_r=D*f=2B*8MHz=16MB/s
\]</span></p>
<h2 id="总线结构">总线结构</h2>
<p>124、设数据总线上接有 A、B、C、D 4个寄存器，要求选用合适的74系列芯片，完成下列逻辑设计：</p>
<p>（1）设计一个电路，在同一时间实现<span class="math inline">\(D\to A\)</span>、<span class="math inline">\(D\to B\)</span>和<span class="math inline">\(D\to C\)</span>寄存器间的传送。</p>
<p><img src="https://img-blog.csdnimg.cn/20210321153150236.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2RpdmU2Njg=,size_16,color_FFFFFF,t_70" /></p>
<p>（2）设计一个电路，实现下列操作。<span class="math inline">\(T_0\)</span>时刻完成<span class="math inline">\(D\to\)</span>总线。<span class="math inline">\(T_1\)</span>时刻完成总线<span class="math inline">\(\to A\)</span>。<span class="math inline">\(T_2\)</span>时刻完成<span class="math inline">\(A\to\)</span>总线。<span class="math inline">\(T_3\)</span>时刻完成总线<span class="math inline">\(\to B\)</span>。</p>
<p><img src="https://img-blog.csdnimg.cn/20210321153222444.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2RpdmU2Njg=,size_16,color_FFFFFF,t_70" /></p>
<h2 id="总线仲裁">总线仲裁</h2>
<p>125、唐朔飞 3.4 为什么要设置总线判优控制？常见的集中式总线控制有几种，各有何特点，哪种方式响应时间最快，哪种方式对电路故障最敏感？</p>
<p>总线判优控制解决多个部件同时申请总线时的使用权分配问题；</p>
<p>常见的集中式总线控制有三种：链式查询、计数器定时查询、独立请求；</p>
<p>特点：链式查询方式连线简单，易于扩充，对电路故障最敏感；计数器定时查询方式优先级设置较灵活，对故障不敏感，连线及控制过程较复杂；独立请求方式速度最快，但硬件器件用量大，连线多，成本较高。</p>
<h2 id="总线通信">总线通信</h2>
<p>126、画图说明异步串行传送方式发送十六进制数据95H。要求字符格式为：1位起始位、8位数据位、1位偶校验位、1位终止位。</p>
<p><code>95H = 1001 0101B</code>。 异步串行传送在起始位后传输数据位的最低位，数据位的最高位之后传输校验位，最后终止位。95H的偶校验位为0，波形图如下：</p>
<p><img src="https://gsxgoldenlegendary.github.io/images/Computer_Organization/codh-126-0.png" /></p>
<p>127、在异步串行传输系统中，字符格式为1位起始位、8位数据位、1位奇校验位和1位终止位。假设波特率为1200bps，求相应的比特率。</p>
<p>根据题中的字符格式，有效数据位为8位，而传送一个字符需1+8+1+1=11位。所以，比特率为1200 × ( 8 / 11 ) = 872.72bps。</p>
<p>128、唐朔飞 3.15 在一个32位的总线系统中，总线的时钟频率为66MHz。假设总线最短传输周期为4个时钟周期，试计算总线的最大数据传输率。若想提高数据传输率，可采取什么措施？</p>
<p>最大传输率：<code>32/4*66MHz=528Mbps</code>。</p>
<p>提高总线时钟频率、增大总线宽度或者减少总线传输周期包含的时钟周期个数。</p>
<p>129、唐朔飞 3.8 为什么说半同步通信同时保留了同步通信和异步通信的特点？</p>
<p>半同步通信既能像同步通信那样由统一时钟控制，又能像异步通信那样允许传输时间不一致，因此工作效率介于两者之间。</p>
<p>130、唐朔飞 3.16 在异步串行传送系统中，字符格式为：1个起始位、8个数据位、1个校验位、2个终止位。若要求每秒传送120个字符，试求传送的波特率和比特率。</p>
<p>一帧包含：<code>1+8+1+2=12</code>位，故波特率为：<code>(1+8+1+2)*120=1440bps</code>。比特率为：<code>8*120=960bps</code>。</p>
<p>"Study the past if you would define the future." by Confucius.</p>
<h1 id="io系统">IO系统</h1>
<h2 id="io系统概述">I/O系统概述</h2>
<h2 id="io接口">I/O接口</h2>
<p>130、唐朔飞 5.11 简述I/O接口的功能和基本组成。</p>
<p>（1）地址译码，选取接口寄存器；</p>
<p>（2）接收控制命令，提供工作状态信息；</p>
<p>（3）数据缓冲（速度匹配），格式转换；</p>
<p>（4）控制逻辑，如中断、DMA控制逻辑、设备操作等。</p>
<h2 id="io信息交换方式">I/O信息交换方式</h2>
<p>131、唐朔飞 5.8 某计算机的I/O设备采用异步串行传送方式传送字符信息。字符信息的格式为1位起始位、7位数据位、1位校验位和1位停止位。若要求每秒传送480个字符，那么该设备的数据传送速率为多少？</p>
<p><code>（1+7+1+1）* 480=4800</code>。</p>
<p>132、唐朔飞 5.4 试比较程序查询方式、程序中断方式和DMA方式对CPU工作效率的影响。</p>
<p>（1）程序查询方式是由CPU通过程序不断查询I/O设备是否已经做好准备，从而控制I/O设备与主机交换信息，只要一启动I/O设备，CPU便不断查询I/O设备的准备情况，从而终止了源程序的执行。CPU在反复查询过程中，犹如原地踏步，另一方面，待I/O设备准备就绪的时候，CPU要逐字地从I/O设备取出，经CPU送入主存，此时CPU也不能执行原程序，大大降低了CPU的工作效率。</p>
<p>（2）而程序中断方式是CPU在启动I/O设备后，不再查询设备是否已经准备就绪，转而继续执行自身的程序，只有当I/O设备发出中断请求的时候CPU才响应，这样就极大的提高了CPU的工作效率。</p>
<p>（3）虽然程序中断方式消除了程序查询方式的“踏步”现象，提高了CPU对资源的利用率，但是CPU在响应中断请求后，必须停止现行程序转入中断服务程序中，并且为了完成I/O设备与主存交换信息，还不得不占用CPU内部的一些寄存器，消耗CPU的资源，在DMA方式中，主存与I/O设备之间有一条数据通路，主存在于I/O设备交换信息时，无需调用中断服务程序，也进一步的提高了CPU的资源利用率。</p>
<h2 id="io设备">I/O设备</h2>
<h2 id="辅助存储器">辅助存储器</h2>
<p>133、磁盘存储器有6个盘片，最外两侧盘面不能记录，每面有204条磁道，每条磁道有12个扇段，每个扇段512B，磁盘机以7200rpm的速度旋转，平均寻道时间为8ms。</p>
<p>（1）计算该磁盘存储器的存储容量。</p>
<p>6个盘面有10个记录面，总容量为512B×12×204×10 = 12533760B。</p>
<p>（2）计算该磁盘存储器的平均寻址时间。</p>
<p>磁盘平均寻址时间包括平均寻道时间和平均等待时间。</p>
<p>平均寻道时间为8ms；</p>
<p>平均等待时间与磁盘转速有关，磁盘转一周的平均时间为(1/7200rpm) ×0.5 = 0.0000694 min = 4.167ms</p>
<p>平均寻址时间为8ms + 4.167ms = 12.167ms。</p>
<p>134、唐朔飞 4.38 磁盘组有6片磁盘，最外两片盘面可以记录，存储区内径22cm，外径33cm，道密度40道/cm，内层密度400位/cm，转速3600转/分。</p>
<p>（1）共有多少存储面可用？</p>
<p><code>12</code>。</p>
<p>（2）共有多少柱面？</p>
<p><code>40*(33-22)/2=220</code>。</p>
<p>（3）盘组总存储容量是多少？</p>
<p><code>3.14*22*400*220*12=9118560B</code>。</p>
<p>（4）数据传输率是多少？</p>
<p><code>3600/60*3.14*22*400=345400B/s</code>。</p>
<p>135、唐朔飞 4.44 试从存储容量、存取速度、使用寿命和应用场合方面比较磁盘、磁带和光盘存储器。</p>
<p>磁盘和磁带属于磁表面存储器，特点是存储容量大，位价格低，记录信息永久保存，但存取速度慢，因此在计算机系统中作为辅助大容量存储器使用。</p>
<p>光盘具有存储容量大，耐用、易保存等优点，成为计算机大型软件的传播载体和电子出版社的媒体。</p>
<p>"Study the past if you would define the future." by Confucius.</p>
<h1 id="指令的调度与优化">指令的调度与优化</h1>
<h2 id="基本指令集调度">基本指令集调度</h2>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">Loop:</span><br><span class="line">LD F0,0(R1)			;F0=vector element</span><br><span class="line">ADDD F4,F0,F2 	;add F2</span><br><span class="line">SD 0(R1),F4			;store result</span><br><span class="line">SUBI R1,R1,8		;decrement pointer 8B (DW)</span><br><span class="line">BNEZ R1,Loop	;branch R1!=zero</span><br></pre></td></tr></table></figure>
<p>138、如为定点运算访存指令，采用单周期和多周期两种执行方式，需要多少时钟周期完成每轮循环指令流出？</p>
<p>单周期：5；</p>
<p>多周期：20。</p>
<p>139、做如下假设：</p>
<table>
<thead>
<tr class="header">
<th>产生结果的指令</th>
<th>使用结果的指令</th>
<th>所需的延时</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FP ALU op</td>
<td>Another FP ALU op</td>
<td>3 （浮点）</td>
</tr>
<tr class="even">
<td>FP ALU op</td>
<td>Store double</td>
<td>2 （浮点）</td>
</tr>
<tr class="odd">
<td>Load double</td>
<td>FP ALU op</td>
<td>1 （浮点）</td>
</tr>
<tr class="even">
<td>SUBI</td>
<td>BNEZ</td>
<td>1（定点）</td>
</tr>
<tr class="odd">
<td>BNEZ</td>
<td></td>
<td>1（定点、分支延迟）</td>
</tr>
</tbody>
</table>
<p>假设分支在ID段得到地址和条件，需要在哪里加stalls?</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">Loop:</span><br><span class="line">LD F0,0(R1)</span><br><span class="line">stall</span><br><span class="line">ADDD F4,F0,F2</span><br><span class="line">stall</span><br><span class="line">stall</span><br><span class="line">SD 0(R1),F4</span><br><span class="line">SUBI R1,R1,8</span><br><span class="line">stall</span><br><span class="line">BNEZ R1,Loop</span><br><span class="line">stall</span><br></pre></td></tr></table></figure>
<p>140、为什么在第9行需要stall？</p>
<p>BNEZ需要SUBI的结果，故需要等待1个周期。</p>
<p>141、通过循环展开4次是否可以提高性能?</p>
<p>可以。</p>
<h2 id="基于多发射的指令集并行调度">基于多发射的指令集并行调度</h2>
<p>142、结合Arch2030报告，对神经网络六层循环不同层的循环展开分别代表的含义，采用上述技术应该如何优化（软件+硬件）？</p>
<p><a target="_blank" rel="noopener" href="https://architecture2030.org/">Architecture 2030</a></p>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/53188763">循环神经网络（RNN）笔记——基本结构和静态时序展开</a></p>
<p>"Study the past if you would define the future." by Confucius.</p>
<h1 id="智能计算系统">智能计算系统</h1>
<h1 id="深度学习处理器原理">深度学习处理器原理</h1>
<h2 id="深度学习处理器概述">深度学习处理器概述</h2>
<h2 id="目标算法分析">目标算法分析</h2>
<h2 id="深度学习处理器dlp结构">深度学习处理器DLP结构</h2>
<h2 id="优化设计">优化设计</h2>
<h2 id="性能评价">性能评价</h2>
<h2 id="其他加速器">其他加速器</h2>

    </div>

    
    
    
      


    <footer class="post-footer">
          <div class="reward-container">
  <div></div>
  <button>
    Donate
  </button>
  <div class="post-reward">
      <div>
        <img src="/images/wechatpay.jpg" alt="GUO Songxiao WeChat Pay">
        <span>WeChat Pay</span>
      </div>
      <div>
        <img src="/images/alipay.jpg" alt="GUO Songxiao Alipay">
        <span>Alipay</span>
      </div>
      <div>
        <img src="/images/bitcoin.jpg" alt="GUO Songxiao Bitcoin">
        <span>Bitcoin</span>
      </div>

  </div>
</div>

          

<div class="post-copyright">
<ul>
  <li class="post-copyright-author">
      <strong>Post author:  </strong>GUO Songxiao
  </li>
  <li class="post-copyright-link">
      <strong>Post link: </strong>
      <a href="http://gsxgoldenlegendary.github.io/2022/06/06/Computer_Organization/Solution-to-Computer-Organization-and-Design-Homework/" title="Solutions to Computer Orgnization and Design Homework">http://gsxgoldenlegendary.github.io/2022/06/06/Computer_Organization/Solution-to-Computer-Organization-and-Design-Homework/</a>
  </li>
  <li class="post-copyright-license">
    <strong>Copyright Notice:  </strong>All articles in this blog are licensed under <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> unless stating additionally.
  </li>
</ul>
</div>

          <div class="followme">
  <span>Welcome to my other publishing channels</span>

  <div class="social-list">

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://twitter.com/GSongxiao">
          <span class="icon">
            <i class="fab fa-twitter"></i>
          </span>

          <span class="label">Twitter</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="/atom.xml">
          <span class="icon">
            <i class="fa fa-rss"></i>
          </span>

          <span class="label">RSS</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://github.com/gsxgoldenlegendary">
          <span class="icon">
            <i class="fab fa-github"></i>
          </span>

          <span class="label">GitHub</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="mailto:gsxgoldenlegendary@gmail.com">
          <span class="icon">
            <i class="fa fa-envelope"></i>
          </span>

          <span class="label">E-Mail</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://www.facebook.com/songxiao.guo">
          <span class="icon">
            <i class="fab fa-facebook"></i>
          </span>

          <span class="label">FB Page</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://blog.csdn.net/weixin_52075219">
          <span class="icon">
            <i class="fab fa-cuttlefish"></i>
          </span>

          <span class="label">CSDN</span>
        </a>
      </div>

      <div class="social-item">
        <a target="_blank" class="social-link" href="https://www.zhihu.com/people/jin-se-chuan-shuo-58-72">
          <span class="icon">
            <i class="fab fa-zhihu"></i>
          </span>

          <span class="label">Zhihu</span>
        </a>
      </div>
  </div>
</div>

          <div class="post-tags">
              <a href="/tags/Computer-Organization/" rel="tag"><i class="fa fa-tag"></i> Computer Organization</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/05/30/Japan_Culture/Comparative-Appreciation-among-In-the-Wave-of-Kanagawaoki-Impression-Sunrise-and-the-Ninth-Level-Wave/" rel="prev" title="Comparative Appreciation among In the Wave of Kanagawaoki, Impression Sunrise and the Ninth Level Wave">
                  <i class="fa fa-chevron-left"></i> Comparative Appreciation among In the Wave of Kanagawaoki, Impression Sunrise and the Ninth Level Wave
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/06/15/Operating_Systems/Review-of-Operating-Systems/" rel="next" title="Review Questions of Operating Systems">
                  Review Questions of Operating Systems <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






    <div class="comments utterances-container"></div>
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 2018 – 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa-solid fa-chess-king"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">GUO Songxiao</span>
</div>
<div class="wordcount">
  <span class="post-meta-item">
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-line"></i>
    </span>
      <span>Symbols count total: </span>
    <span title="Symbols count total">317k</span>
  </span>
  <span class="post-meta-item">
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
      <span>Reading time total &asymp;</span>
    <span title="Reading time total">4:48</span>
  </span>
</div>
<div class="busuanzi-count">
    <span class="post-meta-item" id="busuanzi_container_site_uv">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="Total Visitors">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-item" id="busuanzi_container_site_pv">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="Total Views">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/muse/" rel="noopener" target="_blank">NexT.Muse</a>
  </div>

    </div>
  </footer>

  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  
<script src="https://cdnjs.cloudflare.com/ajax/libs/hexo-generator-searchdb/1.4.0/search.js" integrity="sha256-vXZMYLEqsROAXkEw93GGIvaB2ab+QW6w3+1ahD9nXXA=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>

  <script class="next-config" data-name="pdf" type="application/json">{"object_url":{"url":"https://cdnjs.cloudflare.com/ajax/libs/pdfobject/2.2.7/pdfobject.min.js","integrity":"sha256-ph3Dk89VmuTVXG6x/RDzk53SU9LPdAh1tpv0UvnDZ2I="},"url":"/lib/pdf/web/viewer.html"}</script>
  <script src="/js/third-party/tags/pdf.js"></script>




  
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>




  

  <script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.2.0/es5/tex-mml-chtml.js","integrity":"sha256-r+3itOMtGGjap0x+10hu6jW/gZCzxHsoKrOd7gyRSGY="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>


<script class="next-config" data-name="utterances" type="application/json">{"enable":true,"repo":"gsxgoldenlegendary/gsxgoldenlegendary.github.io","issue_term":"pathname","theme":"github-dark"}</script>
<script src="/js/third-party/comments/utterances.js"></script>

</body>
</html>
