/*
 * mhal_pinmux.c- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
#include <linux/mm.h>
#include "ms_platform.h"
#include "mdrv_types.h"
#include "mhal_gpio.h"
#include "padmux.h"
#include "gpio.h"

//==============================================================================
//
//                              MACRO DEFINE
//
//==============================================================================

#define BASE_RIU_PA    0xFD000000
#define PMSLEEP_BANK   0x000E00
#define PM_SAR_BANK    0x001400
#define ALBANY1_BANK   0x151900
#define ALBANY2_BANK   0x151A00
#define CHIPTOP_BANK   0x101E00
#define PADTOP_BANK    0x103C00
#define PADGPIO_BANK   0x103E00
#define PADGPIO2_BANK  0x110400
#define PM_PADTOP_BANK 0x003F00
#define UTMI0_BANK     0x142100
#define UTMI1_BANK     0x142900

#define _GPIO_W_WORD(addr, val)                \
    {                                          \
        (*(volatile u16*)(addr)) = (u16)(val); \
    }
#define _GPIO_W_WORD_MASK(addr, val, mask)                                                       \
    {                                                                                            \
        (*(volatile u16*)(addr)) = ((*(volatile u16*)(addr)) & ~(mask)) | ((u16)(val) & (mask)); \
    }
#define _GPIO_R_BYTE(addr)            (*(volatile u8*)(addr))
#define _GPIO_R_WORD_MASK(addr, mask) ((*(volatile u16*)(addr)) & (mask))

#define GET_BASE_ADDR_BY_BANK(x, y) ((x) + ((y) << 1))
#define _RIUA_8BIT(bank, offset)    GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + (((offset) & ~1) << 1) + ((offset)&1)
#define _RIUA_16BIT(bank, offset)   GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + ((offset) << 2)

/* please put GPIO_GEN marco to here start */

#define REG_EJ_MODE              0x60
#define REG_EJ_MODE_MASK         BIT7 | BIT8
#define REG_TEST_IN_MODE         0x12
#define REG_TEST_IN_MODE_MASK    BIT0 | BIT1
#define REG_TEST_OUT_MODE        0x12
#define REG_TEST_OUT_MODE_MASK   BIT4 | BIT5
#define REG_IR_IN_MODE           0x45
#define REG_IR_IN_MODE_MASK      BIT4
#define REG_I2C0_MODE            0x6f
#define REG_I2C0_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_I2C1_MODE            0x53
#define REG_I2C1_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_I2C2_MODE            0x6f
#define REG_I2C2_MODE_MASK       BIT8 | BIT9
#define REG_SPI0_MODE            0x68
#define REG_SPI0_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_SPI0_CZ1_MODE        0x70
#define REG_SPI0_CZ1_MODE_MASK   BIT4 | BIT5
#define REG_SPI1_MODE            0x68
#define REG_SPI1_MODE_MASK       BIT4 | BIT5 | BIT6
#define REG_SPI1_CZ1_MODE        0x70
#define REG_SPI1_CZ1_MODE_MASK   BIT0 | BIT1
#define REG_FUART_MODE           0x6e
#define REG_FUART_MODE_MASK      BIT8 | BIT9 | BIT10
#define REG_FUART_2W_MODE        0x6e
#define REG_FUART_2W_MODE_MASK   BIT12 | BIT13 | BIT14
#define REG_UART0_MODE           0x6d
#define REG_UART0_MODE_MASK      BIT0 | BIT1
#define REG_UART1_MODE           0x6d
#define REG_UART1_MODE_MASK      BIT4 | BIT5 | BIT6
#define REG_SD0_MODE             0x61
#define REG_SD0_MODE_MASK        BIT0
#define REG_SD0_CDZ_MODE         0x61
#define REG_SD0_CDZ_MODE_MASK    BIT4
#define REG_SDIO_MODE            0x67
#define REG_SDIO_MODE_MASK       BIT8 | BIT9 | BIT10
#define REG_SDIO_CDZ_MODE        0x67
#define REG_SDIO_CDZ_MODE_MASK   BIT11 | BIT12
#define REG_SDIO_RST_MODE        0x68
#define REG_SDIO_RST_MODE_MASK   BIT12 | BIT13
#define REG_EMMC_4B_MODE         0x61
#define REG_EMMC_4B_MODE_MASK    BIT9
#define REG_EMMC_RST_MODE        0x61
#define REG_EMMC_RST_MODE_MASK   BIT8
#define REG_PWM0_MODE            0x65
#define REG_PWM0_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_PWM1_MODE            0x65
#define REG_PWM1_MODE_MASK       BIT4 | BIT5 | BIT6
#define REG_PWM2_MODE            0x65
#define REG_PWM2_MODE_MASK       BIT8 | BIT9 | BIT10
#define REG_PWM3_MODE            0x65
#define REG_PWM3_MODE_MASK       BIT12 | BIT13 | BIT14
#define REG_PWM4_MODE            0x66
#define REG_PWM4_MODE_MASK       BIT0 | BIT1
#define REG_PWM5_MODE            0x66
#define REG_PWM5_MODE_MASK       BIT4 | BIT5
#define REG_PWM6_MODE            0x66
#define REG_PWM6_MODE_MASK       BIT8 | BIT9
#define REG_PWM7_MODE            0x66
#define REG_PWM7_MODE_MASK       BIT12 | BIT13
#define REG_PWM8_MODE            0x67
#define REG_PWM8_MODE_MASK       BIT0 | BIT1
#define REG_PWM9_MODE            0x67
#define REG_PWM9_MODE_MASK       BIT4 | BIT5 | BIT6
#define REG_PWM10_MODE           0x74
#define REG_PWM10_MODE_MASK      BIT0 | BIT1 | BIT2
#define REG_LED0_MODE            0x63
#define REG_LED0_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_LED1_MODE            0x63
#define REG_LED1_MODE_MASK       BIT4 | BIT5 | BIT6
#define REG_I2S_MCK_MODE         0x62
#define REG_I2S_MCK_MODE_MASK    BIT0 | BIT1
#define REG_I2S_RX_MODE          0x46
#define REG_I2S_RX_MODE_MASK     BIT0 | BIT1 | BIT2
#define REG_DMIC_4CH_MODE        0x79
#define REG_DMIC_4CH_MODE_MASK   BIT0 | BIT1
#define REG_DMIC_6CH_MODE        0x79
#define REG_DMIC_6CH_MODE_MASK   BIT8 | BIT9 | BIT10
#define REG_ETH_MODE             0x6e
#define REG_ETH_MODE_MASK        BIT0 | BIT1
#define REG_SR0_MIPI_MODE        0x69
#define REG_SR0_MIPI_MODE_MASK   BIT0 | BIT1 | BIT2
#define REG_SR0_MODE             0x6b
#define REG_SR0_MODE_MASK        BIT0 | BIT1
#define REG_SR00_MCLK_MODE       0x6a
#define REG_SR00_MCLK_MODE_MASK  BIT0 | BIT1
#define REG_SR01_MCLK_MODE       0x6a
#define REG_SR01_MCLK_MODE_MASK  BIT2 | BIT3
#define REG_SR00_RST_MODE        0x54
#define REG_SR00_RST_MODE_MASK   BIT0 | BIT1
#define REG_SR01_RST_MODE        0x54
#define REG_SR01_RST_MODE_MASK   BIT2 | BIT3
#define REG_SR00_PDN_MODE        0x51
#define REG_SR00_PDN_MODE_MASK   BIT0 | BIT1
#define REG_SR_HSYNC_MODE        0x52
#define REG_SR_HSYNC_MODE_MASK   BIT10
#define REG_SR_VSYNC_MODE        0x52
#define REG_SR_VSYNC_MODE_MASK   BIT12
#define REG_SR0_PCLK_MODE        0x52
#define REG_SR0_PCLK_MODE_MASK   BIT0
#define REG_SR0_BT656_MODE       0x4a
#define REG_SR0_BT656_MODE_MASK  BIT0 | BIT1
#define REG_BT656_OUT_MODE       0x60
#define REG_BT656_OUT_MODE_MASK  BIT4 | BIT5
#define REG_BT1120_OUT_MODE      0x72
#define REG_BT1120_OUT_MODE_MASK BIT0 | BIT1
#define REG_TTL24_MODE           0x6c
#define REG_TTL24_MODE_MASK      BIT8
#define REG_TTL16_MODE           0x6c
#define REG_TTL16_MODE_MASK      BIT0
#define REG_RGB8_MODE            0x74
#define REG_RGB8_MODE_MASK       BIT8 | BIT9
#define REG_OTP_TEST             0x64
#define REG_OTP_TEST_MASK        BIT8
#define REG_UART_IS_GPIO         0x4b
#define REG_UART_IS_GPIO_MASK    BIT0
#define REG_SPICSZ2_GPIO         0x35
#define REG_SPICSZ2_GPIO_MASK    BIT3
#define REG_SPI_GPIO             0x35
#define REG_SPI_GPIO_MASK        BIT0
#define REG_SPIWPN_GPIO          0x35
#define REG_SPIWPN_GPIO_MASK     BIT4
#define REG_SPICSZ1_GPIO         0x35
#define REG_SPICSZ1_GPIO_MASK    BIT2
#define REG_SPIHOLDN_MODE        0x7c
#define REG_SPIHOLDN_MODE_MASK   BIT0

#define REG_SD1_IO1_GPIO_MODE         0x00
#define REG_SD1_IO1_GPIO_MODE_MASK    BIT3
#define REG_SD1_IO0_GPIO_MODE         0x01
#define REG_SD1_IO0_GPIO_MODE_MASK    BIT3
#define REG_SD1_IO5_GPIO_MODE         0x02
#define REG_SD1_IO5_GPIO_MODE_MASK    BIT3
#define REG_SD1_IO4_GPIO_MODE         0x03
#define REG_SD1_IO4_GPIO_MODE_MASK    BIT3
#define REG_SD1_IO3_GPIO_MODE         0x04
#define REG_SD1_IO3_GPIO_MODE_MASK    BIT3
#define REG_SD1_IO2_GPIO_MODE         0x05
#define REG_SD1_IO2_GPIO_MODE_MASK    BIT3
#define REG_SD1_IO6_GPIO_MODE         0x06
#define REG_SD1_IO6_GPIO_MODE_MASK    BIT3
#define REG_UART1_RX_GPIO_MODE        0x07
#define REG_UART1_RX_GPIO_MODE_MASK   BIT3
#define REG_UART1_TX_GPIO_MODE        0x08
#define REG_UART1_TX_GPIO_MODE_MASK   BIT3
#define REG_SPI0_CZ_GPIO_MODE         0x09
#define REG_SPI0_CZ_GPIO_MODE_MASK    BIT3
#define REG_SPI0_CK_GPIO_MODE         0x0A
#define REG_SPI0_CK_GPIO_MODE_MASK    BIT3
#define REG_SPI0_DI_GPIO_MODE         0x0B
#define REG_SPI0_DI_GPIO_MODE_MASK    BIT3
#define REG_SPI0_DO_GPIO_MODE         0x0C
#define REG_SPI0_DO_GPIO_MODE_MASK    BIT3
#define REG_PWM0_GPIO_MODE            0x0D
#define REG_PWM0_GPIO_MODE_MASK       BIT3
#define REG_PWM1_GPIO_MODE            0x0E
#define REG_PWM1_GPIO_MODE_MASK       BIT3
#define REG_SD_CLK_GPIO_MODE          0x0F
#define REG_SD_CLK_GPIO_MODE_MASK     BIT3
#define REG_SD_CMD_GPIO_MODE          0x10
#define REG_SD_CMD_GPIO_MODE_MASK     BIT3
#define REG_SD_D0_GPIO_MODE           0x11
#define REG_SD_D0_GPIO_MODE_MASK      BIT3
#define REG_SD_D1_GPIO_MODE           0x12
#define REG_SD_D1_GPIO_MODE_MASK      BIT3
#define REG_SD_D2_GPIO_MODE           0x13
#define REG_SD_D2_GPIO_MODE_MASK      BIT3
#define REG_SD_D3_GPIO_MODE           0x14
#define REG_SD_D3_GPIO_MODE_MASK      BIT3
#define REG_USB_CID_GPIO_MODE         0x15
#define REG_USB_CID_GPIO_MODE_MASK    BIT3
#define REG_PM_SD_CDZ_GPIO_MODE       0x16
#define REG_PM_SD_CDZ_GPIO_MODE_MASK  BIT3
#define REG_PM_IRIN_GPIO_MODE         0x17
#define REG_PM_IRIN_GPIO_MODE_MASK    BIT3
#define REG_PM_UART_RX_GPIO_MODE      0x19
#define REG_PM_UART_RX_GPIO_MODE_MASK BIT3
#define REG_PM_UART_TX_GPIO_MODE      0x1A
#define REG_PM_UART_TX_GPIO_MODE_MASK BIT3
#define REG_PM_GPIO0_GPIO_MODE        0x1B
#define REG_PM_GPIO0_GPIO_MODE_MASK   BIT3
#define REG_PM_GPIO1_GPIO_MODE        0x1C
#define REG_PM_GPIO1_GPIO_MODE_MASK   BIT3
#define REG_PM_GPIO2_GPIO_MODE        0x1D
#define REG_PM_GPIO2_GPIO_MODE_MASK   BIT3
#define REG_PM_GPIO3_GPIO_MODE        0x1E
#define REG_PM_GPIO3_GPIO_MODE_MASK   BIT3
#define REG_PM_GPIO4_GPIO_MODE        0x1F
#define REG_PM_GPIO4_GPIO_MODE_MASK   BIT3
#define REG_PM_GPIO7_GPIO_MODE        0x20
#define REG_PM_GPIO7_GPIO_MODE_MASK   BIT3
#define REG_PM_GPIO8_GPIO_MODE        0x21
#define REG_PM_GPIO8_GPIO_MODE_MASK   BIT3
#define REG_PM_GPIO9_GPIO_MODE        0x22
#define REG_PM_GPIO9_GPIO_MODE_MASK   BIT3
#define REG_PM_SPI_CZ_GPIO_MODE       0x23
#define REG_PM_SPI_CZ_GPIO_MODE_MASK  BIT3
#define REG_PM_SPI_DI_GPIO_MODE       0x24
#define REG_PM_SPI_DI_GPIO_MODE_MASK  BIT3
#define REG_PM_SPI_WPZ_GPIO_MODE      0x25
#define REG_PM_SPI_WPZ_GPIO_MODE_MASK BIT3
#define REG_PM_SPI_DO_GPIO_MODE       0x26
#define REG_PM_SPI_DO_GPIO_MODE_MASK  BIT3
#define REG_PM_SPI_CK_GPIO_MODE       0x27
#define REG_PM_SPI_CK_GPIO_MODE_MASK  BIT3
#define REG_PM_SPI_HLD_GPIO_MODE      0x28
#define REG_PM_SPI_HLD_GPIO_MODE_MASK BIT3
#define REG_PM_LED0_GPIO_MODE         0x29
#define REG_PM_LED0_GPIO_MODE_MASK    BIT3
#define REG_PM_LED1_GPIO_MODE         0x2A
#define REG_PM_LED1_GPIO_MODE_MASK    BIT3
#define REG_FUART_RX_GPIO_MODE        0x31
#define REG_FUART_RX_GPIO_MODE_MASK   BIT3
#define REG_FUART_TX_GPIO_MODE        0x32
#define REG_FUART_TX_GPIO_MODE_MASK   BIT3
#define REG_FUART_CTS_GPIO_MODE       0x33
#define REG_FUART_CTS_GPIO_MODE_MASK  BIT3
#define REG_FUART_RTS_GPIO_MODE       0x34
#define REG_FUART_RTS_GPIO_MODE_MASK  BIT3
#define REG_GPIO0_GPIO_MODE           0x35
#define REG_GPIO0_GPIO_MODE_MASK      BIT3
#define REG_GPIO1_GPIO_MODE           0x36
#define REG_GPIO1_GPIO_MODE_MASK      BIT3
#define REG_GPIO2_GPIO_MODE           0x37
#define REG_GPIO2_GPIO_MODE_MASK      BIT3
#define REG_GPIO3_GPIO_MODE           0x38
#define REG_GPIO3_GPIO_MODE_MASK      BIT3
#define REG_GPIO4_GPIO_MODE           0x39
#define REG_GPIO4_GPIO_MODE_MASK      BIT3
#define REG_GPIO5_GPIO_MODE           0x3A
#define REG_GPIO5_GPIO_MODE_MASK      BIT3
#define REG_GPIO6_GPIO_MODE           0x3B
#define REG_GPIO6_GPIO_MODE_MASK      BIT3
#define REG_GPIO7_GPIO_MODE           0x3C
#define REG_GPIO7_GPIO_MODE_MASK      BIT3
#define REG_GPIO14_GPIO_MODE          0x3D
#define REG_GPIO14_GPIO_MODE_MASK     BIT3
#define REG_GPIO15_GPIO_MODE          0x3E
#define REG_GPIO15_GPIO_MODE_MASK     BIT3
#define REG_I2C0_SCL_GPIO_MODE        0x3F
#define REG_I2C0_SCL_GPIO_MODE_MASK   BIT3
#define REG_I2C0_SDA_GPIO_MODE        0x40
#define REG_I2C0_SDA_GPIO_MODE_MASK   BIT3
#define REG_I2C1_SCL_GPIO_MODE        0x41
#define REG_I2C1_SCL_GPIO_MODE_MASK   BIT3
#define REG_I2C1_SDA_GPIO_MODE        0x42
#define REG_I2C1_SDA_GPIO_MODE_MASK   BIT3
#define REG_SR_IO00_GPIO_MODE         0x43
#define REG_SR_IO00_GPIO_MODE_MASK    BIT3
#define REG_SR_IO01_GPIO_MODE         0x44
#define REG_SR_IO01_GPIO_MODE_MASK    BIT3
#define REG_SR_IO02_GPIO_MODE         0x45
#define REG_SR_IO02_GPIO_MODE_MASK    BIT3
#define REG_SR_IO03_GPIO_MODE         0x46
#define REG_SR_IO03_GPIO_MODE_MASK    BIT3
#define REG_SR_IO04_GPIO_MODE         0x47
#define REG_SR_IO04_GPIO_MODE_MASK    BIT3
#define REG_SR_IO05_GPIO_MODE         0x48
#define REG_SR_IO05_GPIO_MODE_MASK    BIT3
#define REG_SR_IO06_GPIO_MODE         0x49
#define REG_SR_IO06_GPIO_MODE_MASK    BIT3
#define REG_SR_IO07_GPIO_MODE         0x4A
#define REG_SR_IO07_GPIO_MODE_MASK    BIT3
#define REG_SR_IO08_GPIO_MODE         0x4B
#define REG_SR_IO08_GPIO_MODE_MASK    BIT3
#define REG_SR_IO09_GPIO_MODE         0x4C
#define REG_SR_IO09_GPIO_MODE_MASK    BIT3
#define REG_SR_IO10_GPIO_MODE         0x4D
#define REG_SR_IO10_GPIO_MODE_MASK    BIT3
#define REG_SR_IO11_GPIO_MODE         0x4E
#define REG_SR_IO11_GPIO_MODE_MASK    BIT3
#define REG_SR_IO12_GPIO_MODE         0x4F
#define REG_SR_IO12_GPIO_MODE_MASK    BIT3
#define REG_SR_IO13_GPIO_MODE         0x50
#define REG_SR_IO13_GPIO_MODE_MASK    BIT3
#define REG_SR_IO14_GPIO_MODE         0x51
#define REG_SR_IO14_GPIO_MODE_MASK    BIT3
#define REG_SR_IO15_GPIO_MODE         0x52
#define REG_SR_IO15_GPIO_MODE_MASK    BIT3
#define REG_SR_IO16_GPIO_MODE         0x53
#define REG_SR_IO16_GPIO_MODE_MASK    BIT3
#define REG_SR_IO17_GPIO_MODE         0x54
#define REG_SR_IO17_GPIO_MODE_MASK    BIT3
#define REG_SAR_GPIO3_GPIO_MODE       0x55
#define REG_SAR_GPIO3_GPIO_MODE_MASK  BIT3
#define REG_SAR_GPIO2_GPIO_MODE       0x56
#define REG_SAR_GPIO2_GPIO_MODE_MASK  BIT3
#define REG_SAR_GPIO1_GPIO_MODE       0x57
#define REG_SAR_GPIO1_GPIO_MODE_MASK  BIT3
#define REG_SAR_GPIO0_GPIO_MODE       0x58
#define REG_SAR_GPIO0_GPIO_MODE_MASK  BIT3
/* please put GPIO_GEN marco to here end */

/* for misc pad which must be added by hand start */

/* EMAC : ALBANY1_BANK */
#define REG_ATOP_RX_INOFF       0x69
#define REG_ATOP_RX_INOFF_MASK  BIT14
#define REG_ATOP_TX_OUTOFF      0x69
#define REG_ATOP_TX_OUTOFF_MASK BIT15
#define REG_PAD_ENABLE          0x69
#define REG_PAD_ENABLE_MASK     BIT10 | BIT11 | BIT12 | BIT13

/* EMAC : ALBANY2_BANK */
#define REG_ETH_GPIO_EN         0x71
#define REG_ETH_GPIO_EN_RN_MASK BIT0
#define REG_ETH_GPIO_EN_RP_MASK BIT1
#define REG_ETH_GPIO_EN_TN_MASK BIT2
#define REG_ETH_GPIO_EN_TP_MASK BIT3

/* UTMI0 : UTMI0_BANK */
#define REG_UTMI0_FL_XVR_PDN         0x00
#define REG_UTMI0_FL_XVR_PDN_MASK    BIT12
#define REG_UTMI0_REG_PDN            0x00
#define REG_UTMI0_REG_PDN_MASK       BIT15 // 1: power doen 0: enable
#define REG_UTMI0_CLK_EXTRA0_EN      0x04
#define REG_UTMI0_CLK_EXTRA0_EN_MASK BIT7 // 1: power down 0: enable
#define REG_UTMI0_GPIO_EN            0x1f
#define REG_UTMI0_GPIO_EN_MASK       BIT14

/* UTMI1 : UTMI1_BANK */
#define REG_UTMI1_FL_XVR_PDN         0x00
#define REG_UTMI1_FL_XVR_PDN_MASK    BIT12
#define REG_UTMI1_REG_PDN            0x00
#define REG_UTMI1_REG_PDN_MASK       BIT15 // 1: power doen 0: enable
#define REG_UTMI1_CLK_EXTRA0_EN      0x04
#define REG_UTMI1_CLK_EXTRA0_EN_MASK BIT7 // 1: power down 0: enable
#define REG_UTMI1_GPIO_EN            0x1f
#define REG_UTMI1_GPIO_EN_MASK       BIT14

/* EXT MODE*/
#define REG_SPI_EXT_EN_MODE         0x39
#define REG_SPI_EXT_EN_MODE_0_MASK  BIT0
#define REG_SPI_EXT_EN_MODE_1_MASK  BIT1
#define REG_SPI_EXT_EN_MODE_2_MASK  BIT2
#define REG_SPI_EXT_EN_MODE_3_MASK  BIT3
#define REG_SPI_EXT_EN_MODE_4_MASK  BIT4
#define REG_SPI_EXT_EN_MODE_5_MASK  BIT5
#define REG_SPI_EXT_EN_MODE_6_MASK  BIT6
#define REG_EMMC_EXT_EN_MODE        0x3A
#define REG_EMMC_EXT_EN_MODE_0_MASK BIT0
#define REG_EMMC_EXT_EN_MODE_1_MASK BIT1
#define REG_EMMC_EXT_EN_MODE_2_MASK BIT2
#define REG_EMMC_EXT_EN_MODE_3_MASK BIT3
#define REG_EMMC_EXT_EN_MODE_4_MASK BIT4
#define REG_EMMC_EXT_EN_MODE_5_MASK BIT5

/* SAR */
#define REG_SAR_AISEL_MODE        0x11
#define REG_SAR_AISEL_MODE_0_MASK BIT0
#define REG_SAR_AISEL_MODE_1_MASK BIT1
#define REG_SAR_AISEL_MODE_2_MASK BIT2
#define REG_SAR_AISEL_MODE_3_MASK BIT3
#define REG_SAR_EXT_MODE          0x7F
#define REG_SAR_EXT_MODE_MASK     BIT1

/* for misc pad which must be added by hand end */

//-------------------- configuration -----------------
#define ENABLE_CHECK_ALL_PAD_CONFLICT 1

//==============================================================================
//
//                              STRUCTURE
//
//==============================================================================

typedef struct stPadMux
{
    U16 padID;
    U32 base;
    U16 offset;
    U16 mask;
    U16 val;
    U16 mode;
} ST_PadMuxInfo;

typedef struct stPadMode
{
    U8  u8PadName[32];
    U32 u32ModeRIU;
    U16 u16ModeMask;
    U16 u16ModeVal;
} ST_PadModeInfo;

typedef struct stPadCheck
{
    U16 base;
    U16 offset;
    U16 mask;
    U16 val;
    U16 regval;
} ST_PadCheckInfo;

typedef struct stPadCheckVal
{
    U8                infocount;
    struct stPadCheck infos[64];
} ST_PadCheckVal;

typedef struct stPadMuxEntry
{
    U32                  size;
    const ST_PadMuxInfo* padmux;
} ST_PadMuxEntry;

static S32 Pad_Mode[GPIO_NR] = {[0 ... GPIO_NR - 1] = PINMUX_FOR_UNKNOWN_MODE};
//==============================================================================
//
//                              VARIABLES
//
//==============================================================================

ST_PadCheckVal m_stPadCheckVal;

const ST_PadMuxInfo sd1_io1_tbl[] = {
    {PAD_SD1_IO1, PADGPIO_BANK, REG_SD1_IO1_GPIO_MODE, REG_SD1_IO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_IO1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD1_IO1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD1_IO1, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_SD1_IO1, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_SD1_IO1, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_FUART_2W_MODE_3},
    {PAD_SD1_IO1, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT8, PINMUX_FOR_SDIO_MODE_1},
    {PAD_SD1_IO1, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_SD1_IO1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_SD1_IO1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_SD1_IO1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd1_io0_tbl[] = {
    {PAD_SD1_IO0, PADGPIO_BANK, REG_SD1_IO0_GPIO_MODE, REG_SD1_IO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_IO0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD1_IO0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD1_IO0, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_SD1_IO0, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_SD1_IO0, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_FUART_2W_MODE_3},
    {PAD_SD1_IO0, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT8, PINMUX_FOR_SDIO_MODE_1},
    {PAD_SD1_IO0, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_SD1_IO0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_SD1_IO0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_SD1_IO0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd1_io5_tbl[] = {
    {PAD_SD1_IO5, PADGPIO_BANK, REG_SD1_IO5_GPIO_MODE, REG_SD1_IO5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_IO5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD1_IO5, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD1_IO5, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6, PINMUX_FOR_UART1_MODE_4},
    {PAD_SD1_IO5, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT8, PINMUX_FOR_SDIO_MODE_1},
    {PAD_SD1_IO5, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_SD1_IO5, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_SD1_IO5, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_SD1_IO5, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd1_io4_tbl[] = {
    {PAD_SD1_IO4, PADGPIO_BANK, REG_SD1_IO4_GPIO_MODE, REG_SD1_IO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_IO4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD1_IO4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD1_IO4, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6, PINMUX_FOR_UART1_MODE_4},
    {PAD_SD1_IO4, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT8, PINMUX_FOR_SDIO_MODE_1},
    {PAD_SD1_IO4, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_SD1_IO4, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_SD1_IO4, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_SD1_IO4, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd1_io3_tbl[] = {
    {PAD_SD1_IO3, PADGPIO_BANK, REG_SD1_IO3_GPIO_MODE, REG_SD1_IO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_IO3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD1_IO3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD1_IO3, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_SD1_IO3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_SD1_IO3, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT8, PINMUX_FOR_SDIO_MODE_1},
    {PAD_SD1_IO3, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_SD1_IO3, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_SD1_IO3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_SD1_IO3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd1_io2_tbl[] = {
    {PAD_SD1_IO2, PADGPIO_BANK, REG_SD1_IO2_GPIO_MODE, REG_SD1_IO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_IO2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD1_IO2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD1_IO2, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_SD1_IO2, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_SD1_IO2, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT8, PINMUX_FOR_SDIO_MODE_1},
    {PAD_SD1_IO2, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_SD1_IO2, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_SD1_IO2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_SD1_IO2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd1_io6_tbl[] = {
    {PAD_SD1_IO6, PADGPIO_BANK, REG_SD1_IO6_GPIO_MODE, REG_SD1_IO6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_IO6, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD1_IO6, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD1_IO6, PADTOP_BANK, REG_SDIO_CDZ_MODE, REG_SDIO_CDZ_MODE_MASK, BIT11, PINMUX_FOR_SDIO_CDZ_MODE_1},
    {PAD_SD1_IO6, PADTOP_BANK, REG_SDIO_RST_MODE, REG_SDIO_RST_MODE_MASK, BIT12, PINMUX_FOR_SDIO_RST_MODE_1},
    {PAD_SD1_IO6, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_SD1_IO6, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_SD1_IO6, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_SD1_IO6, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo uart1_rx_tbl[] = {
    {PAD_UART1_RX, PADGPIO_BANK, REG_UART1_RX_GPIO_MODE, REG_UART1_RX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART1_RX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_UART1_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_UART1_RX, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_UART1_RX, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
    {PAD_UART1_RX, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_UART1_RX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo uart1_tx_tbl[] = {
    {PAD_UART1_TX, PADGPIO_BANK, REG_UART1_TX_GPIO_MODE, REG_UART1_TX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART1_TX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_UART1_TX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_UART1_TX, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_UART1_TX, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
    {PAD_UART1_TX, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_UART1_TX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo spi0_cz_tbl[] = {
    {PAD_SPI0_CZ, PADGPIO_BANK, REG_SPI0_CZ_GPIO_MODE, REG_SPI0_CZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_SPI0_CZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SPI0_CZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_CZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9, PINMUX_FOR_SDIO_MODE_2},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT1, PINMUX_FOR_PWM4_MODE_2},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_3},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9, PINMUX_FOR_DMIC_6CH_MODE_2},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo spi0_ck_tbl[] = {
    {PAD_SPI0_CK, PADGPIO_BANK, REG_SPI0_CK_GPIO_MODE, REG_SPI0_CK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_CK, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_SPI0_CK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SPI0_CK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_CK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_CK, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_SPI0_CK, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9, PINMUX_FOR_SDIO_MODE_2},
    {PAD_SPI0_CK, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT5, PINMUX_FOR_PWM5_MODE_2},
    {PAD_SPI0_CK, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_3},
    {PAD_SPI0_CK, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9, PINMUX_FOR_DMIC_6CH_MODE_2},
    {PAD_SPI0_CK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo spi0_di_tbl[] = {
    {PAD_SPI0_DI, PADGPIO_BANK, REG_SPI0_DI_GPIO_MODE, REG_SPI0_DI_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_DI, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_SPI0_DI, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SPI0_DI, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_DI, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_DI, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_SPI0_DI, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9, PINMUX_FOR_SDIO_MODE_2},
    {PAD_SPI0_DI, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT9, PINMUX_FOR_PWM6_MODE_2},
    {PAD_SPI0_DI, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_3},
    {PAD_SPI0_DI, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9, PINMUX_FOR_DMIC_6CH_MODE_2},
    {PAD_SPI0_DI, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo spi0_do_tbl[] = {
    {PAD_SPI0_DO, PADGPIO_BANK, REG_SPI0_DO_GPIO_MODE, REG_SPI0_DO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_DO, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SPI0_DO, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_SPI0_DO, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9, PINMUX_FOR_SDIO_MODE_2},
    {PAD_SPI0_DO, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT13, PINMUX_FOR_PWM7_MODE_2},
    {PAD_SPI0_DO, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9, PINMUX_FOR_DMIC_6CH_MODE_2},
    {PAD_SPI0_DO, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pwm0_tbl[] = {
    {PAD_PWM0, PADGPIO_BANK, REG_PWM0_GPIO_MODE, REG_PWM0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PWM0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PWM0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PWM0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_PWM0, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_PWM0, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1, PINMUX_FOR_I2C1_MODE_2},
    {PAD_PWM0, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9, PINMUX_FOR_I2C2_MODE_2},
    {PAD_PWM0, PADTOP_BANK, REG_SPI0_CZ1_MODE, REG_SPI0_CZ1_MODE_MASK, BIT4, PINMUX_FOR_SPI0_CZ1_MODE_1},
    {PAD_PWM0, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14, PINMUX_FOR_FUART_2W_MODE_4},
    {PAD_PWM0, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9, PINMUX_FOR_SDIO_MODE_2},
    {PAD_PWM0, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT0, PINMUX_FOR_PWM0_MODE_1},
    {PAD_PWM0, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT5, PINMUX_FOR_PWM9_MODE_2},
    {PAD_PWM0, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT1, PINMUX_FOR_LED0_MODE_2},
    {PAD_PWM0, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_5},
    {PAD_PWM0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_PWM0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pwm1_tbl[] = {
    {PAD_PWM1, PADGPIO_BANK, REG_PWM1_GPIO_MODE, REG_PWM1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PWM1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PWM1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PWM1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_PWM1, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_PWM1, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1, PINMUX_FOR_I2C1_MODE_2},
    {PAD_PWM1, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9, PINMUX_FOR_I2C2_MODE_2},
    {PAD_PWM1, PADTOP_BANK, REG_SPI1_CZ1_MODE, REG_SPI1_CZ1_MODE_MASK, BIT0, PINMUX_FOR_SPI1_CZ1_MODE_1},
    {PAD_PWM1, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14, PINMUX_FOR_FUART_2W_MODE_4},
    {PAD_PWM1, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9, PINMUX_FOR_SDIO_MODE_2},
    {PAD_PWM1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT4, PINMUX_FOR_PWM1_MODE_1},
    {PAD_PWM1, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT1, PINMUX_FOR_PWM10_MODE_2},
    {PAD_PWM1, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT5, PINMUX_FOR_LED1_MODE_2},
    {PAD_PWM1, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_5},
    {PAD_PWM1, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_SR01_MCLK_MODE_3},
    {PAD_PWM1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd_clk_tbl[] = {
    {PAD_SD_CLK, PADGPIO_BANK, REG_SD_CLK_GPIO_MODE, REG_SD_CLK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_CLK, PADTOP_BANK, REG_EMMC_EXT_EN_MODE, REG_EMMC_EXT_EN_MODE_0_MASK, BIT0, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_CLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD_CLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD_CLK, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2, PINMUX_FOR_I2C0_MODE_4},
    {PAD_SD_CLK, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SD_CLK, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD_CLK, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT9, PINMUX_FOR_EMMC_4B_MODE_1},
    {PAD_SD_CLK, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_5},
    {PAD_SD_CLK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd_cmd_tbl[] = {
    {PAD_SD_CMD, PADGPIO_BANK, REG_SD_CMD_GPIO_MODE, REG_SD_CMD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_CMD, PADTOP_BANK, REG_EMMC_EXT_EN_MODE, REG_EMMC_EXT_EN_MODE_1_MASK, BIT1, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_CMD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD_CMD, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2, PINMUX_FOR_I2C0_MODE_4},
    {PAD_SD_CMD, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SD_CMD, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD_CMD, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT9, PINMUX_FOR_EMMC_4B_MODE_1},
    {PAD_SD_CMD, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_5},
    {PAD_SD_CMD, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd_d0_tbl[] = {
    {PAD_SD_D0, PADGPIO_BANK, REG_SD_D0_GPIO_MODE, REG_SD_D0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D0, PADTOP_BANK, REG_EMMC_EXT_EN_MODE, REG_EMMC_EXT_EN_MODE_2_MASK, BIT2, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD_D0, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SD_D0, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD_D0, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT9, PINMUX_FOR_EMMC_4B_MODE_1},
    {PAD_SD_D0, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT2, PINMUX_FOR_I2S_RX_MODE_4},
    {PAD_SD_D0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd_d1_tbl[] = {
    {PAD_SD_D1, PADGPIO_BANK, REG_SD_D1_GPIO_MODE, REG_SD_D1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D1, PADTOP_BANK, REG_EMMC_EXT_EN_MODE, REG_EMMC_EXT_EN_MODE_3_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD_D1, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD_D1, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT9, PINMUX_FOR_EMMC_4B_MODE_1},
    {PAD_SD_D1, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT2, PINMUX_FOR_I2S_RX_MODE_4},
    {PAD_SD_D1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd_d2_tbl[] = {
    {PAD_SD_D2, PADGPIO_BANK, REG_SD_D2_GPIO_MODE, REG_SD_D2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D2, PADTOP_BANK, REG_EMMC_EXT_EN_MODE, REG_EMMC_EXT_EN_MODE_4_MASK, BIT4, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD_D2, PADTOP_BANK, REG_SPI1_CZ1_MODE, REG_SPI1_CZ1_MODE_MASK, BIT1, PINMUX_FOR_SPI1_CZ1_MODE_2},
    {PAD_SD_D2, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD_D2, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT9, PINMUX_FOR_EMMC_4B_MODE_1},
    {PAD_SD_D2, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT2, PINMUX_FOR_I2S_RX_MODE_4},
    {PAD_SD_D2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo sd_d3_tbl[] = {
    {PAD_SD_D3, PADGPIO_BANK, REG_SD_D3_GPIO_MODE, REG_SD_D3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D3, PADTOP_BANK, REG_EMMC_EXT_EN_MODE, REG_EMMC_EXT_EN_MODE_5_MASK, BIT5, PINMUX_FOR_GPIO_MODE},
    {PAD_SD_D3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SD_D3, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SD_D3, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT0, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD_D3, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT9, PINMUX_FOR_EMMC_4B_MODE_1},
    {PAD_SD_D3, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT2, PINMUX_FOR_I2S_RX_MODE_4},
    {PAD_SD_D3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo usb_cid_tbl[] = {
    {PAD_USB_CID, PADGPIO_BANK, REG_USB_CID_GPIO_MODE, REG_USB_CID_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_USB_CID, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_sd_cdz_tbl[] = {
    {PAD_PM_SD_CDZ, PADGPIO_BANK, REG_PM_SD_CDZ_GPIO_MODE, REG_PM_SD_CDZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SD_CDZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_SD_CDZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_PM_SD_CDZ, PADTOP_BANK, REG_SD0_CDZ_MODE, REG_SD0_CDZ_MODE_MASK, BIT4, PINMUX_FOR_SD0_CDZ_MODE_1},
    {PAD_PM_SD_CDZ, PADTOP_BANK, REG_EMMC_RST_MODE, REG_EMMC_RST_MODE_MASK, BIT8, PINMUX_FOR_EMMC_RST_MODE_1},
    {PAD_PM_SD_CDZ, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_irin_tbl[] = {
    {PAD_PM_IRIN, PADGPIO_BANK, REG_PM_IRIN_GPIO_MODE, REG_PM_IRIN_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_IRIN, PADTOP_BANK, REG_IR_IN_MODE, REG_IR_IN_MODE_MASK, BIT4, PINMUX_FOR_IR_IN_MODE_1},
    {PAD_PM_IRIN, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT0, PINMUX_FOR_I2S_MCK_MODE_1},
};
const ST_PadMuxInfo pm_uart_rx_tbl[] = {
    {PAD_PM_UART_RX, PADGPIO_BANK, REG_PM_UART_RX_GPIO_MODE, REG_PM_UART_RX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_RX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_PM_UART_RX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_PM_UART_RX, PADTOP_BANK, REG_UART_IS_GPIO, REG_UART_IS_GPIO_MASK, 0, PINMUX_FOR_UART_IS_GPIO_0},
};
const ST_PadMuxInfo pm_uart_tx_tbl[] = {
    {PAD_PM_UART_TX, PADGPIO_BANK, REG_PM_UART_TX_GPIO_MODE, REG_PM_UART_TX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_TX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_PM_UART_TX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_PM_UART_TX, PADTOP_BANK, REG_UART_IS_GPIO, REG_UART_IS_GPIO_MASK, 0, PINMUX_FOR_UART_IS_GPIO_0},
};
const ST_PadMuxInfo pm_gpio0_tbl[] = {
    {PAD_PM_GPIO0, PADGPIO_BANK, REG_PM_GPIO0_GPIO_MODE, REG_PM_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT0, PINMUX_FOR_PWM4_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_3},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_gpio1_tbl[] = {
    {PAD_PM_GPIO1, PADGPIO_BANK, REG_PM_GPIO1_GPIO_MODE, REG_PM_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT4, PINMUX_FOR_PWM5_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_3},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_gpio2_tbl[] = {
    {PAD_PM_GPIO2, PADGPIO_BANK, REG_PM_GPIO2_GPIO_MODE, REG_PM_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT8, PINMUX_FOR_PWM6_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_3},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_gpio3_tbl[] = {
    {PAD_PM_GPIO3, PADGPIO_BANK, REG_PM_GPIO3_GPIO_MODE, REG_PM_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT12, PINMUX_FOR_PWM7_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_DMIC_6CH_MODE_3},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
};
const ST_PadMuxInfo pm_gpio4_tbl[] = {
    {PAD_PM_GPIO4, PADGPIO_BANK, REG_PM_GPIO4_GPIO_MODE, REG_PM_GPIO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_GPIO4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_GPIO4, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_gpio7_tbl[] = {
    {PAD_PM_GPIO7, PADGPIO_BANK, REG_PM_GPIO7_GPIO_MODE, REG_PM_GPIO7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PWM2_MODE_3},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT1, PINMUX_FOR_SR00_MCLK_MODE_2},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_gpio8_tbl[] = {
    {PAD_PM_GPIO8, PADGPIO_BANK, REG_PM_GPIO8_GPIO_MODE, REG_PM_GPIO8_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO8, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_GPIO8, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_GPIO8, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_PWM3_MODE_3},
    {PAD_PM_GPIO8, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo pm_gpio9_tbl[] = {
    {PAD_PM_GPIO9, PADGPIO_BANK, REG_PM_GPIO9_GPIO_MODE, REG_PM_GPIO9_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO9, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_GPIO9, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_GPIO9, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_GPIO9, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT1, PINMUX_FOR_I2S_MCK_MODE_2},
    {PAD_PM_GPIO9, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_PM_GPIO9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_PM_GPIO9, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_PM_GPIO9, PMSLEEP_BANK, REG_SPICSZ2_GPIO, REG_SPICSZ2_GPIO_MASK, BIT3, PINMUX_FOR_SPICSZ2_GPIO_1},
    {PAD_PM_GPIO9, PADTOP_BANK, REG_SPI_EXT_EN_MODE, REG_SPI_EXT_EN_MODE_0_MASK, BIT0, PINMUX_FOR_SPI_EXT_EN_MODE_0},
};
const ST_PadMuxInfo pm_spi_cz_tbl[] = {
    {PAD_PM_SPI_CZ, PADGPIO_BANK, REG_PM_SPI_CZ_GPIO_MODE, REG_PM_SPI_CZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_CZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_SPI_CZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_SPI_CZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_SPI_CZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_SPI_CZ, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_PM_SPI_CZ, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_PM_SPI_CZ, PMSLEEP_BANK, REG_SPICSZ1_GPIO, REG_SPICSZ1_GPIO_MASK, 0, PINMUX_FOR_SPICSZ1_GPIO_0},
    {PAD_PM_SPI_CZ, PADTOP_BANK, REG_SPI_EXT_EN_MODE, REG_SPI_EXT_EN_MODE_1_MASK, BIT1, PINMUX_FOR_SPI_EXT_EN_MODE_1},
};
const ST_PadMuxInfo pm_spi_di_tbl[] = {
    {PAD_PM_SPI_DI, PADGPIO_BANK, REG_PM_SPI_DI_GPIO_MODE, REG_PM_SPI_DI_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_DI, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_SPI_DI, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_SPI_DI, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_SPI_DI, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_SPI_DI, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_PM_SPI_DI, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_PM_SPI_DI, PMSLEEP_BANK, REG_SPI_GPIO, REG_SPI_GPIO_MASK, 0, PINMUX_FOR_SPI_GPIO_0},
    {PAD_PM_SPI_DI, PADTOP_BANK, REG_SPI_EXT_EN_MODE, REG_SPI_EXT_EN_MODE_2_MASK, BIT2, PINMUX_FOR_SPI_EXT_EN_MODE_2},
};
const ST_PadMuxInfo pm_spi_wpz_tbl[] = {
    {PAD_PM_SPI_WPZ, PADGPIO_BANK, REG_PM_SPI_WPZ_GPIO_MODE, REG_PM_SPI_WPZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_WPZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_SPI_WPZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_SPI_WPZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_SPI_WPZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_SPI_WPZ, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT2, PINMUX_FOR_LED0_MODE_4},
    {PAD_PM_SPI_WPZ, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_PM_SPI_WPZ, PMSLEEP_BANK, REG_SPIWPN_GPIO, REG_SPIWPN_GPIO_MASK, 0, PINMUX_FOR_SPIWPN_GPIO_0},
    {PAD_PM_SPI_WPZ, PADTOP_BANK, REG_SPI_EXT_EN_MODE, REG_SPI_EXT_EN_MODE_3_MASK, BIT3, PINMUX_FOR_SPI_EXT_EN_MODE_3},
};
const ST_PadMuxInfo pm_spi_do_tbl[] = {
    {PAD_PM_SPI_DO, PADGPIO_BANK, REG_PM_SPI_DO_GPIO_MODE, REG_PM_SPI_DO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_DO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_SPI_DO, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_PM_SPI_DO, PMSLEEP_BANK, REG_SPI_GPIO, REG_SPI_GPIO_MASK, 0, PINMUX_FOR_SPI_GPIO_0},
    {PAD_PM_SPI_DO, PADTOP_BANK, REG_SPI_EXT_EN_MODE, REG_SPI_EXT_EN_MODE_4_MASK, BIT4, PINMUX_FOR_SPI_EXT_EN_MODE_4},
};
const ST_PadMuxInfo pm_spi_ck_tbl[] = {
    {PAD_PM_SPI_CK, PADGPIO_BANK, REG_PM_SPI_CK_GPIO_MODE, REG_PM_SPI_CK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_CK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_SPI_CK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_SPI_CK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_SPI_CK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_SPI_CK, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_PM_SPI_CK, PMSLEEP_BANK, REG_SPI_GPIO, REG_SPI_GPIO_MASK, 0, PINMUX_FOR_SPI_GPIO_0},
    {PAD_PM_SPI_CK, PADTOP_BANK, REG_SPI_EXT_EN_MODE, REG_SPI_EXT_EN_MODE_5_MASK, BIT5, PINMUX_FOR_SPI_EXT_EN_MODE_5},
};
const ST_PadMuxInfo pm_spi_hld_tbl[] = {
    {PAD_PM_SPI_HLD, PADGPIO_BANK, REG_PM_SPI_HLD_GPIO_MODE, REG_PM_SPI_HLD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_HLD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_SPI_HLD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_SPI_HLD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_SPI_HLD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_SPI_HLD, PADTOP_BANK, REG_SPI1_CZ1_MODE, REG_SPI1_CZ1_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI1_CZ1_MODE_3},
    {PAD_PM_SPI_HLD, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT6, PINMUX_FOR_LED1_MODE_4},
    {PAD_PM_SPI_HLD, PADTOP_BANK, REG_SPIHOLDN_MODE, REG_SPIHOLDN_MODE_MASK, 0, PINMUX_FOR_SPIHOLDN_MODE_0},
    {PAD_PM_SPI_HLD, PADTOP_BANK, REG_SPI_EXT_EN_MODE, REG_SPI_EXT_EN_MODE_6_MASK, BIT6, PINMUX_FOR_SPI_EXT_EN_MODE_6},
};
const ST_PadMuxInfo pm_led0_tbl[] = {
    {PAD_PM_LED0, PADGPIO_BANK, REG_PM_LED0_GPIO_MODE, REG_PM_LED0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_LED0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_LED0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_LED0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_LED0, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C1_MODE_3},
    {PAD_PM_LED0, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT0, PINMUX_FOR_LED0_MODE_1},
};
const ST_PadMuxInfo pm_led1_tbl[] = {
    {PAD_PM_LED1, PADGPIO_BANK, REG_PM_LED1_GPIO_MODE, REG_PM_LED1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_LED1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_PM_LED1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PM_LED1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PM_LED1, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C1_MODE_3},
    {PAD_PM_LED1, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT4, PINMUX_FOR_LED1_MODE_1},
};
const ST_PadMuxInfo fuart_rx_tbl[] = {
    {PAD_FUART_RX, PADGPIO_BANK, REG_FUART_RX_GPIO_MODE, REG_FUART_RX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT12, PINMUX_FOR_FUART_2W_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM0_MODE_3},
    {PAD_FUART_RX, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_FUART_RX, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo fuart_tx_tbl[] = {
    {PAD_FUART_TX, PADGPIO_BANK, REG_FUART_TX_GPIO_MODE, REG_FUART_TX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_TX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_TX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_FUART_TX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT12, PINMUX_FOR_FUART_2W_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM1_MODE_3},
    {PAD_FUART_TX, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_FUART_TX, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo fuart_cts_tbl[] = {
    {PAD_FUART_CTS, PADGPIO_BANK, REG_FUART_CTS_GPIO_MODE, REG_FUART_CTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_CTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_CTS, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_FUART_CTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_FUART_CTS, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT9, PINMUX_FOR_PWM2_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_FUART_CTS, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo fuart_rts_tbl[] = {
    {PAD_FUART_RTS, PADGPIO_BANK, REG_FUART_RTS_GPIO_MODE, REG_FUART_RTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RTS, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_FUART_RTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT13, PINMUX_FOR_PWM3_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_RX_MODE_3},
};
const ST_PadMuxInfo gpio0_tbl[] = {
    {PAD_GPIO0, PADGPIO_BANK, REG_GPIO0_GPIO_MODE, REG_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13, PINMUX_FOR_FUART_2W_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT10, PINMUX_FOR_SDIO_MODE_4},
    {PAD_GPIO0, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT2, PINMUX_FOR_PWM0_MODE_4},
    {PAD_GPIO0, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT0, PINMUX_FOR_PWM8_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT0, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO0, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio1_tbl[] = {
    {PAD_GPIO1, PADGPIO_BANK, REG_GPIO1_GPIO_MODE, REG_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13, PINMUX_FOR_FUART_2W_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT10, PINMUX_FOR_SDIO_MODE_4},
    {PAD_GPIO1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6, PINMUX_FOR_PWM1_MODE_4},
    {PAD_GPIO1, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT4, PINMUX_FOR_PWM9_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT0, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO1, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio2_tbl[] = {
    {PAD_GPIO2, PADGPIO_BANK, REG_GPIO2_GPIO_MODE, REG_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT10, PINMUX_FOR_SDIO_MODE_4},
    {PAD_GPIO2, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT10, PINMUX_FOR_PWM2_MODE_4},
    {PAD_GPIO2, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT1, PINMUX_FOR_PWM8_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT0, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO2, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio3_tbl[] = {
    {PAD_GPIO3, PADGPIO_BANK, REG_GPIO3_GPIO_MODE, REG_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO3, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT10, PINMUX_FOR_SDIO_MODE_4},
    {PAD_GPIO3, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT14, PINMUX_FOR_PWM3_MODE_4},
    {PAD_GPIO3, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT0, PINMUX_FOR_PWM10_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT0, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO3, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio4_tbl[] = {
    {PAD_GPIO4, PADGPIO_BANK, REG_GPIO4_GPIO_MODE, REG_GPIO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO4, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT10, PINMUX_FOR_SDIO_MODE_4},
    {PAD_GPIO4, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM4_MODE_3},
    {PAD_GPIO4, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT8, PINMUX_FOR_DMIC_6CH_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio5_tbl[] = {
    {PAD_GPIO5, PADGPIO_BANK, REG_GPIO5_GPIO_MODE, REG_GPIO5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT10, PINMUX_FOR_SDIO_MODE_4},
    {PAD_GPIO5, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM5_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT8, PINMUX_FOR_DMIC_6CH_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio6_tbl[] = {
    {PAD_GPIO6, PADGPIO_BANK, REG_GPIO6_GPIO_MODE, REG_GPIO6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO6, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_SDIO_CDZ_MODE, REG_SDIO_CDZ_MODE_MASK, BIT12 | BIT11, PINMUX_FOR_SDIO_CDZ_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_SDIO_RST_MODE, REG_SDIO_RST_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SDIO_RST_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PWM6_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT8, PINMUX_FOR_DMIC_6CH_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio7_tbl[] = {
    {PAD_GPIO7, PADGPIO_BANK, REG_GPIO7_GPIO_MODE, REG_GPIO7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO7, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO7, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_PWM7_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT8, PINMUX_FOR_DMIC_6CH_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO7, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO7, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO7, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio14_tbl[] = {
    {PAD_GPIO14, PADGPIO_BANK, REG_GPIO14_GPIO_MODE, REG_GPIO14_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO14, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO14, PADTOP_BANK, REG_SPI0_CZ1_MODE, REG_SPI0_CZ1_MODE_MASK, BIT5, PINMUX_FOR_SPI0_CZ1_MODE_2},
    {PAD_GPIO14, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1, PINMUX_FOR_PWM0_MODE_2},
    {PAD_GPIO14, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM9_MODE_3},
    {PAD_GPIO14, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO14, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_GPIO14, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_GPIO14, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_GPIO14, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO14, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo gpio15_tbl[] = {
    {PAD_GPIO15, PADGPIO_BANK, REG_GPIO15_GPIO_MODE, REG_GPIO15_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO15, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO15, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_GPIO15, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5, PINMUX_FOR_PWM1_MODE_2},
    {PAD_GPIO15, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM10_MODE_3},
    {PAD_GPIO15, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_GPIO15, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_GPIO15, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_GPIO15, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo i2c0_scl_tbl[] = {
    {PAD_I2C0_SCL, PADGPIO_BANK, REG_I2C0_SCL_GPIO_MODE, REG_I2C0_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT8, PINMUX_FOR_PWM2_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_MCK_MODE_3},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo i2c0_sda_tbl[] = {
    {PAD_I2C0_SDA, PADGPIO_BANK, REG_I2C0_SDA_GPIO_MODE, REG_I2C0_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT12, PINMUX_FOR_PWM3_MODE_1},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
};
const ST_PadMuxInfo i2c1_scl_tbl[] = {
    {PAD_I2C1_SCL, PADGPIO_BANK, REG_I2C1_SCL_GPIO_MODE, REG_I2C1_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_I2C1_SCL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_I2C1_SCL, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT0, PINMUX_FOR_I2C1_MODE_1},
    {PAD_I2C1_SCL, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
};
const ST_PadMuxInfo i2c1_sda_tbl[] = {
    {PAD_I2C1_SDA, PADGPIO_BANK, REG_I2C1_SDA_GPIO_MODE, REG_I2C1_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C1_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_I2C1_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_I2C1_SDA, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_I2C1_SDA, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT0, PINMUX_FOR_I2C1_MODE_1},
    {PAD_I2C1_SDA, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
};
const ST_PadMuxInfo sr_io00_tbl[] = {
    {PAD_SR_IO00, PADGPIO_BANK, REG_SR_IO00_GPIO_MODE, REG_SR_IO00_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO00, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_IO00, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SR_IO00, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO00, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C2_MODE_3},
    {PAD_SR_IO00, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LED0_MODE_3},
    {PAD_SR_IO00, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_SR_IO00, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO00, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO00, PADTOP_BANK, REG_SR00_PDN_MODE, REG_SR00_PDN_MODE_MASK, BIT1, PINMUX_FOR_SR00_PDN_MODE_2},
};
const ST_PadMuxInfo sr_io01_tbl[] = {
    {PAD_SR_IO01, PADGPIO_BANK, REG_SR_IO01_GPIO_MODE, REG_SR_IO01_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO01, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_IO01, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO01, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C2_MODE_3},
    {PAD_SR_IO01, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_LED1_MODE_3},
    {PAD_SR_IO01, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO01, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_SR_IO01, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO01, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO01, PADTOP_BANK, REG_SR00_RST_MODE, REG_SR00_RST_MODE_MASK, BIT1, PINMUX_FOR_SR00_RST_MODE_2},
};
const ST_PadMuxInfo sr_io02_tbl[] = {
    {PAD_SR_IO02, PADGPIO_BANK, REG_SR_IO02_GPIO_MODE, REG_SR_IO02_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO02, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO02, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO02, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO02, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_SR_IO02, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO02, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO02, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO02, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO02, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO02, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io03_tbl[] = {
    {PAD_SR_IO03, PADGPIO_BANK, REG_SR_IO03_GPIO_MODE, REG_SR_IO03_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO03, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO03, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO03, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO03, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO03, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_SR_IO03, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO03, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO03, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO03, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO03, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO03, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io04_tbl[] = {
    {PAD_SR_IO04, PADGPIO_BANK, REG_SR_IO04_GPIO_MODE, REG_SR_IO04_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO04, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO04, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO04, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO04, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO04, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_SR_IO04, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO04, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO04, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO04, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
    {PAD_SR_IO04, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO04, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO04, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO04, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io05_tbl[] = {
    {PAD_SR_IO05, PADGPIO_BANK, REG_SR_IO05_GPIO_MODE, REG_SR_IO05_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO05, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO05, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO05, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO05, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO05, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR0_MIPI_MODE_3},
    {PAD_SR_IO05, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO05, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO05, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO05, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
    {PAD_SR_IO05, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO05, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO05, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO05, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io06_tbl[] = {
    {PAD_SR_IO06, PADGPIO_BANK, REG_SR_IO06_GPIO_MODE, REG_SR_IO06_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO06, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO06, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO06, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_SR_IO06, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SDIO_MODE_3},
    {PAD_SR_IO06, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO06, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO06, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_SR_IO06, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO06, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO06, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO06, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
    {PAD_SR_IO06, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO06, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO06, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO06, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io07_tbl[] = {
    {PAD_SR_IO07, PADGPIO_BANK, REG_SR_IO07_GPIO_MODE, REG_SR_IO07_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO07, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO07, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO07, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_SR_IO07, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SDIO_MODE_3},
    {PAD_SR_IO07, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO07, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO07, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_SR_IO07, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO07, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO07, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO07, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
    {PAD_SR_IO07, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO07, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO07, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO07, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io08_tbl[] = {
    {PAD_SR_IO08, PADGPIO_BANK, REG_SR_IO08_GPIO_MODE, REG_SR_IO08_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO08, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO08, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO08, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_SR_IO08, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SDIO_MODE_3},
    {PAD_SR_IO08, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO08, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO08, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_SR_IO08, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO08, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO08, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO08, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
    {PAD_SR_IO08, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO08, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO08, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO08, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io09_tbl[] = {
    {PAD_SR_IO09, PADGPIO_BANK, REG_SR_IO09_GPIO_MODE, REG_SR_IO09_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO09, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO09, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO09, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_SR_IO09, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SDIO_MODE_3},
    {PAD_SR_IO09, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO09, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO09, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_SR_IO09, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO09, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO09, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO09, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
    {PAD_SR_IO09, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO09, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO09, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_SR_IO09, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io10_tbl[] = {
    {PAD_SR_IO10, PADGPIO_BANK, REG_SR_IO10_GPIO_MODE, REG_SR_IO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO10, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO10, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO10, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SDIO_MODE_3},
    {PAD_SR_IO10, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10, PINMUX_FOR_DMIC_6CH_MODE_4},
    {PAD_SR_IO10, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR0_MIPI_MODE_1},
    {PAD_SR_IO10, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO10, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_SR_IO10, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO10, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO10, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO10, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
};
const ST_PadMuxInfo sr_io11_tbl[] = {
    {PAD_SR_IO11, PADGPIO_BANK, REG_SR_IO11_GPIO_MODE, REG_SR_IO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO11, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO11, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO11, PADTOP_BANK, REG_SDIO_MODE, REG_SDIO_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SDIO_MODE_3},
    {PAD_SR_IO11, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10, PINMUX_FOR_DMIC_6CH_MODE_4},
    {PAD_SR_IO11, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR0_MIPI_MODE_2},
    {PAD_SR_IO11, PADTOP_BANK, REG_SR0_MIPI_MODE, REG_SR0_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR0_MIPI_MODE_4},
    {PAD_SR_IO11, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO11, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO11, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_SR_IO11, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
};
const ST_PadMuxInfo sr_io12_tbl[] = {
    {PAD_SR_IO12, PADGPIO_BANK, REG_SR_IO12_GPIO_MODE, REG_SR_IO12_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO12, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_IO12, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_SR_IO12, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT8, PINMUX_FOR_I2C2_MODE_1},
    {PAD_SR_IO12, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO12, PADTOP_BANK, REG_SR00_PDN_MODE, REG_SR00_PDN_MODE_MASK, BIT0, PINMUX_FOR_SR00_PDN_MODE_1},
    {PAD_SR_IO12, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
};
const ST_PadMuxInfo sr_io13_tbl[] = {
    {PAD_SR_IO13, PADGPIO_BANK, REG_SR_IO13_GPIO_MODE, REG_SR_IO13_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO13, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_IO13, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_SR_IO13, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT8, PINMUX_FOR_I2C2_MODE_1},
    {PAD_SR_IO13, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO13, PADTOP_BANK, REG_SR00_RST_MODE, REG_SR00_RST_MODE_MASK, BIT0, PINMUX_FOR_SR00_RST_MODE_1},
};
const ST_PadMuxInfo sr_io14_tbl[] = {
    {PAD_SR_IO14, PADGPIO_BANK, REG_SR_IO14_GPIO_MODE, REG_SR_IO14_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO14, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_IO14, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_IO14, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR_IO14, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO14, PADTOP_BANK, REG_SDIO_CDZ_MODE, REG_SDIO_CDZ_MODE_MASK, BIT12, PINMUX_FOR_SDIO_CDZ_MODE_2},
    {PAD_SR_IO14, PADTOP_BANK, REG_SDIO_RST_MODE, REG_SDIO_RST_MODE_MASK, BIT13, PINMUX_FOR_SDIO_RST_MODE_2},
    {PAD_SR_IO14, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM8_MODE_3},
    {PAD_SR_IO14, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10, PINMUX_FOR_DMIC_6CH_MODE_4},
    {PAD_SR_IO14, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO14, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO14, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT2, PINMUX_FOR_SR01_RST_MODE_1},
    {PAD_SR_IO14, PADTOP_BANK, REG_SR_HSYNC_MODE, REG_SR_HSYNC_MODE_MASK, BIT10, PINMUX_FOR_SR_HSYNC_MODE_1},
    {PAD_SR_IO14, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io15_tbl[] = {
    {PAD_SR_IO15, PADGPIO_BANK, REG_SR_IO15_GPIO_MODE, REG_SR_IO15_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO15, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_IO15, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_IO15, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO15, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT6, PINMUX_FOR_PWM9_MODE_4},
    {PAD_SR_IO15, PADTOP_BANK, REG_DMIC_6CH_MODE, REG_DMIC_6CH_MODE_MASK, BIT10, PINMUX_FOR_DMIC_6CH_MODE_4},
    {PAD_SR_IO15, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO15, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO15, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT2, PINMUX_FOR_SR01_MCLK_MODE_1},
    {PAD_SR_IO15, PADTOP_BANK, REG_SR0_PCLK_MODE, REG_SR0_PCLK_MODE_MASK, BIT0, PINMUX_FOR_SR0_PCLK_MODE_1},
    {PAD_SR_IO15, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT656_MODE_2},
    {PAD_SR_IO15, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_SR_IO15, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_SR_IO15, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io16_tbl[] = {
    {PAD_SR_IO16, PADGPIO_BANK, REG_SR_IO16_GPIO_MODE, REG_SR_IO16_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO16, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_IO16, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_IO16, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO16, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT2, PINMUX_FOR_PWM10_MODE_4},
    {PAD_SR_IO16, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO16, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO16, PADTOP_BANK, REG_SR00_RST_MODE, REG_SR00_RST_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR00_RST_MODE_3},
    {PAD_SR_IO16, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT3, PINMUX_FOR_SR01_RST_MODE_2},
    {PAD_SR_IO16, PADTOP_BANK, REG_SR_VSYNC_MODE, REG_SR_VSYNC_MODE_MASK, BIT12, PINMUX_FOR_SR_VSYNC_MODE_1},
    {PAD_SR_IO16, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sr_io17_tbl[] = {
    {PAD_SR_IO17, PADGPIO_BANK, REG_SR_IO17_GPIO_MODE, REG_SR_IO17_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR_IO17, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR_IO17, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR_IO17, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SR_IO17, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT0, PINMUX_FOR_SR0_MODE_1},
    {PAD_SR_IO17, PADTOP_BANK, REG_SR0_MODE, REG_SR0_MODE_MASK, BIT1, PINMUX_FOR_SR0_MODE_2},
    {PAD_SR_IO17, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT0, PINMUX_FOR_SR00_MCLK_MODE_1},
    {PAD_SR_IO17, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT3, PINMUX_FOR_SR01_MCLK_MODE_2},
    {PAD_SR_IO17, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
};
const ST_PadMuxInfo sar_gpio3_tbl[] = {
    {PAD_SAR_GPIO3, PADGPIO_BANK, REG_SAR_GPIO3_GPIO_MODE, REG_SAR_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO3, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_3_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO3, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO3, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_3_MASK, 0, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO3, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO3, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_3_MASK, BIT3, PINMUX_FOR_SAR_MODE_3},
};
const ST_PadMuxInfo sar_gpio2_tbl[] = {
    {PAD_SAR_GPIO2, PADGPIO_BANK, REG_SAR_GPIO2_GPIO_MODE, REG_SAR_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO2, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_2_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO2, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO2, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_2_MASK, 0, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO2, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO2, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_2_MASK, BIT2, PINMUX_FOR_SAR_MODE_2},

};
const ST_PadMuxInfo sar_gpio1_tbl[] = {
    {PAD_SAR_GPIO1, PADGPIO_BANK, REG_SAR_GPIO1_GPIO_MODE, REG_SAR_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO1, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_1_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO1, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SAR_GPIO1, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_1_MASK, 0, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SAR_GPIO1, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SAR_GPIO1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO1, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_1_MASK, 0, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO1, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO1, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_1_MASK, BIT1, PINMUX_FOR_SAR_MODE_1},
};
const ST_PadMuxInfo sar_gpio0_tbl[] = {
    {PAD_SAR_GPIO0, PADGPIO_BANK, REG_SAR_GPIO0_GPIO_MODE, REG_SAR_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO0, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_0_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO0, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SAR_GPIO0, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_0_MASK, 0, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SAR_GPIO0, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SAR_GPIO0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO0, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_0_MASK, 0, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO0, PMSLEEP_BANK, REG_SAR_EXT_MODE, REG_SAR_EXT_MODE_MASK, BIT1, PINMUX_FOR_OTP_TEST_1},
    {PAD_SAR_GPIO0, PM_SAR_BANK, REG_SAR_AISEL_MODE, REG_SAR_AISEL_MODE_0_MASK, BIT0, PINMUX_FOR_SAR_MODE_0},
};

const ST_PadMuxInfo eth_rn_tbl[] = {
    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, BIT15, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, BIT10 | BIT11 | BIT12 | BIT13,
     PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RN_MASK, BIT0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RN_MASK, 0, PINMUX_FOR_ETH_MODE},
};

const ST_PadMuxInfo eth_rp_tbl[] = {
    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, BIT15, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, BIT10 | BIT11 | BIT12 | BIT13,
     PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RP_MASK, BIT1, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RP_MASK, 0, PINMUX_FOR_ETH_MODE},
};

const ST_PadMuxInfo eth_tn_tbl[] = {
    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, BIT15, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, BIT10 | BIT11 | BIT12 | BIT13,
     PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TN_MASK, BIT2, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TN_MASK, 0, PINMUX_FOR_ETH_MODE},
};

const ST_PadMuxInfo eth_tp_tbl[] = {
    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, BIT15, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, BIT10 | BIT11 | BIT12 | BIT13,
     PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TP_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_ATOP_TX_OUTOFF, REG_ATOP_TX_OUTOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_PAD_ENABLE, REG_PAD_ENABLE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TP_MASK, 0, PINMUX_FOR_ETH_MODE},
};

const ST_PadMuxEntry m_stPadMuxEntry[] = {
    {(sizeof(sd1_io1_tbl) / sizeof(ST_PadMuxInfo)), sd1_io1_tbl},
    {(sizeof(sd1_io0_tbl) / sizeof(ST_PadMuxInfo)), sd1_io0_tbl},
    {(sizeof(sd1_io5_tbl) / sizeof(ST_PadMuxInfo)), sd1_io5_tbl},
    {(sizeof(sd1_io4_tbl) / sizeof(ST_PadMuxInfo)), sd1_io4_tbl},
    {(sizeof(sd1_io3_tbl) / sizeof(ST_PadMuxInfo)), sd1_io3_tbl},
    {(sizeof(sd1_io2_tbl) / sizeof(ST_PadMuxInfo)), sd1_io2_tbl},
    {(sizeof(sd1_io6_tbl) / sizeof(ST_PadMuxInfo)), sd1_io6_tbl},
    {(sizeof(uart1_rx_tbl) / sizeof(ST_PadMuxInfo)), uart1_rx_tbl},
    {(sizeof(uart1_tx_tbl) / sizeof(ST_PadMuxInfo)), uart1_tx_tbl},
    {(sizeof(spi0_cz_tbl) / sizeof(ST_PadMuxInfo)), spi0_cz_tbl},
    {(sizeof(spi0_ck_tbl) / sizeof(ST_PadMuxInfo)), spi0_ck_tbl},
    {(sizeof(spi0_di_tbl) / sizeof(ST_PadMuxInfo)), spi0_di_tbl},
    {(sizeof(spi0_do_tbl) / sizeof(ST_PadMuxInfo)), spi0_do_tbl},
    {(sizeof(pwm0_tbl) / sizeof(ST_PadMuxInfo)), pwm0_tbl},
    {(sizeof(pwm1_tbl) / sizeof(ST_PadMuxInfo)), pwm1_tbl},
    {(sizeof(sd_clk_tbl) / sizeof(ST_PadMuxInfo)), sd_clk_tbl},
    {(sizeof(sd_cmd_tbl) / sizeof(ST_PadMuxInfo)), sd_cmd_tbl},
    {(sizeof(sd_d0_tbl) / sizeof(ST_PadMuxInfo)), sd_d0_tbl},
    {(sizeof(sd_d1_tbl) / sizeof(ST_PadMuxInfo)), sd_d1_tbl},
    {(sizeof(sd_d2_tbl) / sizeof(ST_PadMuxInfo)), sd_d2_tbl},
    {(sizeof(sd_d3_tbl) / sizeof(ST_PadMuxInfo)), sd_d3_tbl},
    {(sizeof(usb_cid_tbl) / sizeof(ST_PadMuxInfo)), usb_cid_tbl},
    {(sizeof(pm_sd_cdz_tbl) / sizeof(ST_PadMuxInfo)), pm_sd_cdz_tbl},
    {(sizeof(pm_irin_tbl) / sizeof(ST_PadMuxInfo)), pm_irin_tbl},
    {(sizeof(pm_uart_rx_tbl) / sizeof(ST_PadMuxInfo)), pm_uart_rx_tbl},
    {(sizeof(pm_uart_tx_tbl) / sizeof(ST_PadMuxInfo)), pm_uart_tx_tbl},
    {(sizeof(pm_gpio0_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio0_tbl},
    {(sizeof(pm_gpio1_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio1_tbl},
    {(sizeof(pm_gpio2_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio2_tbl},
    {(sizeof(pm_gpio3_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio3_tbl},
    {(sizeof(pm_gpio4_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio4_tbl},
    {(sizeof(pm_gpio7_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio7_tbl},
    {(sizeof(pm_gpio8_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio8_tbl},
    {(sizeof(pm_gpio9_tbl) / sizeof(ST_PadMuxInfo)), pm_gpio9_tbl},
    {(sizeof(pm_spi_cz_tbl) / sizeof(ST_PadMuxInfo)), pm_spi_cz_tbl},
    {(sizeof(pm_spi_di_tbl) / sizeof(ST_PadMuxInfo)), pm_spi_di_tbl},
    {(sizeof(pm_spi_wpz_tbl) / sizeof(ST_PadMuxInfo)), pm_spi_wpz_tbl},
    {(sizeof(pm_spi_do_tbl) / sizeof(ST_PadMuxInfo)), pm_spi_do_tbl},
    {(sizeof(pm_spi_ck_tbl) / sizeof(ST_PadMuxInfo)), pm_spi_ck_tbl},
    {(sizeof(pm_spi_hld_tbl) / sizeof(ST_PadMuxInfo)), pm_spi_hld_tbl},
    {(sizeof(pm_led0_tbl) / sizeof(ST_PadMuxInfo)), pm_led0_tbl},
    {(sizeof(pm_led1_tbl) / sizeof(ST_PadMuxInfo)), pm_led1_tbl},
    {(sizeof(fuart_rx_tbl) / sizeof(ST_PadMuxInfo)), fuart_rx_tbl},
    {(sizeof(fuart_tx_tbl) / sizeof(ST_PadMuxInfo)), fuart_tx_tbl},
    {(sizeof(fuart_cts_tbl) / sizeof(ST_PadMuxInfo)), fuart_cts_tbl},
    {(sizeof(fuart_rts_tbl) / sizeof(ST_PadMuxInfo)), fuart_rts_tbl},
    {(sizeof(gpio0_tbl) / sizeof(ST_PadMuxInfo)), gpio0_tbl},
    {(sizeof(gpio1_tbl) / sizeof(ST_PadMuxInfo)), gpio1_tbl},
    {(sizeof(gpio2_tbl) / sizeof(ST_PadMuxInfo)), gpio2_tbl},
    {(sizeof(gpio3_tbl) / sizeof(ST_PadMuxInfo)), gpio3_tbl},
    {(sizeof(gpio4_tbl) / sizeof(ST_PadMuxInfo)), gpio4_tbl},
    {(sizeof(gpio5_tbl) / sizeof(ST_PadMuxInfo)), gpio5_tbl},
    {(sizeof(gpio6_tbl) / sizeof(ST_PadMuxInfo)), gpio6_tbl},
    {(sizeof(gpio7_tbl) / sizeof(ST_PadMuxInfo)), gpio7_tbl},
    {(sizeof(gpio14_tbl) / sizeof(ST_PadMuxInfo)), gpio14_tbl},
    {(sizeof(gpio15_tbl) / sizeof(ST_PadMuxInfo)), gpio15_tbl},
    {(sizeof(i2c0_scl_tbl) / sizeof(ST_PadMuxInfo)), i2c0_scl_tbl},
    {(sizeof(i2c0_sda_tbl) / sizeof(ST_PadMuxInfo)), i2c0_sda_tbl},
    {(sizeof(i2c1_scl_tbl) / sizeof(ST_PadMuxInfo)), i2c1_scl_tbl},
    {(sizeof(i2c1_sda_tbl) / sizeof(ST_PadMuxInfo)), i2c1_sda_tbl},
    {(sizeof(sr_io00_tbl) / sizeof(ST_PadMuxInfo)), sr_io00_tbl},
    {(sizeof(sr_io01_tbl) / sizeof(ST_PadMuxInfo)), sr_io01_tbl},
    {(sizeof(sr_io02_tbl) / sizeof(ST_PadMuxInfo)), sr_io02_tbl},
    {(sizeof(sr_io03_tbl) / sizeof(ST_PadMuxInfo)), sr_io03_tbl},
    {(sizeof(sr_io04_tbl) / sizeof(ST_PadMuxInfo)), sr_io04_tbl},
    {(sizeof(sr_io05_tbl) / sizeof(ST_PadMuxInfo)), sr_io05_tbl},
    {(sizeof(sr_io06_tbl) / sizeof(ST_PadMuxInfo)), sr_io06_tbl},
    {(sizeof(sr_io07_tbl) / sizeof(ST_PadMuxInfo)), sr_io07_tbl},
    {(sizeof(sr_io08_tbl) / sizeof(ST_PadMuxInfo)), sr_io08_tbl},
    {(sizeof(sr_io09_tbl) / sizeof(ST_PadMuxInfo)), sr_io09_tbl},
    {(sizeof(sr_io10_tbl) / sizeof(ST_PadMuxInfo)), sr_io10_tbl},
    {(sizeof(sr_io11_tbl) / sizeof(ST_PadMuxInfo)), sr_io11_tbl},
    {(sizeof(sr_io12_tbl) / sizeof(ST_PadMuxInfo)), sr_io12_tbl},
    {(sizeof(sr_io13_tbl) / sizeof(ST_PadMuxInfo)), sr_io13_tbl},
    {(sizeof(sr_io14_tbl) / sizeof(ST_PadMuxInfo)), sr_io14_tbl},
    {(sizeof(sr_io15_tbl) / sizeof(ST_PadMuxInfo)), sr_io15_tbl},
    {(sizeof(sr_io16_tbl) / sizeof(ST_PadMuxInfo)), sr_io16_tbl},
    {(sizeof(sr_io17_tbl) / sizeof(ST_PadMuxInfo)), sr_io17_tbl},
    {(sizeof(sar_gpio3_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio3_tbl},
    {(sizeof(sar_gpio2_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio2_tbl},
    {(sizeof(sar_gpio1_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio1_tbl},
    {(sizeof(sar_gpio0_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio0_tbl},

    // add manually for misc pads here
    {(sizeof(eth_rn_tbl) / sizeof(ST_PadMuxInfo)), eth_rn_tbl},
    {(sizeof(eth_rp_tbl) / sizeof(ST_PadMuxInfo)), eth_rp_tbl},
    {(sizeof(eth_tn_tbl) / sizeof(ST_PadMuxInfo)), eth_tn_tbl},
    {(sizeof(eth_tp_tbl) / sizeof(ST_PadMuxInfo)), eth_tp_tbl},
};

static const ST_PadModeInfo m_stPadModeInfoTbl[] = {
    {"GPIO_MODE", 0, 0, 0},
    {"EJ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT7},
    {"EJ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT8},
    {"TEST_IN_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT0},
    {"TEST_IN_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1},
    {"TEST_IN_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1 | BIT0},
    {"TEST_OUT_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT4},
    {"TEST_OUT_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5},
    {"TEST_OUT_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5 | BIT4},
    {"IR_IN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_IR_IN_MODE), REG_IR_IN_MODE_MASK, BIT4},
    {"I2C0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT0},
    {"I2C0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1},
    {"I2C0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1 | BIT0},
    {"I2C0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT2},
    {"I2C1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT0},
    {"I2C1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT1},
    {"I2C1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT1 | BIT0},
    {"I2C1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT2},
    {"I2C2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT8},
    {"I2C2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT9},
    {"I2C2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT9 | BIT8},
    {"SPI0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT0},
    {"SPI0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT1},
    {"SPI0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT1 | BIT0},
    {"SPI0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT2},
    {"SPI0_CZ1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ1_MODE), REG_SPI0_CZ1_MODE_MASK, BIT4},
    {"SPI0_CZ1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ1_MODE), REG_SPI0_CZ1_MODE_MASK, BIT5},
    {"SPI1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT4},
    {"SPI1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT5},
    {"SPI1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT5 | BIT4},
    {"SPI1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT6},
    {"SPI1_CZ1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_CZ1_MODE), REG_SPI1_CZ1_MODE_MASK, BIT0},
    {"SPI1_CZ1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_CZ1_MODE), REG_SPI1_CZ1_MODE_MASK, BIT1},
    {"SPI1_CZ1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_CZ1_MODE), REG_SPI1_CZ1_MODE_MASK, BIT1 | BIT0},
    {"FUART_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT8},
    {"FUART_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9},
    {"FUART_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9 | BIT8},
    {"FUART_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT10},
    {"FUART_2W_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT12},
    {"FUART_2W_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT13},
    {"FUART_2W_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT13 | BIT12},
    {"FUART_2W_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT14},
    {"UART0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT0},
    {"UART0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT1},
    {"UART1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT4},
    {"UART1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5},
    {"UART1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5 | BIT4},
    {"UART1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT6},
    {"SD0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_MODE), REG_SD0_MODE_MASK, BIT0},
    {"SD0_CDZ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_CDZ_MODE), REG_SD0_CDZ_MODE_MASK, BIT4},
    {"SDIO_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_MODE), REG_SDIO_MODE_MASK, BIT8},
    {"SDIO_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_MODE), REG_SDIO_MODE_MASK, BIT9},
    {"SDIO_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_MODE), REG_SDIO_MODE_MASK, BIT9 | BIT8},
    {"SDIO_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_MODE), REG_SDIO_MODE_MASK, BIT10},
    {"SDIO_CDZ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_CDZ_MODE), REG_SDIO_CDZ_MODE_MASK, BIT11},
    {"SDIO_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_RST_MODE), REG_SDIO_RST_MODE_MASK, BIT12},
    {"SDIO_CDZ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_CDZ_MODE), REG_SDIO_CDZ_MODE_MASK, BIT12},
    {"SDIO_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_RST_MODE), REG_SDIO_RST_MODE_MASK, BIT13},
    {"SDIO_CDZ_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_CDZ_MODE), REG_SDIO_CDZ_MODE_MASK, BIT12 | BIT11},
    {"SDIO_RST_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SDIO_RST_MODE), REG_SDIO_RST_MODE_MASK, BIT13 | BIT12},
    {"EMMC_4B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_4B_MODE), REG_EMMC_4B_MODE_MASK, BIT9},
    {"EMMC_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_RST_MODE), REG_EMMC_RST_MODE_MASK, BIT8},
    {"PWM0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT0},
    {"PWM0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1},
    {"PWM0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1 | BIT0},
    {"PWM0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT2},
    {"PWM1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT4},
    {"PWM1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5},
    {"PWM1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5 | BIT4},
    {"PWM1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6},
    {"PWM2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT8},
    {"PWM2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT9},
    {"PWM2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT9 | BIT8},
    {"PWM2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT10},
    {"PWM3_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT12},
    {"PWM3_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT13},
    {"PWM3_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT13 | BIT12},
    {"PWM3_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT14},
    {"PWM4_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT0},
    {"PWM4_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT1},
    {"PWM4_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT1 | BIT0},
    {"PWM5_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT4},
    {"PWM5_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT5},
    {"PWM5_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT5 | BIT4},
    {"PWM6_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT8},
    {"PWM6_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT9},
    {"PWM6_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT9 | BIT8},
    {"PWM7_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT12},
    {"PWM7_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT13},
    {"PWM7_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT13 | BIT12},
    {"PWM8_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT0},
    {"PWM8_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT1},
    {"PWM8_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT1 | BIT0},
    {"PWM9_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT4},
    {"PWM9_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT5},
    {"PWM9_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT5 | BIT4},
    {"PWM9_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT6},
    {"PWM10_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT0},
    {"PWM10_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT1},
    {"PWM10_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT1 | BIT0},
    {"PWM10_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT2},
    {"LED0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT0},
    {"LED0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT1},
    {"LED0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT1 | BIT0},
    {"LED0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT2},
    {"LED1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT4},
    {"LED1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT5},
    {"LED1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT5 | BIT4},
    {"LED1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT6},
    {"I2S_MCK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT0},
    {"I2S_MCK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT1},
    {"I2S_MCK_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT1 | BIT0},
    {"I2S_RX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT0},
    {"I2S_RX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT1},
    {"I2S_RX_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT1 | BIT0},
    {"I2S_RX_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT2},
    {"DMIC_4CH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT0},
    {"DMIC_4CH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT1},
    {"DMIC_4CH_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0},
    {"DMIC_6CH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_6CH_MODE), REG_DMIC_6CH_MODE_MASK, BIT8},
    {"DMIC_6CH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_6CH_MODE), REG_DMIC_6CH_MODE_MASK, BIT9},
    {"DMIC_6CH_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_6CH_MODE), REG_DMIC_6CH_MODE_MASK, BIT9 | BIT8},
    {"DMIC_6CH_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_6CH_MODE), REG_DMIC_6CH_MODE_MASK, BIT10},
    {"DMIC_6CH_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_6CH_MODE), REG_DMIC_6CH_MODE_MASK, BIT10 | BIT8},
    {"ETH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT0},
    {"ETH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT1},
    {"ETH_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT1 | BIT0},
    {"SR0_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT0},
    {"SR0_MIPI_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT1},
    {"SR0_MIPI_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0},
    {"SR0_MIPI_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT2},
    {"SR0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MODE), REG_SR0_MODE_MASK, BIT0},
    {"SR0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MODE), REG_SR0_MODE_MASK, BIT1},
    {"SR00_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT0},
    {"SR00_MCLK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT1},
    {"SR01_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT2},
    {"SR01_MCLK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT3},
    {"SR01_MCLK_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT3 | BIT2},
    {"SR00_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_RST_MODE), REG_SR00_RST_MODE_MASK, BIT0},
    {"SR00_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_RST_MODE), REG_SR00_RST_MODE_MASK, BIT1},
    {"SR00_RST_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR00_RST_MODE), REG_SR00_RST_MODE_MASK, BIT1 | BIT0},
    {"SR01_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT2},
    {"SR01_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT3},
    {"SR00_PDN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_PDN_MODE), REG_SR00_PDN_MODE_MASK, BIT0},
    {"SR00_PDN_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_PDN_MODE), REG_SR00_PDN_MODE_MASK, BIT1},
    {"SR_HSYNC_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR_HSYNC_MODE), REG_SR_HSYNC_MODE_MASK, BIT10},
    {"SR_VSYNC_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR_VSYNC_MODE), REG_SR_VSYNC_MODE_MASK, BIT12},
    {"SR0_PCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_PCLK_MODE), REG_SR0_PCLK_MODE_MASK, BIT0},
    {"SR0_BT656_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT656_MODE), REG_SR0_BT656_MODE_MASK, BIT0},
    {"SR0_BT656_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT656_MODE), REG_SR0_BT656_MODE_MASK, BIT1},
    {"BT656_OUT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_BT656_OUT_MODE), REG_BT656_OUT_MODE_MASK, BIT4},
    {"BT656_OUT_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_BT656_OUT_MODE), REG_BT656_OUT_MODE_MASK, BIT5},
    {"BT1120_OUT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_BT1120_OUT_MODE), REG_BT1120_OUT_MODE_MASK, BIT0},
    {"BT1120_OUT_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_BT1120_OUT_MODE), REG_BT1120_OUT_MODE_MASK, BIT1},
    {"TTL24_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_TTL24_MODE), REG_TTL24_MODE_MASK, BIT8},
    {"TTL16_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT0},
    {"RGB8_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_RGB8_MODE), REG_RGB8_MODE_MASK, BIT8},
    {"RGB8_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_RGB8_MODE), REG_RGB8_MODE_MASK, BIT9},
    {"OTP_TEST_1", _RIUA_16BIT(PADTOP_BANK, REG_OTP_TEST), REG_OTP_TEST_MASK, BIT8},
    {"UART_IS_GPIO_0", _RIUA_16BIT(PADTOP_BANK, REG_UART_IS_GPIO), REG_UART_IS_GPIO_MASK, 0},
    {"SPICSZ2_GPIO_1", _RIUA_16BIT(PMSLEEP_BANK, REG_SPICSZ2_GPIO), REG_SPICSZ2_GPIO_MASK, BIT3},
    {"SPI_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_SPI_GPIO), REG_SPI_GPIO_MASK, 0},
    {"SPIWPN_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_SPIWPN_GPIO), REG_SPIWPN_GPIO_MASK, 0},
    {"SPICSZ1_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_SPICSZ1_GPIO), REG_SPICSZ1_GPIO_MASK, 0},
    {"SPIHOLDN_MODE_0", _RIUA_16BIT(PADTOP_BANK, REG_SPIHOLDN_MODE), REG_SPIHOLDN_MODE_MASK, 0},
    {"SAR_MODE_0", _RIUA_16BIT(PM_SAR_BANK, REG_SAR_AISEL_MODE), REG_SAR_AISEL_MODE_0_MASK, BIT0},
    {"SAR_MODE_1", _RIUA_16BIT(PM_SAR_BANK, REG_SAR_AISEL_MODE), REG_SAR_AISEL_MODE_1_MASK, BIT1},
    {"SAR_MODE_2", _RIUA_16BIT(PM_SAR_BANK, REG_SAR_AISEL_MODE), REG_SAR_AISEL_MODE_2_MASK, BIT2},
    {"SAR_MODE_3", _RIUA_16BIT(PM_SAR_BANK, REG_SAR_AISEL_MODE), REG_SAR_AISEL_MODE_3_MASK, BIT3},
    {"SPI_EXT_EN_MDOE_0", _RIUA_16BIT(PADTOP_BANK, REG_SPI_EXT_EN_MODE), REG_SPI_EXT_EN_MODE_0_MASK, BIT0},
    {"SPI_EXT_EN_MDOE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI_EXT_EN_MODE), REG_SPI_EXT_EN_MODE_1_MASK, BIT1},
    {"SPI_EXT_EN_MDOE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI_EXT_EN_MODE), REG_SPI_EXT_EN_MODE_2_MASK, BIT2},
    {"SPI_EXT_EN_MDOE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI_EXT_EN_MODE), REG_SPI_EXT_EN_MODE_3_MASK, BIT3},
    {"SPI_EXT_EN_MDOE_4", _RIUA_16BIT(PADTOP_BANK, REG_SPI_EXT_EN_MODE), REG_SPI_EXT_EN_MODE_4_MASK, BIT4},
    {"SPI_EXT_EN_MDOE_5", _RIUA_16BIT(PADTOP_BANK, REG_SPI_EXT_EN_MODE), REG_SPI_EXT_EN_MODE_5_MASK, BIT5},
    {"SPI_EXT_EN_MDOE_6", _RIUA_16BIT(PADTOP_BANK, REG_SPI_EXT_EN_MODE), REG_SPI_EXT_EN_MODE_6_MASK, BIT6},
    // not include misc pad
};

//==============================================================================
//
//                              FUNCTIONS
//
//==============================================================================

//------------------------------------------------------------------------------
//  Function    : _HalCheckPin
//  Description :
//------------------------------------------------------------------------------
static S32 _HalCheckPin(U32 padID)
{
    if (GPIO_NR <= padID)
    {
        return FALSE;
    }
    return TRUE;
}

#if 0
static void _HalSARGPIOWriteRegBit(u32 u32RegOffset, bool bEnable, U8 u8BitMsk)
{
    if (bEnable)
        _GPIO_R_BYTE(_RIUA_8BIT(PM_SAR_BANK, u32RegOffset)) |= u8BitMsk;
    else
        _GPIO_R_BYTE(_RIUA_8BIT(PM_SAR_BANK, u32RegOffset)) &= (~u8BitMsk);
}
#endif

void _HalPadDisablePadMux(U32 u32PadModeID)
{
    if (_GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask))
    {
        _GPIO_W_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, 0, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);
    }
}

void _HalPadEnablePadMux(U32 u32PadModeID)
{
    _GPIO_W_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeVal,
                      m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);
}

static S32 HalPadSetMode_General(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U16 i            = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);
        if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
        {
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
            u16RegVal &= ~(m_stPadMuxEntry[u32PadID].padmux[i].mask);
            u16RegVal |= m_stPadMuxEntry[u32PadID].padmux[i].val; // CHECK Multi-Pad Mode
            _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);
            u8ModeIsFind       = 1;
            Pad_Mode[u32PadID] = u32Mode;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
            break;
#endif
        }
        else
        {
            if ((u32Mode == PINMUX_FOR_GPIO_MODE) && (m_stPadMuxEntry[u32PadID].padmux[i].mode > PRIORITY_GREATER_GPIO))
                continue;
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
            if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
            {
                printk(KERN_INFO "[Padmux]reset PAD%d(reg 0x%x:%x; mask0x%x) t0 %s (org: %s)\n", u32PadID,
                       m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset,
                       m_stPadMuxEntry[u32PadID].padmux[i].mask, m_stPadModeInfoTbl[u32Mode].u8PadName,
                       m_stPadModeInfoTbl[m_stPadMuxEntry[u32PadID].padmux[i].mode].u8PadName);
                if (m_stPadMuxEntry[u32PadID].padmux[i].val != 0)
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, 0, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
                else
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask,
                                      m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
            }
        }
    }
    return (u8ModeIsFind) ? 0 : 1;
}

static S32 HalPadSetMode_GeneralPMPad(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U16 i, ExtItemID = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);
        if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
        {
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
            u16RegVal &= ~(m_stPadMuxEntry[u32PadID].padmux[i].mask);
            u16RegVal |= m_stPadMuxEntry[u32PadID].padmux[i].val; // CHECK Multi-Pad Mode
            _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);
            u8ModeIsFind       = 1;
            Pad_Mode[u32PadID] = u32Mode;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
            break;
#endif
        }
        else if ((m_stPadMuxEntry[u32PadID].padmux[i].mode >= PINMUX_FOR_SPI_EXT_EN_MODE_0)
                 && (m_stPadMuxEntry[u32PadID].padmux[i].mode <= PINMUX_FOR_SPI_EXT_EN_MODE_6))
        {
            ExtItemID = i;
        }
        else
        {
            if ((u32Mode == PINMUX_FOR_GPIO_MODE) && (m_stPadMuxEntry[u32PadID].padmux[i].mode > PRIORITY_GREATER_GPIO))
                continue;
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
            if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
            {
                printk(KERN_INFO "[Padmux]reset PAD%d(reg 0x%x:%x; mask0x%x) t0 %s (org: %s)\n", u32PadID,
                       m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset,
                       m_stPadMuxEntry[u32PadID].padmux[i].mask, m_stPadModeInfoTbl[u32Mode].u8PadName,
                       m_stPadModeInfoTbl[m_stPadMuxEntry[u32PadID].padmux[i].mode].u8PadName);
                if (m_stPadMuxEntry[u32PadID].padmux[i].val != 0)
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, 0, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
                else
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask,
                                      m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
            }
        }
    }

    if ((u8ModeIsFind) && (u32Mode < PINMUX_FOR_SPICSZ2_GPIO_1))
    {
        // set external data mode
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].base,
                                 m_stPadMuxEntry[u32PadID].padmux[ExtItemID].offset);
        u16RegVal  = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
        u16RegVal &= ~(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].mask);
        u16RegVal |= m_stPadMuxEntry[u32PadID].padmux[ExtItemID].val; // CHECK Multi-Pad Mode

        _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);
    }

    return (u8ModeIsFind) ? 0 : 1;
}

//#define PAD_PM_IRIN_PATCH // m6 should patch because hardware design
//------------------------------------------------------------------------------
//  Function    : HalPadSetVal
//  Description :
//------------------------------------------------------------------------------
S32 HalPadSetVal(U32 u32PadID, U32 u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return 1;
    }
    if (u32PadID >= PAD_PM_GPIO9 && u32PadID <= PAD_PM_SPI_HLD)
    {
        return HalPadSetMode_GeneralPMPad(u32PadID, u32Mode);
    }
    else
    {
        return HalPadSetMode_General(u32PadID, u32Mode);
    }
}

//------------------------------------------------------------------------------
//  Function    : HalPadSetVal
//  Description :
//------------------------------------------------------------------------------
S32 HalPadGetVal(U32 u32PadID, U32* u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return 1;
    }
    *u32Mode = Pad_Mode[u32PadID];
    return 0;
}

//------------------------------------------------------------------------------
//  Function    :set GPIO voltage value
//  Description :only for i7
//------------------------------------------------------------------------------
void HalGPIOSetVol(U32 u32Group, U32 u32Mode) {}
//------------------------------------------------------------------------------
//  Function    : HalPadSet
//  Description :
//------------------------------------------------------------------------------
S32 HalPadSetMode(U32 u32Mode)
{
    U32 u32PadID;
    U16 k = 0;
    U16 i = 0;

    for (k = 0; k < sizeof(m_stPadMuxEntry) / sizeof(struct stPadMuxEntry); k++)
    {
        for (i = 0; i < m_stPadMuxEntry[k].size; i++)
        {
            if (u32Mode == m_stPadMuxEntry[k].padmux[i].mode)
            {
                u32PadID = m_stPadMuxEntry[k].padmux[i].padID;
                if (u32PadID >= GPIO_NR)
                {
                    return 1;
                }
                else if (u32PadID >= PAD_PM_GPIO9 && u32PadID <= PAD_PM_SPI_HLD)
                {
                    if (HalPadSetMode_GeneralPMPad(u32PadID, u32Mode))
                    {
                        return 1;
                    }
                }
                else
                {
                    if (HalPadSetMode_General(u32PadID, u32Mode))
                    {
                        return 1;
                    }
                }
            }
        }
    }
    return 0;
}

S32 _HalPadCheckDisablePadMux(U32 u32PadModeID)
{
    U16 u16RegVal = 0;

    u16RegVal =
        _GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);

    if (u16RegVal != 0)
    {
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0xFFFF00) >> 9);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0x1FF) >> 2);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadModeInfoTbl[u32PadModeID].u16ModeMask;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = 0;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
        m_stPadCheckVal.infocount++;
        return 1;
    }
    return 0;
}

S32 _HalPadCheckEnablePadMux(U32 u32PadModeID)
{
    U16 u16RegVal = 0;

    u16RegVal =
        _GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);

    if (u16RegVal != m_stPadModeInfoTbl[u32PadModeID].u16ModeVal)
    {
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0xFFFF00) >> 9);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0x1FF) >> 2);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadModeInfoTbl[u32PadModeID].u16ModeMask;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadModeInfoTbl[u32PadModeID].u16ModeVal;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
        m_stPadCheckVal.infocount++;
        return 1;
    }
    return 0;
}

static S32 HalPadCheckMode_General(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U8  u8ModeIsErr  = 0;
    U16 i            = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        if (u32PadID == m_stPadMuxEntry[u32PadID].padmux[i].padID)
        {
            u32RegAddr =
                _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);

            if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= (m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal != m_stPadMuxEntry[u32PadID].padmux[i].val) // CHECK Multi-Pad Mode
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }
            }
        }
    }

    return (u8ModeIsFind && !u8ModeIsErr) ? 0 : 1;
}

static S32 HalPadCheckMode_GeneralPMPad(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U8  u8ModeIsErr  = 0;
    U16 i, ExtItemID = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        if (u32PadID == m_stPadMuxEntry[u32PadID].padmux[i].padID)
        {
            u32RegAddr =
                _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);

            if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= (m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal != m_stPadMuxEntry[u32PadID].padmux[i].val) // CHECK Multi-Pad Mode
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else if ((m_stPadMuxEntry[u32PadID].padmux[i].mode >= PINMUX_FOR_SPI_EXT_EN_MODE_0)
                     && (m_stPadMuxEntry[u32PadID].padmux[i].mode <= PINMUX_FOR_SPI_EXT_EN_MODE_6))
            {
                ExtItemID = i;
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }
            }
        }
    }

    if ((u8ModeIsFind) && (u32Mode < PINMUX_FOR_SPICSZ2_GPIO_1))
    {
        // set external data mode
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].base,
                                 m_stPadMuxEntry[u32PadID].padmux[ExtItemID].offset);
        u16RegVal  = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
        u16RegVal &= (m_stPadMuxEntry[u32PadID].padmux[ExtItemID].mask);
        if (u16RegVal != m_stPadMuxEntry[u32PadID].padmux[ExtItemID].val)
        {
            u8ModeIsErr++;

            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                (U16)(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].base >> 8);
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                m_stPadMuxEntry[u32PadID].padmux[ExtItemID].offset;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[ExtItemID].mask;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[ExtItemID].val;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
            m_stPadCheckVal.infocount++;
        }
    }

    return (u8ModeIsFind && !u8ModeIsErr) ? 0 : 1;
}

S32 HalPadCheckVal(U32 u32PadID, U32 u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return 1;
    }

    memset(&m_stPadCheckVal, 0, sizeof(m_stPadCheckVal));
    if (u32PadID >= PAD_PM_GPIO9 && u32PadID <= PAD_PM_SPI_HLD)
    {
        return HalPadCheckMode_GeneralPMPad(u32PadID, u32Mode);
    }
    else
    {
        return HalPadCheckMode_General(u32PadID, u32Mode);
    }
}

U8 HalPadCheckInfoCount(void)
{
    return m_stPadCheckVal.infocount;
}

void* HalPadCheckInfoGet(U8 u8Index)
{
    return (void*)&m_stPadCheckVal.infos[u8Index];
}

U8 HalPadModeToVal(U8* pu8Mode, U8* u8Index)
{
    U16 index;
    for (index = 0; index < (sizeof(m_stPadModeInfoTbl) / sizeof(m_stPadModeInfoTbl[0])); index++)
    {
        if (!strcmp(m_stPadModeInfoTbl[index].u8PadName, pu8Mode))
        {
            *u8Index = index;
            return 0;
        }
    }
    return 1;
}

static U32 u32PadID[GPIO_NR + 1] = {0};

U32* HalPadModeToPadIndex(U32 u32Mode)
{
    U16 k     = 0;
    U16 i     = 0;
    U16 Count = 0;

    for (k = 0; k < sizeof(m_stPadMuxEntry) / sizeof(struct stPadMuxEntry); k++)
    {
        for (i = 0; i < m_stPadMuxEntry[k].size; i++)
        {
            if (u32Mode == m_stPadMuxEntry[k].padmux[i].mode)
            {
                u32PadID[Count] = m_stPadMuxEntry[k].padmux[i].padID;
                Count += 1;
            }
        }
    }
    u32PadID[Count] = PAD_UNKNOWN;
    return u32PadID;
}
