; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_1 = internal constant [8 x i8] c"unknown\00"
@assertFile_1 = internal constant [74 x i8] c"inductor_cache/qb/cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py\00"
@assertMessage_1 = internal constant [35 x i8] c"index out of bounds: 0 <= tmp9 < 6\00"
@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [74 x i8] c"inductor_cache/qb/cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py\00"
@assertMessage_0 = internal constant [35 x i8] c"index out of bounds: 0 <= tmp4 < 6\00"

; Function Attrs: noreturn
declare !dbg !7 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define void @triton_poi_fused_col2im_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !11 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !12
  %6 = shl i32 %5, 8, !dbg !13
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !14
  %8 = and i32 %7, 127, !dbg !14
  %9 = or disjoint i32 %6, %8, !dbg !15
  %10 = or disjoint i32 %9, 128, !dbg !15
  %11 = icmp slt i32 %9, 2304, !dbg !16
  %12 = icmp slt i32 %10, 2304, !dbg !16
  %13 = sdiv i32 %9, 48, !dbg !17
  %14 = sdiv i32 %10, 48, !dbg !17
  %15 = srem i32 %13, 12, !dbg !18
  %16 = srem i32 %14, 12, !dbg !18
  %.frozen = freeze i32 %9, !dbg !19
  %17 = sdiv i32 %.frozen, 4, !dbg !19
  %18 = sdiv i32 %10, 4, !dbg !19
  %19 = srem i32 %17, 12, !dbg !20
  %20 = srem i32 %18, 12, !dbg !20
  %21 = mul i32 %17, 4, !dbg !21
  %.decomposed = sub i32 %.frozen, %21, !dbg !21
  %22 = srem i32 %17, 4, !dbg !22
  %23 = srem i32 %18, 4, !dbg !22
  %24 = sdiv i32 %9, 16, !dbg !23
  %25 = sdiv i32 %10, 16, !dbg !23
  %26 = srem i32 %24, 3, !dbg !24
  %27 = srem i32 %25, 3, !dbg !24
  %28 = srem i32 %13, 4, !dbg !25
  %29 = srem i32 %14, 4, !dbg !25
  %30 = sdiv i32 %9, 192, !dbg !26
  %31 = sdiv i32 %10, 192, !dbg !26
  %32 = srem i32 %30, 3, !dbg !27
  %33 = srem i32 %31, 3, !dbg !27
  %34 = sdiv i32 %9, 576, !dbg !28
  %35 = sdiv i32 %10, 576, !dbg !28
  %36 = sext i32 %15 to i64, !dbg !29
  %37 = getelementptr i64, ptr addrspace(1) %0, i64 %36, !dbg !29
  %38 = sext i32 %16 to i64, !dbg !29
  %39 = getelementptr i64, ptr addrspace(1) %0, i64 %38, !dbg !29
  %40 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %37, i1 %11) #3, !dbg !30
  %41 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %39, i1 %12) #3, !dbg !30
  %42 = sext i32 %19 to i64, !dbg !31
  %43 = getelementptr i64, ptr addrspace(1) %0, i64 %42, !dbg !31
  %44 = sext i32 %20 to i64, !dbg !31
  %45 = getelementptr i64, ptr addrspace(1) %0, i64 %44, !dbg !31
  %46 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %43, i1 %11) #3, !dbg !32
  %47 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %45, i1 %12) #3, !dbg !32
  %48 = shl nsw i32 %26, 2, !dbg !33
  %49 = shl nsw i32 %27, 2, !dbg !33
  %50 = mul nsw i32 %32, 12, !dbg !34
  %51 = mul nsw i32 %33, 12, !dbg !34
  %52 = mul nsw i32 %22, 36, !dbg !35
  %53 = mul nsw i32 %23, 36, !dbg !35
  %54 = mul nsw i32 %28, 144, !dbg !36
  %55 = mul nsw i32 %29, 144, !dbg !36
  %56 = mul nsw i32 %34, 576, !dbg !37
  %57 = mul nsw i32 %35, 576, !dbg !37
  %58 = add nsw i32 %56, %.decomposed, !dbg !38
  %59 = add nsw i32 %58, %48, !dbg !39
  %60 = add nsw i32 %59, %50, !dbg !40
  %61 = add i32 %60, %52, !dbg !41
  %62 = add i32 %61, %54, !dbg !42
  %63 = add nsw i32 %57, %.decomposed, !dbg !38
  %64 = add nsw i32 %63, %49, !dbg !39
  %65 = add nsw i32 %64, %51, !dbg !40
  %66 = add i32 %65, %53, !dbg !41
  %67 = add i32 %66, %55, !dbg !42
  %68 = sext i32 %62 to i64, !dbg !43
  %69 = getelementptr float, ptr addrspace(1) %1, i64 %68, !dbg !43
  %70 = sext i32 %67 to i64, !dbg !43
  %71 = getelementptr float, ptr addrspace(1) %1, i64 %70, !dbg !43
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %69, i1 %11) #3, !dbg !44
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %71, i1 %12) #3, !dbg !44
  %74 = add i64 %40, 6, !dbg !45
  %75 = add i64 %41, 6, !dbg !45
  %76 = icmp slt i64 %40, 0, !dbg !46
  %77 = icmp slt i64 %41, 0, !dbg !46
  %78 = select i1 %76, i64 %74, i64 %40, !dbg !47
  %79 = select i1 %77, i64 %75, i64 %41, !dbg !47
  %80 = icmp ugt i64 %78, 5, !dbg !48
  %81 = icmp ugt i64 %79, 5, !dbg !48
  %.not1 = and i1 %11, %80, !dbg !49
  %.not2 = and i1 %12, %81, !dbg !50
  %82 = or i1 %.not1, %.not2, !dbg !50
  br i1 %82, label %83, label %84, !dbg !50

83:                                               ; preds = %4
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 39, ptr nonnull @assertFunc_0, i64 1), !dbg !50
  unreachable, !dbg !50

84:                                               ; preds = %4
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %85 = add i64 %46, 6, !dbg !51
  %86 = add i64 %47, 6, !dbg !51
  %87 = icmp slt i64 %46, 0, !dbg !52
  %88 = icmp slt i64 %47, 0, !dbg !52
  %89 = select i1 %87, i64 %85, i64 %46, !dbg !53
  %90 = select i1 %88, i64 %86, i64 %47, !dbg !53
  %91 = icmp ugt i64 %89, 5, !dbg !54
  %92 = icmp ugt i64 %90, 5, !dbg !54
  %.not3 = and i1 %11, %91, !dbg !55
  %.not4 = and i1 %12, %92, !dbg !56
  %93 = or i1 %.not3, %.not4, !dbg !56
  br i1 %93, label %94, label %95, !dbg !56

94:                                               ; preds = %84
  tail call void @__assertfail(ptr nonnull @assertMessage_1, ptr nonnull @assertFile_1, i32 43, ptr nonnull @assertFunc_1, i64 1), !dbg !56
  unreachable, !dbg !56

95:                                               ; preds = %84
  %96 = bitcast i32 %73 to float, !dbg !44
  %97 = bitcast i32 %72 to float, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !56
  %98 = mul nsw i32 %.decomposed, 36, !dbg !57
  %99 = sext i32 %98 to i64, !dbg !58
  %100 = mul nsw i32 %34, 144, !dbg !59
  %101 = mul nsw i32 %35, 144, !dbg !59
  %102 = sext i32 %100 to i64, !dbg !60
  %103 = sext i32 %101 to i64, !dbg !60
  %104 = getelementptr float, ptr addrspace(1) %2, i64 %89, !dbg !61
  %.idx = mul i64 %78, 24, !dbg !61
  %105 = getelementptr i8, ptr addrspace(1) %104, i64 %.idx, !dbg !61
  %106 = getelementptr float, ptr addrspace(1) %105, i64 %99, !dbg !61
  %107 = getelementptr float, ptr addrspace(1) %106, i64 %102, !dbg !61
  %108 = getelementptr float, ptr addrspace(1) %2, i64 %90, !dbg !61
  %.idx5 = mul i64 %79, 24, !dbg !61
  %109 = getelementptr i8, ptr addrspace(1) %108, i64 %.idx5, !dbg !61
  %110 = getelementptr float, ptr addrspace(1) %109, i64 %99, !dbg !61
  %111 = getelementptr float, ptr addrspace(1) %110, i64 %103, !dbg !61
  %112 = tail call float asm sideeffect "mov.u32 $0, 0x0;\0A\09@$3 atom.global.gpu.relaxed.add.f32 $0, [ $1 + 0 ], $2;", "=r,l,r,b"(ptr addrspace(1) %107, float %97, i1 %11) #3, !dbg !62
  %113 = tail call float asm sideeffect "mov.u32 $0, 0x0;\0A\09@$3 atom.global.gpu.relaxed.add.f32 $0, [ $1 + 0 ], $2;", "=r,l,r,b"(ptr addrspace(1) %111, float %96, i1 %12) #3, !dbg !62
  ret void, !dbg !63
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { noreturn }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py", directory: "inductor_cache/qb")
!4 = !{ptr @triton_poi_fused_col2im_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_col2im_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !8, file: !8, type: !9, spFlags: DISPFlagOptimized)
!8 = !DIFile(filename: "<unknown>", directory: "")
!9 = !DISubroutineType(cc: DW_CC_normal, types: !10)
!10 = !{}
!11 = distinct !DISubprogram(name: "triton_poi_fused_col2im_6", linkageName: "triton_poi_fused_col2im_6", scope: !3, file: !3, line: 19, type: !9, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!12 = !DILocation(line: 21, column: 28, scope: !11)
!13 = !DILocation(line: 21, column: 33, scope: !11)
!14 = !DILocation(line: 22, column: 36, scope: !11)
!15 = !DILocation(line: 22, column: 23, scope: !11)
!16 = !DILocation(line: 23, column: 21, scope: !11)
!17 = !DILocation(line: 24, column: 21, scope: !11)
!18 = !DILocation(line: 24, column: 27, scope: !11)
!19 = !DILocation(line: 25, column: 21, scope: !11)
!20 = !DILocation(line: 25, column: 26, scope: !11)
!21 = !DILocation(line: 26, column: 19, scope: !11)
!22 = !DILocation(line: 27, column: 26, scope: !11)
!23 = !DILocation(line: 28, column: 21, scope: !11)
!24 = !DILocation(line: 28, column: 27, scope: !11)
!25 = !DILocation(line: 29, column: 27, scope: !11)
!26 = !DILocation(line: 30, column: 21, scope: !11)
!27 = !DILocation(line: 30, column: 28, scope: !11)
!28 = !DILocation(line: 31, column: 19, scope: !11)
!29 = !DILocation(line: 32, column: 30, scope: !11)
!30 = !DILocation(line: 32, column: 35, scope: !11)
!31 = !DILocation(line: 33, column: 30, scope: !11)
!32 = !DILocation(line: 33, column: 35, scope: !11)
!33 = !DILocation(line: 34, column: 38, scope: !11)
!34 = !DILocation(line: 34, column: 46, scope: !11)
!35 = !DILocation(line: 34, column: 54, scope: !11)
!36 = !DILocation(line: 34, column: 63, scope: !11)
!37 = !DILocation(line: 34, column: 72, scope: !11)
!38 = !DILocation(line: 34, column: 36, scope: !11)
!39 = !DILocation(line: 34, column: 43, scope: !11)
!40 = !DILocation(line: 34, column: 51, scope: !11)
!41 = !DILocation(line: 34, column: 59, scope: !11)
!42 = !DILocation(line: 34, column: 68, scope: !11)
!43 = !DILocation(line: 34, column: 31, scope: !11)
!44 = !DILocation(line: 34, column: 98, scope: !11)
!45 = !DILocation(line: 36, column: 18, scope: !11)
!46 = !DILocation(line: 37, column: 18, scope: !11)
!47 = !DILocation(line: 38, column: 32, scope: !11)
!48 = !DILocation(line: 39, column: 37, scope: !11)
!49 = !DILocation(line: 39, column: 50, scope: !11)
!50 = !DILocation(line: 39, column: 60, scope: !11)
!51 = !DILocation(line: 40, column: 18, scope: !11)
!52 = !DILocation(line: 41, column: 18, scope: !11)
!53 = !DILocation(line: 42, column: 32, scope: !11)
!54 = !DILocation(line: 43, column: 37, scope: !11)
!55 = !DILocation(line: 43, column: 50, scope: !11)
!56 = !DILocation(line: 43, column: 60, scope: !11)
!57 = !DILocation(line: 44, column: 49, scope: !11)
!58 = !DILocation(line: 44, column: 46, scope: !11)
!59 = !DILocation(line: 44, column: 58, scope: !11)
!60 = !DILocation(line: 44, column: 54, scope: !11)
!61 = !DILocation(line: 44, column: 30, scope: !11)
!62 = !DILocation(line: 44, column: 70, scope: !11)
!63 = !DILocation(line: 44, column: 4, scope: !11)
