property a8;
@(posedge clk) (StartSFD == 1) |=> (StateSFD == 1);
endproperty
assert_a8: assert property(a8);

property a5;
@(posedge clk) (StartIdle == 1) |=> (StateSFD == 0);
endproperty
assert_a5: assert property(a5);

property a0;
@(posedge clk) (StartDrop == 1) |=> (StateSFD == 0);
endproperty
assert_a0: assert property(a0);

property a3;
@(posedge clk) (StartData0 == 1) |=> (StateSFD == 0);
endproperty
assert_a3: assert property(a3);

property a1;
@(posedge clk) (StartPreamble == 1) |=> (StateSFD == 0);
endproperty
assert_a1: assert property(a1);

property a9;
@(posedge clk) (StateSFD == 1 & StartIdle == 0 & MRxDEqD == 0) |=> (StateSFD == 1);
endproperty
assert_a9: assert property(a9);

property a2;
@(posedge clk) (StateData[0] == 1) |=> (StateSFD == 0);
endproperty
assert_a2: assert property(a2);

property a4;
@(posedge clk) (StateDrop == 1) |=> (StateSFD == 0);
endproperty
assert_a4: assert property(a4);

property a7;
@(posedge clk) (MRxDEq5 == 0 & StatePreamble == 1) |=> (StateSFD == 0);
endproperty
assert_a7: assert property(a7);

property a6;
@(posedge clk) (MRxDV == 0) |=> (StateSFD == 0);
endproperty
assert_a6: assert property(a6);

