{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718615046862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718615046862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 06:04:06 2024 " "Processing started: Mon Jun 17 06:04:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718615046862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615046862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oac2-tfive -c oac2-tfive " "Command: quartus_map --read_settings_files=on --write_settings_files=off oac2-tfive -c oac2-tfive" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615046862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718615047280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718615047280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entidade_estagio_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entidade_estagio_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estagio_if-arch " "Found design unit 1: estagio_if-arch" {  } { { "entidade_estagio_if.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/entidade_estagio_if.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058853 ""} { "Info" "ISGN_ENTITY_NAME" "1 estagio_if " "Found entity 1: estagio_if" {  } { { "entidade_estagio_if.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/entidade_estagio_if.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_if-tb " "Found design unit 1: tb_if-tb" {  } { { "tb_if.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/tb_if.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058854 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_if " "Found entity 1: tb_if" {  } { { "tb_if.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/tb_if.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_if2_swap_original.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_if2_swap_original.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_if2-tb " "Found design unit 1: tb_if2-tb" {  } { { "tb_if2_swap_original.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/tb_if2_swap_original.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058855 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_if2 " "Found entity 1: tb_if2" {  } { { "tb_if2_swap_original.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/tb_if2_swap_original.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058856 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-data_ram_arch " "Found design unit 1: data_ram-data_ram_arch" {  } { { "data_ram.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/data_ram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058857 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/data_ram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos " "Found design unit 1: tipos" {  } { { "package_type.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/package_type.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/ram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058858 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/ram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-regfile_arch " "Found design unit 1: regfile-regfile_arch" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/regfile.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058858 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/regfile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718615058858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058858 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "to_hex_string tb_if.vhd(74) " "VHDL error at tb_if.vhd(74): object \"to_hex_string\" is used but not declared" {  } { { "tb_if.vhd" "" { Text "/home/miguelaguena/Documents/oac2-tfive/tb_if.vhd" 74 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1718615058860 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718615058949 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 17 06:04:18 2024 " "Processing ended: Mon Jun 17 06:04:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718615058949 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718615058949 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718615058949 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718615058949 ""}
