{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709243933983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709243933983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 16:58:53 2024 " "Processing started: Thu Feb 29 16:58:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709243933983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709243933983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Convertidor -c Convertidor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Convertidor -c Convertidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709243933983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709243934220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/conversor/conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/conversor/conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor-arch_Conversor " "Found design unit 1: Conversor-arch_Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934709 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor " "Found entity 1: Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709243934709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/bcd7seg/bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/bcd7seg/bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg-BCD7Seg_Arch " "Found design unit 1: BCD7Seg-BCD7Seg_Arch" {  } { { "../BCD7Seg/BCD7Seg.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/BCD7Seg/BCD7Seg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg " "Found entity 1: BCD7Seg" {  } { { "../BCD7Seg/BCD7Seg.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/BCD7Seg/BCD7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-arch_HalfAdder " "Found design unit 1: HalfAdder-arch_HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/HalfAdder/HalfAdder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/HalfAdder/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/fulladder4bits/fulladder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/fulladder4bits/fulladder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder4Bits-arch_FullAdder4Bits " "Found design unit 1: FullAdder4Bits-arch_FullAdder4Bits" {  } { { "../FullAdder4Bits/FullAdder4Bits.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder4Bits/FullAdder4Bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4Bits " "Found entity 1: FullAdder4Bits" {  } { { "../FullAdder4Bits/FullAdder4Bits.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder4Bits/FullAdder4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/fulladder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/fulladder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-arch_FullAdder " "Found design unit 1: FullAdder-arch_FullAdder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder/FullAdder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convertidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Convertidor-arch_Convertidor " "Found design unit 1: Convertidor-arch_Convertidor" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Convertidor " "Found entity 1: Convertidor" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "C_out std_logic_vector Convertidor.vhd(60) " "VHDL error at Convertidor.vhd(60): type of identifier \"C_out\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 60 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "Conversor 3 Convertidor.vhd(60) " "VHDL Port Map Aspect error at Convertidor.vhd(60): too many actuals for block \"Conversor\" with only 3 formals" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 60 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Conversor Convertidor.vhd(41) " "HDL error at Convertidor.vhd(41): see declaration for object \"Conversor\"" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 41 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709243934724 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709243934889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 29 16:58:54 2024 " "Processing ended: Thu Feb 29 16:58:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709243934889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709243934889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709243934889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709243934889 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709243935484 ""}
