# Reading pref.tcl
# do lab8_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:13 on Apr 09,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture tb of TestBench
# ** Error: D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd(29): near "2499999990": (vcom-119) Integer value exceeds INTEGER'high.
# ** Note: D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd(31): VHDL Compiler exiting
# End time: 15:56:13 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./lab8_run_msim_rtl_vhdl.do line 8
# D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd}"
do lab8_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:57 on Apr 09,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture tb of TestBench
# End time: 15:57:57 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/TrafficLightController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:57 on Apr 09,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/TrafficLightController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TrafficLightController
# -- Compiling architecture Arch of TrafficLightController
# End time: 15:57:57 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:57 on Apr 09,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture tb of TestBench
# End time: 15:57:57 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 15:57:57 on Apr 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(tb)
# Loading work.trafficlightcontroller(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do lab8_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:05:22 on Apr 09,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture tb of TestBench
# End time: 16:05:22 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/TrafficLightController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:05:22 on Apr 09,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/TrafficLightController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TrafficLightController
# -- Compiling architecture Arch of TrafficLightController
# End time: 16:05:22 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:05:22 on Apr 09,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab8/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture tb of TestBench
# End time: 16:05:22 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# End time: 16:05:24 on Apr 09,2021, Elapsed time: 0:07:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 16:05:24 on Apr 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(tb)
# Loading work.trafficlightcontroller(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 16:06:10 on Apr 09,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
