/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 144 176)
	(text "seg" (rect 5 0 25 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "bit3" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "bit3" (rect 21 27 45 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "bit2" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "bit2" (rect 21 43 45 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "bit1" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "bit1" (rect 21 59 45 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "bit0" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "bit0" (rect 21 75 45 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 128 32)
		(output)
		(text "a_saida" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "a_saida" (rect 61 27 107 46)(font "Intel Clear" (font_size 8)))
		(line (pt 128 32)(pt 112 32))
	)
	(port
		(pt 128 48)
		(output)
		(text "c_saida" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "c_saida" (rect 63 43 107 62)(font "Intel Clear" (font_size 8)))
		(line (pt 128 48)(pt 112 48))
	)
	(port
		(pt 128 64)
		(output)
		(text "e_saida" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "e_saida" (rect 61 59 107 78)(font "Intel Clear" (font_size 8)))
		(line (pt 128 64)(pt 112 64))
	)
	(port
		(pt 128 80)
		(output)
		(text "g_saida" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "g_saida" (rect 61 75 107 94)(font "Intel Clear" (font_size 8)))
		(line (pt 128 80)(pt 112 80))
	)
	(port
		(pt 128 96)
		(output)
		(text "b_saida" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "b_saida" (rect 60 91 107 110)(font "Intel Clear" (font_size 8)))
		(line (pt 128 96)(pt 112 96))
	)
	(port
		(pt 128 112)
		(output)
		(text "d_saida" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "d_saida" (rect 60 107 107 126)(font "Intel Clear" (font_size 8)))
		(line (pt 128 112)(pt 112 112))
	)
	(port
		(pt 128 128)
		(output)
		(text "f_saida" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "f_saida" (rect 64 123 107 142)(font "Intel Clear" (font_size 8)))
		(line (pt 128 128)(pt 112 128))
	)
	(drawing
		(rectangle (rect 16 16 112 144))
	)
)
