
*** Running vivado
    with args -log mkGaussBlur.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mkGaussBlur.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mkGaussBlur.tcl -notrace
Command: synth_design -top mkGaussBlur -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.191 ; gain = 178.000 ; free physical = 8743 ; free virtual = 29995
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkGaussBlur' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (1#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'mkPulse' [/home/csgvinamra/FlowPix/GaussianBlur/mkPulse.v:35]
INFO: [Synth 8-256] done synthesizing module 'mkPulse' (2#1) [/home/csgvinamra/FlowPix/GaussianBlur/mkPulse.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:13166]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:13486]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (2#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (2#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:13571]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:64]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (3#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:13588]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (3#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (3#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized0' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized0' (3#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/SizedFIFO.v:58]
	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "DISTRIBUTED" *) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/SizedFIFO.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/SizedFIFO.v:201]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/SizedFIFO.v:58]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized1' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized1' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized2' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized2' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized3' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized3' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized4' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized4' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized5' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized5' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized6' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized6' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized7' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized7' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized8' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized8' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized9' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000000111111110 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized9' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized7' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized7' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized8' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized8' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized9' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized9' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized10' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized10' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized11' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized11' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized12' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized12' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized13' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized13' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized14' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized14' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized15' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized15' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized16' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized16' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized17' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized17' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized18' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized18' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized19' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized19' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized20' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized20' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized21' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized21' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized22' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized22' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized23' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized23' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized24' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized24' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized25' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized25' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized26' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized26' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized27' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized27' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized28' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized28' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized29' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized29' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized30' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized30' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized31' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized31' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized32' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized32' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized33' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized33' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized34' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized34' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized35' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized35' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized36' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized36' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized37' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized37' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized38' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized38' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized39' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized39' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized40' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized40' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized41' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized41' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized42' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized42' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized43' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized43' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized44' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized44' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized45' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized45' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized46' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized46' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized47' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized47' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized48' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized48' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized49' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized49' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized50' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized50' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized51' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized51' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized52' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized52' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized53' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized53' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized54' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized54' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized55' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized55' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized56' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized56' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized57' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized57' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized58' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized58' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized59' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized59' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized60' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized60' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized61' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized61' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized62' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized62' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized63' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized63' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized64' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized64' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized65' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized65' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized66' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized66' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized67' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized67' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized68' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized68' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized69' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized69' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized70' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized70' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized71' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized71' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized72' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized72' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized73' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized73' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized74' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized74' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized75' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized75' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized76' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized76' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized77' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized77' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized78' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized78' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized79' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized79' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized80' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized80' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized81' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized81' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized82' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized82' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized83' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized83' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized84' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized84' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized85' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized85' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized86' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized86' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized87' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized87' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized88' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized88' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized89' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized89' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized90' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized90' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized91' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized91' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized92' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized92' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized93' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized93' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized94' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized94' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized95' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized95' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized96' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized96' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized97' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized97' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized98' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized98' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized99' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized99' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized100' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized100' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized101' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized101' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized102' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized102' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized103' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized103' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized104' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized104' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized105' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized105' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized106' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized106' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized107' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized107' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized108' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized108' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized109' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized109' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized110' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized110' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized111' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized111' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized112' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized112' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized113' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized113' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized114' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized114' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized115' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized115' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized116' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized116' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized117' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized117' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized118' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized118' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized119' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized119' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized120' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized120' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized121' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized121' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized122' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized122' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized123' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized123' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized124' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized124' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized125' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized125' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized126' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized126' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized127' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized127' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized128' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized128' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized129' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized129' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized130' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized130' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized131' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized131' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized132' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized132' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized133' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized133' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized134' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized134' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized135' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized135' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized136' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized136' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized137' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized137' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized138' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized138' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized139' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized139' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized140' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized140' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized141' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized141' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized142' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized142' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized143' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized143' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized144' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized144' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized145' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized145' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized146' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized146' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized147' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized147' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized148' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized148' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized149' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized149' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized150' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized150' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized151' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized151' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized152' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized152' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized153' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized153' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized154' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized154' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized155' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized155' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized156' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized156' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized157' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized157' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized158' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized158' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized159' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized159' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized10' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized10' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized11' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized11' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized12' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized12' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized13' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized13' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized14' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized14' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized15' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized15' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized16' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized16' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized17' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized17' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized18' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized18' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'BRAM2__parameterized19' [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 17'b00000001000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2__parameterized19' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized160' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized160' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized161' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized161' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized162' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized162' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized163' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized163' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized164' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized164' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized165' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized165' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized166' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized166' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized167' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized167' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized168' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized168' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized169' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized169' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized170' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized170' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized171' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized171' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized172' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized172' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized173' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized173' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized174' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized174' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized175' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized175' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized176' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized176' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized177' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized177' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized178' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized178' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized179' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized179' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized180' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized180' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized181' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized181' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized182' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized182' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized183' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized183' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized184' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized184' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized185' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized185' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized186' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized186' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized187' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized187' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized188' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized188' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized189' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized189' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized190' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized190' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized191' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized191' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized192' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized192' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized193' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized193' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized194' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized194' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized195' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized195' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized196' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized196' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized197' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized197' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized198' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized198' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized199' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized199' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized200' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized200' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized201' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized201' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized202' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized202' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized203' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized203' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized204' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized204' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized205' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized205' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized206' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized206' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized207' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized207' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized208' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized208' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized209' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized209' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized210' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized210' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized211' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized211' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized212' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized212' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized213' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized213' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized214' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized214' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized215' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized215' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized216' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized216' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized217' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized217' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized218' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized218' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized219' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized219' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized220' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized220' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized221' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized221' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized222' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized222' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized223' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized223' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized224' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized224' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized225' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized225' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized226' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized226' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized227' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized227' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized228' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized228' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized229' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized229' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized230' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized230' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized231' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized231' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized232' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized232' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized233' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized233' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized234' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized234' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized235' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized235' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized236' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized236' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized237' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized237' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized238' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized238' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized239' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized239' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized240' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized240' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized241' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized241' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized242' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized242' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized243' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized243' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized244' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized244' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized245' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized245' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized246' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized246' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized247' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized247' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized248' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized248' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized249' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized249' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized250' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized250' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized251' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized251' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized252' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized252' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized253' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized253' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized254' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized254' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized255' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized255' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized256' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized256' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized257' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized257' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized258' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized258' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized259' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized259' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized260' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized260' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized261' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized261' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized262' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized262' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized263' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized263' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized264' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized264' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized265' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized265' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized266' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized266' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized267' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized267' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized268' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized268' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized269' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized269' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized270' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized270' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized271' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized271' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized272' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized272' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized273' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized273' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized274' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized274' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized275' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized275' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized276' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized276' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized277' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized277' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized278' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized278' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized279' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized279' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized280' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized280' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized281' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized281' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized282' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized282' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized283' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized283' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized284' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized284' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized285' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized285' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized286' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized286' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized287' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized287' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized288' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized288' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized289' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized289' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized290' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized290' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized291' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized291' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized292' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized292' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized293' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized293' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized294' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized294' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized295' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized295' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized296' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized296' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized297' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized297' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized298' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized298' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized299' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized299' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized300' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized300' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized301' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized301' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized302' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized302' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized303' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized303' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized304' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized304' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized305' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized305' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized306' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized306' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized307' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized307' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized308' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized308' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized309' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized309' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized310' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized310' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized311' [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized311' (4#1) [/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v:51]
INFO: [Synth 8-256] done synthesizing module 'mkGaussBlur' (5#1) [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1257.707 ; gain = 417.516 ; free physical = 8487 ; free virtual = 29751
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1257.707 ; gain = 417.516 ; free physical = 8486 ; free virtual = 29751
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/csgvinamra/Downloads/constraints.xdc]
Finished Parsing XDC File [/home/csgvinamra/Downloads/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1677.410 ; gain = 12.000 ; free physical = 8119 ; free virtual = 29467
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3127 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 8116 ; free virtual = 29465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 8116 ; free virtual = 29465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 8116 ; free virtual = 29465
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'stage1_forwardingQ_0_rWrPtr_reg[11:0]' into 'stage1_forwardingQ_0_rRdPtr_reg[11:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21026]
INFO: [Synth 8-4471] merging register 'stage1_forwardingQ_1_rRdPtr_reg[11:0]' into 'stage1_forwardingQ_0_rRdPtr_reg[11:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:27970]
INFO: [Synth 8-4471] merging register 'stage1_forwardingQ_1_rWrPtr_reg[11:0]' into 'stage1_forwardingQ_0_rRdPtr_reg[11:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21039]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_0_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21140]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_0_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20584]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_1_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21202]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_1_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21264]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_1_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage1_lineBuffer_1_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20616]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_2_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21326]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_2_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21388]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_2_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage1_lineBuffer_2_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20648]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_3_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21450]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_3_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21512]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_3_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage1_lineBuffer_3_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20680]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_4_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21574]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_4_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:21636]
INFO: [Synth 8-4471] merging register 'stage1_lineBuffer_4_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage1_lineBuffer_4_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20712]
INFO: [Synth 8-4471] merging register 'stage1_mac_0_red_26_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34474]
INFO: [Synth 8-4471] merging register 'stage1_mac_0_red_27_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34475]
INFO: [Synth 8-4471] merging register 'stage1_mac_0_red_28_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34476]
INFO: [Synth 8-4471] merging register 'stage1_mac_0_red_29_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34477]
INFO: [Synth 8-4471] merging register 'stage1_mac_0_red_30_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34479]
INFO: [Synth 8-4471] merging register 'stage1_mac_0_red_31_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34480]
INFO: [Synth 8-4471] merging register 'stage1_mac_1_red_25_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34633]
INFO: [Synth 8-4471] merging register 'stage1_mac_1_red_26_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34635]
INFO: [Synth 8-4471] merging register 'stage1_mac_1_red_27_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34637]
INFO: [Synth 8-4471] merging register 'stage1_mac_1_red_28_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34639]
INFO: [Synth 8-4471] merging register 'stage1_mac_1_red_29_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34641]
INFO: [Synth 8-4471] merging register 'stage1_mac_1_red_30_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34644]
INFO: [Synth 8-4471] merging register 'stage1_mac_1_red_31_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34646]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24371]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_0_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24433]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_0_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage_lineBuffer_0_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20744]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_1_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24495]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_1_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24557]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_1_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage_lineBuffer_1_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20776]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_2_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24619]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_2_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24681]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_2_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage_lineBuffer_2_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20808]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_3_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24743]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_3_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24805]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_3_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage_lineBuffer_3_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20840]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_4_0_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24867]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_4_1_memory_serverAdapterA_cnt_reg[2:0]' into 'stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:24929]
INFO: [Synth 8-4471] merging register 'stage_lineBuffer_4_1_memory_serverAdapterA_s1_reg[1:0]' into 'stage_lineBuffer_4_0_memory_serverAdapterA_s1_reg[1:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:20872]
INFO: [Synth 8-4471] merging register 'stage_mac_0_red_25_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34932]
INFO: [Synth 8-4471] merging register 'stage_mac_0_red_26_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34933]
INFO: [Synth 8-4471] merging register 'stage_mac_0_red_27_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34934]
INFO: [Synth 8-4471] merging register 'stage_mac_0_red_28_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34935]
INFO: [Synth 8-4471] merging register 'stage_mac_0_red_29_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34936]
INFO: [Synth 8-4471] merging register 'stage_mac_0_red_30_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34938]
INFO: [Synth 8-4471] merging register 'stage_mac_0_red_31_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:34939]
INFO: [Synth 8-4471] merging register 'stage_mac_1_red_25_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:35076]
INFO: [Synth 8-4471] merging register 'stage_mac_1_red_26_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:35077]
INFO: [Synth 8-4471] merging register 'stage_mac_1_red_27_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:35078]
INFO: [Synth 8-4471] merging register 'stage_mac_1_red_28_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:35079]
INFO: [Synth 8-4471] merging register 'stage_mac_1_red_29_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:35080]
INFO: [Synth 8-4471] merging register 'stage_mac_1_red_30_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:35082]
INFO: [Synth 8-4471] merging register 'stage_mac_1_red_31_reg[31:0]' into 'stage1_mac_0_red_25_reg[31:0]' [/home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v:35083]
INFO: [Synth 8-5545] ROM "stage1_res$D_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stage_res$D_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 8107 ; free virtual = 29457
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'stage1_4' (mkPulse) to 'stage1_7'
INFO: [Synth 8-223] decloning instance 'stage1_forwardingQ_0_memory' (BRAM2) to 'stage1_forwardingQ_1_memory'

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mkGaussBlur__GB0 |           1|     23990|
|2     |mkGaussBlur__GB1 |           1|     17652|
|3     |mkGaussBlur__GB2 |           1|     15300|
|4     |mkGaussBlur__GB3 |           1|     20056|
|5     |mkGaussBlur__GB4 |           1|     23015|
|6     |mkGaussBlur__GB5 |           1|     31036|
|7     |mkGaussBlur__GB6 |           1|      7152|
|8     |mkGaussBlur__GB7 |           1|     35277|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 100   
	   2 Input     32 Bit       Adders := 126   
	   2 Input     16 Bit       Adders := 22    
	   2 Input     12 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 510   
	   3 Input      3 Bit       Adders := 20    
	   2 Input      1 Bit       Adders := 80    
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 21    
+---Registers : 
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 300   
	               32 Bit    Registers := 1025  
	               16 Bit    Registers := 22    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 531   
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 1268  
+---RAMs : 
	              64K Bit         RAMs := 3     
	              16K Bit         RAMs := 10    
	              15K Bit         RAMs := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   5 Input     32 Bit        Muxes := 40    
	   2 Input     16 Bit        Muxes := 22    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 510   
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 970   
	   7 Input      1 Bit        Muxes := 360   
	   5 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkGaussBlur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 100   
	   2 Input     32 Bit       Adders := 126   
	   2 Input     16 Bit       Adders := 22    
	   2 Input     12 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 20    
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 21    
+---Registers : 
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 100   
	               32 Bit    Registers := 515   
	               16 Bit    Registers := 22    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 22    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module mkPulse__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module BRAM2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module SizedFIFO__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module mkPulse__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module mkPulse__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized311 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized235 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized277 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized275 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized280 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized266 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized264 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized255 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized252 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized250 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized241 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized289 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized239 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized291 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized300 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized302 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized305 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized216 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized210 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized191 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized185 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module SizedFIFO__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SizedFIFO__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FIFO2__parameterized158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module BRAM2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module mkPulse__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized309 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized308 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized306 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized304 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized303 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized297 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized293 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized290 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized284 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized283 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized281 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized279 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized278 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized272 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized268 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized265 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized259 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized258 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized256 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized254 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized253 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized247 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized243 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized240 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized231 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized225 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized218 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized215 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized206 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized200 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized193 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized190 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized310 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized299 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized295 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized294 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized287 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized286 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized285 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized274 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized270 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized269 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized262 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized261 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized260 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized249 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized245 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized244 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized237 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized236 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized234 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized233 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized230 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized227 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized224 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized219 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized214 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized212 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized211 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized209 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized208 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized205 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized202 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized199 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized194 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized189 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized187 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized186 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized307 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized301 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized298 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized292 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized288 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized282 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized276 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized273 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized267 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized263 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized257 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized251 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized248 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized242 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized238 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized229 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized228 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized226 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized223 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized222 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized221 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized220 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized217 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized213 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized207 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized204 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized203 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized201 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized198 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized197 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized196 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized195 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized192 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized188 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized128 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized126 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized124 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized122 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized120 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized118 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized117 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized115 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized113 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized109 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized246 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized271 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized296 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized129 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized127 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized125 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized123 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized121 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized119 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized116 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized114 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized112 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized110 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized108 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized106 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPulse__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mkPulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module FIFO2__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 8105 ; free virtual = 29456
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "stage_res$D_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stage1_res$D_IN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 6543 ; free virtual = 27894
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 6543 ; free virtual = 27894

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mkGaussBlur__GB0 |           1|     26441|
|2     |mkGaussBlur__GB1 |           1|     17873|
|3     |mkGaussBlur__GB2 |           1|     15300|
|4     |mkGaussBlur__GB3 |           1|     20056|
|5     |mkGaussBlur__GB4 |           1|     23015|
|6     |mkGaussBlur__GB5 |           1|     31036|
|7     |mkGaussBlur__GB6 |           1|      7093|
|8     |mkGaussBlur__GB7 |           1|     35277|
+------+-----------------+------------+----------+
WARNING: [Synth 8-5730] RAM stage1_forwardingQ_0_memory/RAM_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_forwardingQ_1_memory/DOB_R_reg' and it is trimmed from '32' to '22' bits. [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_forwardingQ_0_memory/DOB_R_reg' and it is trimmed from '32' to '22' bits. [/home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v:104]
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|Module Name      | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|mkGaussBlur__GB0 | stage1_lineBuffer_0_0_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__25        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_0_1_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__27        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_1_0_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__29        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_1_1_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__31        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_2_0_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__33        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_2_1_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__35        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_3_0_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__37        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_3_1_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__39        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_4_0_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__41        | 
|mkGaussBlur__GB0 | stage1_lineBuffer_4_1_memory_memory/RAM_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__43        | 
|mkGaussBlur__GB0 | stage_lineBuffer_1_0_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__45        | 
|mkGaussBlur__GB0 | stage_lineBuffer_2_0_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__47        | 
|mkGaussBlur__GB0 | stage_lineBuffer_2_1_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__49        | 
|mkGaussBlur__GB0 | stage_lineBuffer_3_0_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__51        | 
|mkGaussBlur__GB0 | stage_lineBuffer_3_1_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__53        | 
|mkGaussBlur__GB0 | stage_lineBuffer_4_0_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__55        | 
|mkGaussBlur__GB0 | stage_lineBuffer_4_1_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__57        | 
|mkGaussBlur__GB1 | stage_lineBuffer_1_1_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__59        | 
|mkGaussBlur__GB1 | stage_lineBuffer_0_1_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__61        | 
|mkGaussBlur__GB1 | stage_lineBuffer_0_0_memory_memory/RAM_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | extram__63        | 
|mkGaussBlur__GB1 | stage_forwardingQ_1_memory/RAM_reg          | 2 K x 32(READ_FIRST)   | W |   | 2 K x 22(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | extram__65        | 
|mkGaussBlur__GB1 | stage_forwardingQ_0_memory/RAM_reg          | 2 K x 32(READ_FIRST)   | W |   | 2 K x 22(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | extram__67        | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-----------------+------------+----------------+----------------------+--------------+--------------------+
|Module Name      | RTL Object | Inference      | Size (Depth x Width) | Primitives   | Hierarchical Name  | 
+-----------------+------------+----------------+----------------------+--------------+--------------------+
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__47  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__49  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__51  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__53  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__55  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__57  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__59  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__61  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__63  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__65  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__67  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__69  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__71  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__73  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__75  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__77  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__79  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__81  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__83  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__85  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__87  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__89  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__91  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__93  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__95  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__97  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__99  | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__101 | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__103 | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__105 | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__107 | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__109 | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__111 | 
|mkGaussBlur__GB0 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__113 | 
|mkGaussBlur__GB1 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__115 | 
|mkGaussBlur__GB1 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__117 | 
|mkGaussBlur__GB1 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__119 | 
|mkGaussBlur__GB1 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__121 | 
|mkGaussBlur__GB1 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__123 | 
|mkGaussBlur__GB1 | arr_reg    | User Attribute | 2 x 32               | RAM32M x 6   | SizedFIFO/ram__125 | 
+-----------------+------------+----------------+----------------------+--------------+--------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[0] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[1] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[5] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[7] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[12] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[13] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[14] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[16] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[18] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[19] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[20] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[21] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[21] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[25] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[2] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[3] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[4] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[6] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[8] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[9] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[10] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[11] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[15] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[17] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[22] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[23] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[23] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[24] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[24] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[26] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[25] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[27] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[26] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[28] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_6/\stage_mac_1_instreamB_18/data1_reg_reg[27] )
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[28] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[29] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[29] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[30] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[30] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[31] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[32] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[32] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[33] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[33] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[34] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[34] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[35] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[35] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[36] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[36] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[37] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[37] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[38] '
INFO: [Synth 8-3886] merging instance 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[38] ' (FDE) to 'i_6/\stage_mac_1_instreamB_18/data1_reg_reg[39] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\stage_mac_1_instreamB_18/data1_reg_reg[39] )
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[0] ' (FDE) to 'stage_instream_1/\data1_reg_reg[1] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[1] ' (FDE) to 'stage_instream_1/\data1_reg_reg[2] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[2] ' (FDE) to 'stage_instream_1/\data1_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[3] ' (FDE) to 'stage_instream_1/\data1_reg_reg[4] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[4] ' (FDE) to 'stage_instream_1/\data1_reg_reg[5] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[5] ' (FDE) to 'stage_instream_1/\data1_reg_reg[6] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[6] ' (FDE) to 'stage_instream_1/\data1_reg_reg[7] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[7] ' (FDE) to 'stage_instream_1/\data1_reg_reg[8] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[8] ' (FDE) to 'stage_instream_1/\data1_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[9] ' (FDE) to 'stage_instream_1/\data1_reg_reg[10] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[10] ' (FDE) to 'stage_instream_1/\data1_reg_reg[11] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_instream_1/\data1_reg_reg[11] )
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[21] ' (FDE) to 'stage_instream_1/\data1_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[22] ' (FDE) to 'stage_instream_1/\data1_reg_reg[23] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[23] ' (FDE) to 'stage_instream_1/\data1_reg_reg[24] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[24] ' (FDE) to 'stage_instream_1/\data1_reg_reg[25] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[25] ' (FDE) to 'stage_instream_1/\data1_reg_reg[26] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[26] ' (FDE) to 'stage_instream_1/\data1_reg_reg[27] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[27] ' (FDE) to 'stage_instream_1/\data1_reg_reg[28] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[28] ' (FDE) to 'stage_instream_1/\data1_reg_reg[29] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[29] ' (FDE) to 'stage_instream_1/\data1_reg_reg[30] '
INFO: [Synth 8-3886] merging instance 'stage_instream_1/\data1_reg_reg[30] ' (FDE) to 'stage_instream_1/\data1_reg_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_lineBuffer_1_0_memory_serverAdapterA_outDataCore/\head_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage1_lineBuffer_0_0_memory_serverAdapterA_cnt_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\tail_reg[0] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\head_reg[0] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (ring_empty_reg) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (hasodata_reg) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (not_ring_full_reg) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[31] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[30] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[29] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[28] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[27] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[26] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[25] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[24] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[23] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[22] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[21] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[20] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[19] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[18] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[17] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[16] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[15] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[14] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[13] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[12] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[11] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[10] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[9] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[8] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[7] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[6] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[5] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[4] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[3] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[2] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[1] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[0] ) is unused and will be removed from module SizedFIFO__1.
WARNING: [Synth 8-3332] Sequential element (\tail_reg[0] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\head_reg[0] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (ring_empty_reg) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (hasodata_reg) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (not_ring_full_reg) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[31] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[30] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[29] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[28] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[27] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[26] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[25] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[24] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[23] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[22] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[21] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[20] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[19] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[18] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[17] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[16] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[15] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[14] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[13] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[12] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[11] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[10] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[9] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[8] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[7] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[6] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[5] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[4] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[3] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[2] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[1] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[0] ) is unused and will be removed from module SizedFIFO__3.
WARNING: [Synth 8-3332] Sequential element (\tail_reg[0] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\head_reg[0] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (ring_empty_reg) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (hasodata_reg) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (not_ring_full_reg) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[31] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[30] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[29] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[28] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[27] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[26] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[25] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[24] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[23] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[22] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[21] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[20] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[19] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[18] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[17] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[16] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[15] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[14] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[13] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[12] ) is unused and will be removed from module SizedFIFO__5.
WARNING: [Synth 8-3332] Sequential element (\D_OUT_reg[11] ) is unused and will be removed from module SizedFIFO__5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[19] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[19] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'stage_mac_1_instreamB_4/\data1_reg_reg[19] ' (FDE) to 'stage_mac_1_instreamB_4/\data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'stage_mac_1_instreamB_21/\data1_reg_reg[19] ' (FDE) to 'stage_mac_1_instreamB_21/\data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'stage_mac_1_instreamB_13/\data1_reg_reg[19] ' (FDE) to 'stage_mac_1_instreamB_13/\data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'stage_mac_1_instreamB_11/\data1_reg_reg[19] ' (FDE) to 'stage_mac_1_instreamB_11/\data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'stage_mac_1_instreamB_23/\data1_reg_reg[19] ' (FDE) to 'stage_mac_1_instreamB_23/\data1_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[20] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[21] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[21] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[25] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[22] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[23] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[23] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[24] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[24] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[26] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[25] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[27] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[26] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[28] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_0/\data1_reg_reg[27] )
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[28] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[29] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[29] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[30] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[30] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[31] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[32] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[32] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[33] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[33] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[34] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[34] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[35] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[35] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[36] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[36] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[37] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[37] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[38] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_0/\data1_reg_reg[38] ' (FDE) to 'stage_mac_0_instreamB_0/\data1_reg_reg[39] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_0/\data1_reg_reg[39] )
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[20] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[21] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[21] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[25] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[22] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[23] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[23] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[24] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[24] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[26] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[25] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[27] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[26] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[28] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_14/\data1_reg_reg[27] )
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[28] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[29] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[29] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[30] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[30] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[31] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[32] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[32] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[33] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[33] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[34] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[34] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[35] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[35] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[36] '
INFO: [Synth 8-3886] merging instance 'stage_mac_0_instreamB_14/\data1_reg_reg[36] ' (FDE) to 'stage_mac_0_instreamB_14/\data1_reg_reg[37] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_14/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_4/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_4/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_21/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_21/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_13/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_13/\data1_reg_reg[39] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_11/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_11/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_23/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_23/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_instream_0/\data1_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage_lineBuffer_1_0_memory_serverAdapterA_s1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_3/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_3/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_19/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_19/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_8/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_8/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_24/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_24/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_7/\data1_reg_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_7/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_16/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_16/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_15/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_15/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_6/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_6/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_22/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_22/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_13/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_13/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_5/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_5/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_12/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_12/\data1_reg_reg[39] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_8/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_8/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_24/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_24/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_12/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_12/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_10/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_10/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_1/\data1_reg_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_1/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_17/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_17/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_9/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_9/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_5/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_5/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_21/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_21/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_0/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_0/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_16/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_16/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_1/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_1/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_17/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_17/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_9/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_9/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_20/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_20/\data1_reg_reg[39] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_3/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_3/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_19/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_19/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_11/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_11/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_7/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_7/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_23/\data1_reg_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_23/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_15/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_0_instreamB_15/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_2/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_2/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_10/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_10/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_6/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_6/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_22/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_22/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_1_instreamB_14/\data1_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage_mac_1_instreamB_14/\data1_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage_mac_0_instreamB_4/\data1_reg_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 6280 ; free virtual = 27635
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 6280 ; free virtual = 27635

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mkGaussBlur__GB0 |           1|     12892|
|2     |mkGaussBlur__GB1 |           1|     11645|
|3     |mkGaussBlur__GB2 |           1|     10350|
|4     |mkGaussBlur__GB3 |           1|     13432|
|5     |mkGaussBlur__GB4 |           1|     15426|
|6     |mkGaussBlur__GB5 |           1|     17791|
|7     |mkGaussBlur__GB6 |           1|      2699|
|8     |mkGaussBlur__GB7 |           1|     23412|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:58 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 6247 ; free virtual = 27618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:19 . Memory (MB): peak = 1677.410 ; gain = 837.219 ; free physical = 6209 ; free virtual = 27581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mkGaussBlur__GB2 |           1|     10350|
|2     |mkGaussBlur__GB3 |           1|     13304|
|3     |mkGaussBlur__GB4 |           1|     14927|
|4     |mkGaussBlur__GB5 |           1|     16127|
|5     |mkGaussBlur__GB6 |           1|      2633|
|6     |mkGaussBlur__GB7 |           1|     19783|
|7     |mkGaussBlur_GT0  |           1|     23902|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_1_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_0_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_0_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_4_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_4_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_0_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_3_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_3_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_2_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_2_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_3_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_1_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_4_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_0_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_2_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_3_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_4_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage1_lineBuffer_1_1_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_1_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_lineBuffer_2_0_memory_memory/RAM_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_forwardingQ_1_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_forwardingQ_1_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_forwardingQ_0_memory/RAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \stage_forwardingQ_0_memory/RAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:02:43 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6080 ; free virtual = 27451
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:21 ; elapsed = 00:02:43 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6080 ; free virtual = 27451

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:21 ; elapsed = 00:02:43 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6080 ; free virtual = 27451
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:02:47 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6080 ; free virtual = 27452
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:02:47 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6080 ; free virtual = 27452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:14 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6080 ; free virtual = 27451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:14 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6080 ; free virtual = 27451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6079 ; free virtual = 27450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6079 ; free virtual = 27450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1859|
|3     |LUT1     |  3537|
|4     |LUT2     |  4177|
|5     |LUT3     |   649|
|6     |LUT4     |   619|
|7     |LUT5     |  2057|
|8     |LUT6     |  8758|
|9     |RAM32M   |   110|
|10    |RAMB18E1 |    20|
|11    |RAMB36E1 |     4|
|12    |FDRE     | 30044|
|13    |FDSE     |   581|
|14    |IBUF     |    26|
|15    |OBUF     |    24|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+------------------------+------+
|      |Instance                                                  |Module                  |Cells |
+------+----------------------------------------------------------+------------------------+------+
|1     |top                                                       |                        | 52466|
|2     |  forward_0                                               |FIFO2                   |    60|
|3     |  forward_1                                               |FIFO2_0                 |    42|
|4     |  instream_0                                              |FIFO2_1                 |    38|
|5     |  instream_1                                              |FIFO2_2                 |    41|
|6     |  stage1_13                                               |mkPulse                 |    10|
|7     |  stage1_14                                               |mkPulse_3               |    10|
|8     |  stage1_15                                               |mkPulse_4               |    10|
|9     |  stage1_16                                               |mkPulse_5               |    10|
|10    |  stage1_17                                               |mkPulse_6               |    10|
|11    |  stage1_18                                               |mkPulse_7               |    10|
|12    |  stage1_19                                               |mkPulse_8               |    10|
|13    |  stage1_20                                               |mkPulse_9               |    10|
|14    |  stage1_21                                               |mkPulse_10              |    10|
|15    |  stage1_22                                               |mkPulse_11              |     9|
|16    |  stage1_23                                               |mkPulse_12              |    10|
|17    |  stage1_24                                               |mkPulse_13              |    10|
|18    |  stage1_25                                               |mkPulse_14              |    10|
|19    |  stage1_26                                               |mkPulse_15              |    10|
|20    |  stage1_27                                               |mkPulse_16              |    10|
|21    |  stage1_28                                               |mkPulse_17              |    10|
|22    |  stage1_29                                               |mkPulse_18              |    10|
|23    |  stage1_3                                                |mkPulse_19              |     6|
|24    |  stage1_30                                               |mkPulse_20              |    10|
|25    |  stage1_31                                               |mkPulse_21              |    10|
|26    |  stage1_32                                               |mkPulse_22              |    10|
|27    |  stage1_33                                               |mkPulse_23              |    10|
|28    |  stage1_34                                               |mkPulse_24              |    10|
|29    |  stage1_35                                               |mkPulse_25              |    10|
|30    |  stage1_36                                               |mkPulse_26              |    10|
|31    |  stage1_37                                               |mkPulse_27              |    10|
|32    |  stage1_38                                               |mkPulse_28              |    10|
|33    |  stage1_39                                               |mkPulse_29              |    10|
|34    |  stage1_40                                               |mkPulse_30              |    10|
|35    |  stage1_41                                               |mkPulse_31              |    10|
|36    |  stage1_42                                               |mkPulse_32              |    10|
|37    |  stage1_43                                               |mkPulse_33              |    10|
|38    |  stage1_44                                               |mkPulse_34              |    10|
|39    |  stage1_45                                               |mkPulse_35              |    10|
|40    |  stage1_46                                               |mkPulse_36              |     9|
|41    |  stage1_47                                               |mkPulse_37              |    10|
|42    |  stage1_48                                               |mkPulse_38              |    10|
|43    |  stage1_49                                               |mkPulse_39              |    10|
|44    |  stage1_50                                               |mkPulse_40              |    10|
|45    |  stage1_51                                               |mkPulse_41              |    10|
|46    |  stage1_52                                               |mkPulse_42              |    10|
|47    |  stage1_53                                               |mkPulse_43              |    10|
|48    |  stage1_54                                               |mkPulse_44              |    10|
|49    |  stage1_55                                               |mkPulse_45              |    10|
|50    |  stage1_56                                               |mkPulse_46              |    10|
|51    |  stage1_57                                               |mkPulse_47              |    10|
|52    |  stage1_58                                               |mkPulse_48              |    10|
|53    |  stage1_59                                               |mkPulse_49              |    10|
|54    |  stage1_6                                                |mkPulse_50              |     7|
|55    |  stage1_60                                               |mkPulse_51              |    10|
|56    |  stage1_61                                               |mkPulse_52              |    10|
|57    |  stage1_62                                               |mkPulse_53              |    10|
|58    |  stage1_63                                               |mkPulse_54              |     9|
|59    |  stage1_64                                               |mkPulse_55              |     9|
|60    |  stage1_65                                               |mkPulse_56              |     9|
|61    |  stage1_66                                               |mkPulse_57              |     9|
|62    |  stage1_67                                               |mkPulse_58              |     9|
|63    |  stage1_68                                               |mkPulse_59              |     9|
|64    |  stage1_69                                               |mkPulse_60              |     9|
|65    |  stage1_70                                               |mkPulse_61              |     9|
|66    |  stage1_71                                               |mkPulse_62              |     9|
|67    |  stage1_72                                               |mkPulse_63              |     9|
|68    |  stage1_9                                                |mkPulse_64              |    21|
|69    |  stage1_collPulse                                        |mkPulse_65              |    12|
|70    |  stage1_forward_0                                        |FIFO2__parameterized0   |    36|
|71    |  stage1_forward_1                                        |FIFO2__parameterized1   |    36|
|72    |  stage1_instream_0                                       |FIFO2__parameterized2   |   154|
|73    |  stage1_instream_1                                       |FIFO2__parameterized3   |   149|
|74    |  stage1_lineBuffer_0_0_memory_memory                     |BRAM2__parameterized0   |     2|
|75    |  stage1_lineBuffer_0_0_memory_serverAdapterB_outDataCore |SizedFIFO               |   101|
|76    |  stage1_lineBuffer_0_1_memory_memory                     |BRAM2__parameterized1   |     1|
|77    |  stage1_lineBuffer_0_1_memory_serverAdapterB_outDataCore |SizedFIFO_66            |   107|
|78    |  stage1_lineBuffer_1_0_memory_memory                     |BRAM2__parameterized2   |     1|
|79    |  stage1_lineBuffer_1_0_memory_serverAdapterB_outDataCore |SizedFIFO_67            |   101|
|80    |  stage1_lineBuffer_1_1_memory_memory                     |BRAM2__parameterized3   |     1|
|81    |  stage1_lineBuffer_1_1_memory_serverAdapterB_outDataCore |SizedFIFO_68            |   107|
|82    |  stage1_lineBuffer_2_0_memory_memory                     |BRAM2__parameterized4   |     1|
|83    |  stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore |SizedFIFO_69            |   101|
|84    |  stage1_lineBuffer_2_1_memory_memory                     |BRAM2__parameterized5   |     1|
|85    |  stage1_lineBuffer_2_1_memory_serverAdapterB_outDataCore |SizedFIFO_70            |   107|
|86    |  stage1_lineBuffer_3_0_memory_memory                     |BRAM2__parameterized6   |     1|
|87    |  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore |SizedFIFO_71            |   101|
|88    |  stage1_lineBuffer_3_1_memory_memory                     |BRAM2__parameterized7   |     1|
|89    |  stage1_lineBuffer_3_1_memory_serverAdapterB_outDataCore |SizedFIFO_72            |   107|
|90    |  stage1_lineBuffer_4_0_memory_memory                     |BRAM2__parameterized8   |     1|
|91    |  stage1_lineBuffer_4_0_memory_serverAdapterB_outDataCore |SizedFIFO_73            |   101|
|92    |  stage1_lineBuffer_4_1_memory_memory                     |BRAM2__parameterized9   |     1|
|93    |  stage1_lineBuffer_4_1_memory_serverAdapterB_outDataCore |SizedFIFO_74            |   108|
|94    |  stage1_mac_0                                            |mkPulse_75              |    11|
|95    |  stage1_mac_0_1                                          |mkPulse_76              |    10|
|96    |  stage1_mac_0_10                                         |mkPulse_77              |    11|
|97    |  stage1_mac_0_11                                         |mkPulse_78              |    10|
|98    |  stage1_mac_0_12                                         |mkPulse_79              |    11|
|99    |  stage1_mac_0_13                                         |mkPulse_80              |    10|
|100   |  stage1_mac_0_14                                         |mkPulse_81              |    11|
|101   |  stage1_mac_0_15                                         |mkPulse_82              |    10|
|102   |  stage1_mac_0_16                                         |mkPulse_83              |    11|
|103   |  stage1_mac_0_17                                         |mkPulse_84              |    10|
|104   |  stage1_mac_0_18                                         |mkPulse_85              |    11|
|105   |  stage1_mac_0_19                                         |mkPulse_86              |    10|
|106   |  stage1_mac_0_2                                          |mkPulse_87              |    11|
|107   |  stage1_mac_0_20                                         |mkPulse_88              |    11|
|108   |  stage1_mac_0_21                                         |mkPulse_89              |    10|
|109   |  stage1_mac_0_22                                         |mkPulse_90              |    11|
|110   |  stage1_mac_0_23                                         |mkPulse_91              |    10|
|111   |  stage1_mac_0_24                                         |mkPulse_92              |    11|
|112   |  stage1_mac_0_3                                          |mkPulse_93              |    10|
|113   |  stage1_mac_0_4                                          |mkPulse_94              |    11|
|114   |  stage1_mac_0_5                                          |mkPulse_95              |    10|
|115   |  stage1_mac_0_6                                          |mkPulse_96              |    11|
|116   |  stage1_mac_0_7                                          |mkPulse_97              |    10|
|117   |  stage1_mac_0_8                                          |mkPulse_98              |    11|
|118   |  stage1_mac_0_9                                          |mkPulse_99              |    10|
|119   |  stage1_mac_0_instreamA_0                                |FIFO2__parameterized4   |    87|
|120   |  stage1_mac_0_instreamA_1                                |FIFO2__parameterized5   |    87|
|121   |  stage1_mac_0_instreamA_10                               |FIFO2__parameterized6   |    87|
|122   |  stage1_mac_0_instreamA_11                               |FIFO2__parameterized7   |    75|
|123   |  stage1_mac_0_instreamA_12                               |FIFO2__parameterized8   |    87|
|124   |  stage1_mac_0_instreamA_13                               |FIFO2__parameterized9   |    87|
|125   |  stage1_mac_0_instreamA_14                               |FIFO2__parameterized10  |    87|
|126   |  stage1_mac_0_instreamA_15                               |FIFO2__parameterized11  |    75|
|127   |  stage1_mac_0_instreamA_16                               |FIFO2__parameterized12  |    87|
|128   |  stage1_mac_0_instreamA_17                               |FIFO2__parameterized13  |    87|
|129   |  stage1_mac_0_instreamA_18                               |FIFO2__parameterized14  |    87|
|130   |  stage1_mac_0_instreamA_19                               |FIFO2__parameterized15  |    87|
|131   |  stage1_mac_0_instreamA_2                                |FIFO2__parameterized16  |    87|
|132   |  stage1_mac_0_instreamA_20                               |FIFO2__parameterized17  |    87|
|133   |  stage1_mac_0_instreamA_21                               |FIFO2__parameterized18  |    87|
|134   |  stage1_mac_0_instreamA_22                               |FIFO2__parameterized19  |    87|
|135   |  stage1_mac_0_instreamA_23                               |FIFO2__parameterized20  |    75|
|136   |  stage1_mac_0_instreamA_24                               |FIFO2__parameterized21  |    87|
|137   |  stage1_mac_0_instreamA_3                                |FIFO2__parameterized22  |    87|
|138   |  stage1_mac_0_instreamA_4                                |FIFO2__parameterized23  |    87|
|139   |  stage1_mac_0_instreamA_5                                |FIFO2__parameterized24  |    87|
|140   |  stage1_mac_0_instreamA_6                                |FIFO2__parameterized25  |    87|
|141   |  stage1_mac_0_instreamA_7                                |FIFO2__parameterized26  |    75|
|142   |  stage1_mac_0_instreamA_8                                |FIFO2__parameterized27  |    87|
|143   |  stage1_mac_0_instreamA_9                                |FIFO2__parameterized28  |    75|
|144   |  stage1_mac_0_instreamB_0                                |FIFO2__parameterized29  |    17|
|145   |  stage1_mac_0_instreamB_1                                |FIFO2__parameterized30  |    18|
|146   |  stage1_mac_0_instreamB_10                               |FIFO2__parameterized31  |    17|
|147   |  stage1_mac_0_instreamB_11                               |FIFO2__parameterized32  |    18|
|148   |  stage1_mac_0_instreamB_12                               |FIFO2__parameterized33  |    17|
|149   |  stage1_mac_0_instreamB_13                               |FIFO2__parameterized34  |    18|
|150   |  stage1_mac_0_instreamB_14                               |FIFO2__parameterized35  |    17|
|151   |  stage1_mac_0_instreamB_15                               |FIFO2__parameterized36  |    18|
|152   |  stage1_mac_0_instreamB_16                               |FIFO2__parameterized37  |    17|
|153   |  stage1_mac_0_instreamB_17                               |FIFO2__parameterized38  |    18|
|154   |  stage1_mac_0_instreamB_18                               |FIFO2__parameterized39  |    17|
|155   |  stage1_mac_0_instreamB_19                               |FIFO2__parameterized40  |    18|
|156   |  stage1_mac_0_instreamB_2                                |FIFO2__parameterized41  |    17|
|157   |  stage1_mac_0_instreamB_20                               |FIFO2__parameterized42  |    17|
|158   |  stage1_mac_0_instreamB_21                               |FIFO2__parameterized43  |    18|
|159   |  stage1_mac_0_instreamB_22                               |FIFO2__parameterized44  |    17|
|160   |  stage1_mac_0_instreamB_23                               |FIFO2__parameterized45  |    18|
|161   |  stage1_mac_0_instreamB_24                               |FIFO2__parameterized46  |    17|
|162   |  stage1_mac_0_instreamB_3                                |FIFO2__parameterized47  |    18|
|163   |  stage1_mac_0_instreamB_4                                |FIFO2__parameterized48  |    17|
|164   |  stage1_mac_0_instreamB_5                                |FIFO2__parameterized49  |    18|
|165   |  stage1_mac_0_instreamB_6                                |FIFO2__parameterized50  |    17|
|166   |  stage1_mac_0_instreamB_7                                |FIFO2__parameterized51  |    18|
|167   |  stage1_mac_0_instreamB_8                                |FIFO2__parameterized52  |    17|
|168   |  stage1_mac_0_instreamB_9                                |FIFO2__parameterized53  |    18|
|169   |  stage1_mac_0_red_192                                    |mkPulse_100             |     9|
|170   |  stage1_mac_0_red_193                                    |mkPulse_101             |     9|
|171   |  stage1_mac_0_red_194                                    |mkPulse_102             |    10|
|172   |  stage1_mac_0_red_195                                    |mkPulse_103             |     9|
|173   |  stage1_mac_0_red_196                                    |mkPulse_104             |     9|
|174   |  stage1_mac_0_red_197                                    |mkPulse_105             |     9|
|175   |  stage1_mac_0_red_instream_0                             |FIFO2__parameterized54  |    75|
|176   |  stage1_mac_0_red_instream_1                             |FIFO2__parameterized55  |    75|
|177   |  stage1_mac_0_red_instream_10                            |FIFO2__parameterized56  |    75|
|178   |  stage1_mac_0_red_instream_11                            |FIFO2__parameterized57  |    70|
|179   |  stage1_mac_0_red_instream_12                            |FIFO2__parameterized58  |    75|
|180   |  stage1_mac_0_red_instream_13                            |FIFO2__parameterized59  |    75|
|181   |  stage1_mac_0_red_instream_14                            |FIFO2__parameterized60  |    75|
|182   |  stage1_mac_0_red_instream_15                            |FIFO2__parameterized61  |    69|
|183   |  stage1_mac_0_red_instream_16                            |FIFO2__parameterized62  |    75|
|184   |  stage1_mac_0_red_instream_17                            |FIFO2__parameterized63  |    75|
|185   |  stage1_mac_0_red_instream_18                            |FIFO2__parameterized64  |    75|
|186   |  stage1_mac_0_red_instream_19                            |FIFO2__parameterized65  |    75|
|187   |  stage1_mac_0_red_instream_2                             |FIFO2__parameterized66  |    75|
|188   |  stage1_mac_0_red_instream_20                            |FIFO2__parameterized67  |    75|
|189   |  stage1_mac_0_red_instream_21                            |FIFO2__parameterized68  |    75|
|190   |  stage1_mac_0_red_instream_22                            |FIFO2__parameterized69  |    75|
|191   |  stage1_mac_0_red_instream_23                            |FIFO2__parameterized70  |    69|
|192   |  stage1_mac_0_red_instream_24                            |FIFO2__parameterized71  |    75|
|193   |  stage1_mac_0_red_instream_3                             |FIFO2__parameterized72  |    75|
|194   |  stage1_mac_0_red_instream_4                             |FIFO2__parameterized73  |    75|
|195   |  stage1_mac_0_red_instream_5                             |FIFO2__parameterized74  |    75|
|196   |  stage1_mac_0_red_instream_6                             |FIFO2__parameterized75  |    75|
|197   |  stage1_mac_0_red_instream_7                             |FIFO2__parameterized76  |    70|
|198   |  stage1_mac_0_red_instream_8                             |FIFO2__parameterized77  |    75|
|199   |  stage1_mac_0_red_instream_9                             |FIFO2__parameterized78  |    69|
|200   |  stage1_mac_0_red_outstream                              |FIFO2__parameterized79  |    36|
|201   |  stage1_mac_1                                            |mkPulse_106             |    10|
|202   |  stage1_mac_1_1                                          |mkPulse_107             |    11|
|203   |  stage1_mac_1_10                                         |mkPulse_108             |    10|
|204   |  stage1_mac_1_11                                         |mkPulse_109             |    11|
|205   |  stage1_mac_1_12                                         |mkPulse_110             |    10|
|206   |  stage1_mac_1_13                                         |mkPulse_111             |    11|
|207   |  stage1_mac_1_14                                         |mkPulse_112             |    10|
|208   |  stage1_mac_1_15                                         |mkPulse_113             |    11|
|209   |  stage1_mac_1_16                                         |mkPulse_114             |    10|
|210   |  stage1_mac_1_17                                         |mkPulse_115             |    11|
|211   |  stage1_mac_1_18                                         |mkPulse_116             |    10|
|212   |  stage1_mac_1_19                                         |mkPulse_117             |    11|
|213   |  stage1_mac_1_2                                          |mkPulse_118             |    10|
|214   |  stage1_mac_1_20                                         |mkPulse_119             |    10|
|215   |  stage1_mac_1_21                                         |mkPulse_120             |    11|
|216   |  stage1_mac_1_22                                         |mkPulse_121             |    10|
|217   |  stage1_mac_1_23                                         |mkPulse_122             |    11|
|218   |  stage1_mac_1_24                                         |mkPulse_123             |    10|
|219   |  stage1_mac_1_3                                          |mkPulse_124             |    11|
|220   |  stage1_mac_1_4                                          |mkPulse_125             |    10|
|221   |  stage1_mac_1_5                                          |mkPulse_126             |    11|
|222   |  stage1_mac_1_6                                          |mkPulse_127             |    10|
|223   |  stage1_mac_1_7                                          |mkPulse_128             |    11|
|224   |  stage1_mac_1_8                                          |mkPulse_129             |    10|
|225   |  stage1_mac_1_9                                          |mkPulse_130             |    11|
|226   |  stage1_mac_1_instreamA_0                                |FIFO2__parameterized80  |    73|
|227   |  stage1_mac_1_instreamA_1                                |FIFO2__parameterized81  |    87|
|228   |  stage1_mac_1_instreamA_10                               |FIFO2__parameterized82  |    73|
|229   |  stage1_mac_1_instreamA_11                               |FIFO2__parameterized83  |    87|
|230   |  stage1_mac_1_instreamA_12                               |FIFO2__parameterized84  |    73|
|231   |  stage1_mac_1_instreamA_13                               |FIFO2__parameterized85  |    87|
|232   |  stage1_mac_1_instreamA_14                               |FIFO2__parameterized86  |    73|
|233   |  stage1_mac_1_instreamA_15                               |FIFO2__parameterized87  |    87|
|234   |  stage1_mac_1_instreamA_16                               |FIFO2__parameterized88  |    73|
|235   |  stage1_mac_1_instreamA_17                               |FIFO2__parameterized89  |    87|
|236   |  stage1_mac_1_instreamA_18                               |FIFO2__parameterized90  |    73|
|237   |  stage1_mac_1_instreamA_19                               |FIFO2__parameterized91  |    87|
|238   |  stage1_mac_1_instreamA_2                                |FIFO2__parameterized92  |    73|
|239   |  stage1_mac_1_instreamA_20                               |FIFO2__parameterized93  |    73|
|240   |  stage1_mac_1_instreamA_21                               |FIFO2__parameterized94  |    87|
|241   |  stage1_mac_1_instreamA_22                               |FIFO2__parameterized95  |    73|
|242   |  stage1_mac_1_instreamA_23                               |FIFO2__parameterized96  |    87|
|243   |  stage1_mac_1_instreamA_24                               |FIFO2__parameterized97  |    73|
|244   |  stage1_mac_1_instreamA_3                                |FIFO2__parameterized98  |    87|
|245   |  stage1_mac_1_instreamA_4                                |FIFO2__parameterized99  |    73|
|246   |  stage1_mac_1_instreamA_5                                |FIFO2__parameterized100 |    87|
|247   |  stage1_mac_1_instreamA_6                                |FIFO2__parameterized101 |    73|
|248   |  stage1_mac_1_instreamA_7                                |FIFO2__parameterized102 |    87|
|249   |  stage1_mac_1_instreamA_8                                |FIFO2__parameterized103 |    75|
|250   |  stage1_mac_1_instreamA_9                                |FIFO2__parameterized104 |    87|
|251   |  stage1_mac_1_instreamB_0                                |FIFO2__parameterized105 |    17|
|252   |  stage1_mac_1_instreamB_1                                |FIFO2__parameterized106 |    17|
|253   |  stage1_mac_1_instreamB_10                               |FIFO2__parameterized107 |    17|
|254   |  stage1_mac_1_instreamB_11                               |FIFO2__parameterized108 |    17|
|255   |  stage1_mac_1_instreamB_12                               |FIFO2__parameterized109 |    17|
|256   |  stage1_mac_1_instreamB_13                               |FIFO2__parameterized110 |    17|
|257   |  stage1_mac_1_instreamB_14                               |FIFO2__parameterized111 |    17|
|258   |  stage1_mac_1_instreamB_15                               |FIFO2__parameterized112 |    17|
|259   |  stage1_mac_1_instreamB_16                               |FIFO2__parameterized113 |    17|
|260   |  stage1_mac_1_instreamB_17                               |FIFO2__parameterized114 |    17|
|261   |  stage1_mac_1_instreamB_18                               |FIFO2__parameterized115 |    17|
|262   |  stage1_mac_1_instreamB_19                               |FIFO2__parameterized116 |    17|
|263   |  stage1_mac_1_instreamB_2                                |FIFO2__parameterized117 |    17|
|264   |  stage1_mac_1_instreamB_20                               |FIFO2__parameterized118 |    17|
|265   |  stage1_mac_1_instreamB_21                               |FIFO2__parameterized119 |    17|
|266   |  stage1_mac_1_instreamB_22                               |FIFO2__parameterized120 |    17|
|267   |  stage1_mac_1_instreamB_23                               |FIFO2__parameterized121 |    17|
|268   |  stage1_mac_1_instreamB_24                               |FIFO2__parameterized122 |    17|
|269   |  stage1_mac_1_instreamB_3                                |FIFO2__parameterized123 |    17|
|270   |  stage1_mac_1_instreamB_4                                |FIFO2__parameterized124 |    17|
|271   |  stage1_mac_1_instreamB_5                                |FIFO2__parameterized125 |    17|
|272   |  stage1_mac_1_instreamB_6                                |FIFO2__parameterized126 |    17|
|273   |  stage1_mac_1_instreamB_7                                |FIFO2__parameterized127 |    17|
|274   |  stage1_mac_1_instreamB_8                                |FIFO2__parameterized128 |    18|
|275   |  stage1_mac_1_instreamB_9                                |FIFO2__parameterized129 |    17|
|276   |  stage1_mac_1_red_192                                    |mkPulse_131             |     8|
|277   |  stage1_mac_1_red_193                                    |mkPulse_132             |     9|
|278   |  stage1_mac_1_red_194                                    |mkPulse_133             |    10|
|279   |  stage1_mac_1_red_195                                    |mkPulse_134             |     9|
|280   |  stage1_mac_1_red_196                                    |mkPulse_135             |     9|
|281   |  stage1_mac_1_red_197                                    |mkPulse_136             |    10|
|282   |  stage1_mac_1_red_instream_0                             |FIFO2__parameterized130 |    69|
|283   |  stage1_mac_1_red_instream_1                             |FIFO2__parameterized131 |    75|
|284   |  stage1_mac_1_red_instream_10                            |FIFO2__parameterized132 |    69|
|285   |  stage1_mac_1_red_instream_11                            |FIFO2__parameterized133 |    75|
|286   |  stage1_mac_1_red_instream_12                            |FIFO2__parameterized134 |    69|
|287   |  stage1_mac_1_red_instream_13                            |FIFO2__parameterized135 |    75|
|288   |  stage1_mac_1_red_instream_14                            |FIFO2__parameterized136 |    69|
|289   |  stage1_mac_1_red_instream_15                            |FIFO2__parameterized137 |    75|
|290   |  stage1_mac_1_red_instream_16                            |FIFO2__parameterized138 |    69|
|291   |  stage1_mac_1_red_instream_17                            |FIFO2__parameterized139 |    75|
|292   |  stage1_mac_1_red_instream_18                            |FIFO2__parameterized140 |    69|
|293   |  stage1_mac_1_red_instream_19                            |FIFO2__parameterized141 |    75|
|294   |  stage1_mac_1_red_instream_2                             |FIFO2__parameterized142 |    69|
|295   |  stage1_mac_1_red_instream_20                            |FIFO2__parameterized143 |    69|
|296   |  stage1_mac_1_red_instream_21                            |FIFO2__parameterized144 |    75|
|297   |  stage1_mac_1_red_instream_22                            |FIFO2__parameterized145 |    69|
|298   |  stage1_mac_1_red_instream_23                            |FIFO2__parameterized146 |    75|
|299   |  stage1_mac_1_red_instream_24                            |FIFO2__parameterized147 |    70|
|300   |  stage1_mac_1_red_instream_3                             |FIFO2__parameterized148 |    75|
|301   |  stage1_mac_1_red_instream_4                             |FIFO2__parameterized149 |    69|
|302   |  stage1_mac_1_red_instream_5                             |FIFO2__parameterized150 |    75|
|303   |  stage1_mac_1_red_instream_6                             |FIFO2__parameterized151 |    69|
|304   |  stage1_mac_1_red_instream_7                             |FIFO2__parameterized152 |    75|
|305   |  stage1_mac_1_red_instream_8                             |FIFO2__parameterized153 |    69|
|306   |  stage1_mac_1_red_instream_9                             |FIFO2__parameterized154 |    75|
|307   |  stage1_mac_1_red_outstream                              |FIFO2__parameterized155 |    35|
|308   |  stage_13                                                |mkPulse_137             |    10|
|309   |  stage_14                                                |mkPulse_138             |    10|
|310   |  stage_15                                                |mkPulse_139             |    10|
|311   |  stage_16                                                |mkPulse_140             |    10|
|312   |  stage_17                                                |mkPulse_141             |    10|
|313   |  stage_18                                                |mkPulse_142             |    10|
|314   |  stage_19                                                |mkPulse_143             |    10|
|315   |  stage_20                                                |mkPulse_144             |    10|
|316   |  stage_21                                                |mkPulse_145             |    10|
|317   |  stage_22                                                |mkPulse_146             |    10|
|318   |  stage_23                                                |mkPulse_147             |    10|
|319   |  stage_24                                                |mkPulse_148             |    10|
|320   |  stage_25                                                |mkPulse_149             |    10|
|321   |  stage_26                                                |mkPulse_150             |    10|
|322   |  stage_27                                                |mkPulse_151             |    10|
|323   |  stage_28                                                |mkPulse_152             |    10|
|324   |  stage_29                                                |mkPulse_153             |    10|
|325   |  stage_3                                                 |mkPulse_154             |    11|
|326   |  stage_30                                                |mkPulse_155             |    10|
|327   |  stage_31                                                |mkPulse_156             |    10|
|328   |  stage_32                                                |mkPulse_157             |    10|
|329   |  stage_33                                                |mkPulse_158             |    10|
|330   |  stage_34                                                |mkPulse_159             |    10|
|331   |  stage_35                                                |mkPulse_160             |    10|
|332   |  stage_36                                                |mkPulse_161             |    10|
|333   |  stage_37                                                |mkPulse_162             |    10|
|334   |  stage_38                                                |mkPulse_163             |    10|
|335   |  stage_39                                                |mkPulse_164             |    10|
|336   |  stage_4                                                 |mkPulse_165             |    40|
|337   |  stage_40                                                |mkPulse_166             |    10|
|338   |  stage_41                                                |mkPulse_167             |    10|
|339   |  stage_42                                                |mkPulse_168             |    10|
|340   |  stage_43                                                |mkPulse_169             |    10|
|341   |  stage_44                                                |mkPulse_170             |    10|
|342   |  stage_45                                                |mkPulse_171             |    10|
|343   |  stage_46                                                |mkPulse_172             |    10|
|344   |  stage_47                                                |mkPulse_173             |    10|
|345   |  stage_48                                                |mkPulse_174             |    10|
|346   |  stage_49                                                |mkPulse_175             |    10|
|347   |  stage_50                                                |mkPulse_176             |    10|
|348   |  stage_51                                                |mkPulse_177             |    10|
|349   |  stage_52                                                |mkPulse_178             |    10|
|350   |  stage_53                                                |mkPulse_179             |    10|
|351   |  stage_54                                                |mkPulse_180             |    10|
|352   |  stage_55                                                |mkPulse_181             |    10|
|353   |  stage_56                                                |mkPulse_182             |    10|
|354   |  stage_57                                                |mkPulse_183             |    10|
|355   |  stage_58                                                |mkPulse_184             |    10|
|356   |  stage_59                                                |mkPulse_185             |    10|
|357   |  stage_6                                                 |mkPulse_186             |     6|
|358   |  stage_60                                                |mkPulse_187             |    10|
|359   |  stage_61                                                |mkPulse_188             |    10|
|360   |  stage_62                                                |mkPulse_189             |    10|
|361   |  stage_63                                                |mkPulse_190             |     9|
|362   |  stage_64                                                |mkPulse_191             |     9|
|363   |  stage_65                                                |mkPulse_192             |     9|
|364   |  stage_66                                                |mkPulse_193             |     9|
|365   |  stage_67                                                |mkPulse_194             |     9|
|366   |  stage_68                                                |mkPulse_195             |     9|
|367   |  stage_69                                                |mkPulse_196             |     9|
|368   |  stage_7                                                 |mkPulse_197             |    46|
|369   |  stage_70                                                |mkPulse_198             |     9|
|370   |  stage_71                                                |mkPulse_199             |     9|
|371   |  stage_72                                                |mkPulse_200             |     9|
|372   |  stage_9                                                 |mkPulse_201             |    16|
|373   |  stage_collPulse                                         |mkPulse_202             |    15|
|374   |  stage_forward_0                                         |FIFO2__parameterized156 |   102|
|375   |  stage_forward_1                                         |FIFO2__parameterized157 |   102|
|376   |  stage_forwardingQ_0_memory                              |BRAM2                   |    49|
|377   |  stage_forwardingQ_1_memory                              |BRAM2_203               |    27|
|378   |  stage_instream_0                                        |FIFO2__parameterized158 |    79|
|379   |  stage_instream_1                                        |FIFO2__parameterized159 |    68|
|380   |  stage_lineBuffer_0_0_memory_memory                      |BRAM2__parameterized10  |     1|
|381   |  stage_lineBuffer_0_0_memory_serverAdapterB_outDataCore  |SizedFIFO_204           |   118|
|382   |  stage_lineBuffer_0_1_memory_memory                      |BRAM2__parameterized11  |     1|
|383   |  stage_lineBuffer_0_1_memory_serverAdapterB_outDataCore  |SizedFIFO_205           |   125|
|384   |  stage_lineBuffer_1_0_memory_memory                      |BRAM2__parameterized12  |     1|
|385   |  stage_lineBuffer_1_0_memory_serverAdapterB_outDataCore  |SizedFIFO_206           |   117|
|386   |  stage_lineBuffer_1_1_memory_memory                      |BRAM2__parameterized13  |     1|
|387   |  stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore  |SizedFIFO_207           |   123|
|388   |  stage_lineBuffer_2_0_memory_memory                      |BRAM2__parameterized14  |     2|
|389   |  stage_lineBuffer_2_0_memory_serverAdapterB_outDataCore  |SizedFIFO_208           |   117|
|390   |  stage_lineBuffer_2_1_memory_memory                      |BRAM2__parameterized15  |     1|
|391   |  stage_lineBuffer_2_1_memory_serverAdapterB_outDataCore  |SizedFIFO_209           |   123|
|392   |  stage_lineBuffer_3_0_memory_memory                      |BRAM2__parameterized16  |     1|
|393   |  stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore  |SizedFIFO_210           |   118|
|394   |  stage_lineBuffer_3_1_memory_memory                      |BRAM2__parameterized17  |     1|
|395   |  stage_lineBuffer_3_1_memory_serverAdapterB_outDataCore  |SizedFIFO_211           |   123|
|396   |  stage_lineBuffer_4_0_memory_memory                      |BRAM2__parameterized18  |     1|
|397   |  stage_lineBuffer_4_0_memory_serverAdapterB_outDataCore  |SizedFIFO_212           |   117|
|398   |  stage_lineBuffer_4_1_memory_memory                      |BRAM2__parameterized19  |     2|
|399   |  stage_lineBuffer_4_1_memory_serverAdapterB_outDataCore  |SizedFIFO_213           |   124|
|400   |  stage_mac_0                                             |mkPulse_214             |    10|
|401   |  stage_mac_0_1                                           |mkPulse_215             |    10|
|402   |  stage_mac_0_10                                          |mkPulse_216             |    10|
|403   |  stage_mac_0_11                                          |mkPulse_217             |    10|
|404   |  stage_mac_0_12                                          |mkPulse_218             |    10|
|405   |  stage_mac_0_13                                          |mkPulse_219             |    10|
|406   |  stage_mac_0_14                                          |mkPulse_220             |    10|
|407   |  stage_mac_0_15                                          |mkPulse_221             |    10|
|408   |  stage_mac_0_16                                          |mkPulse_222             |    10|
|409   |  stage_mac_0_17                                          |mkPulse_223             |    10|
|410   |  stage_mac_0_18                                          |mkPulse_224             |    10|
|411   |  stage_mac_0_19                                          |mkPulse_225             |    10|
|412   |  stage_mac_0_2                                           |mkPulse_226             |    10|
|413   |  stage_mac_0_20                                          |mkPulse_227             |    10|
|414   |  stage_mac_0_21                                          |mkPulse_228             |    10|
|415   |  stage_mac_0_22                                          |mkPulse_229             |    10|
|416   |  stage_mac_0_23                                          |mkPulse_230             |    10|
|417   |  stage_mac_0_24                                          |mkPulse_231             |    10|
|418   |  stage_mac_0_3                                           |mkPulse_232             |    10|
|419   |  stage_mac_0_4                                           |mkPulse_233             |    10|
|420   |  stage_mac_0_5                                           |mkPulse_234             |    10|
|421   |  stage_mac_0_6                                           |mkPulse_235             |    10|
|422   |  stage_mac_0_7                                           |mkPulse_236             |    10|
|423   |  stage_mac_0_8                                           |mkPulse_237             |    10|
|424   |  stage_mac_0_9                                           |mkPulse_238             |    10|
|425   |  stage_mac_0_instreamA_0                                 |FIFO2__parameterized160 |   102|
|426   |  stage_mac_0_instreamA_1                                 |FIFO2__parameterized161 |   102|
|427   |  stage_mac_0_instreamA_10                                |FIFO2__parameterized162 |   102|
|428   |  stage_mac_0_instreamA_11                                |FIFO2__parameterized163 |   102|
|429   |  stage_mac_0_instreamA_12                                |FIFO2__parameterized164 |   102|
|430   |  stage_mac_0_instreamA_13                                |FIFO2__parameterized165 |   102|
|431   |  stage_mac_0_instreamA_14                                |FIFO2__parameterized166 |   102|
|432   |  stage_mac_0_instreamA_15                                |FIFO2__parameterized167 |   102|
|433   |  stage_mac_0_instreamA_16                                |FIFO2__parameterized168 |   102|
|434   |  stage_mac_0_instreamA_17                                |FIFO2__parameterized169 |   102|
|435   |  stage_mac_0_instreamA_18                                |FIFO2__parameterized170 |   102|
|436   |  stage_mac_0_instreamA_19                                |FIFO2__parameterized171 |   102|
|437   |  stage_mac_0_instreamA_2                                 |FIFO2__parameterized172 |   102|
|438   |  stage_mac_0_instreamA_20                                |FIFO2__parameterized173 |   102|
|439   |  stage_mac_0_instreamA_21                                |FIFO2__parameterized174 |   102|
|440   |  stage_mac_0_instreamA_22                                |FIFO2__parameterized175 |   102|
|441   |  stage_mac_0_instreamA_23                                |FIFO2__parameterized176 |   102|
|442   |  stage_mac_0_instreamA_24                                |FIFO2__parameterized177 |   102|
|443   |  stage_mac_0_instreamA_3                                 |FIFO2__parameterized178 |   102|
|444   |  stage_mac_0_instreamA_4                                 |FIFO2__parameterized179 |   102|
|445   |  stage_mac_0_instreamA_5                                 |FIFO2__parameterized180 |   102|
|446   |  stage_mac_0_instreamA_6                                 |FIFO2__parameterized181 |   102|
|447   |  stage_mac_0_instreamA_7                                 |FIFO2__parameterized182 |   102|
|448   |  stage_mac_0_instreamA_8                                 |FIFO2__parameterized183 |   102|
|449   |  stage_mac_0_instreamA_9                                 |FIFO2__parameterized184 |   102|
|450   |  stage_mac_0_instreamB_0                                 |FIFO2__parameterized185 |    18|
|451   |  stage_mac_0_instreamB_1                                 |FIFO2__parameterized186 |    18|
|452   |  stage_mac_0_instreamB_10                                |FIFO2__parameterized187 |    18|
|453   |  stage_mac_0_instreamB_11                                |FIFO2__parameterized188 |    18|
|454   |  stage_mac_0_instreamB_12                                |FIFO2__parameterized189 |    18|
|455   |  stage_mac_0_instreamB_13                                |FIFO2__parameterized190 |    18|
|456   |  stage_mac_0_instreamB_14                                |FIFO2__parameterized191 |    18|
|457   |  stage_mac_0_instreamB_15                                |FIFO2__parameterized192 |    18|
|458   |  stage_mac_0_instreamB_16                                |FIFO2__parameterized193 |    18|
|459   |  stage_mac_0_instreamB_17                                |FIFO2__parameterized194 |    18|
|460   |  stage_mac_0_instreamB_18                                |FIFO2__parameterized195 |    18|
|461   |  stage_mac_0_instreamB_19                                |FIFO2__parameterized196 |    18|
|462   |  stage_mac_0_instreamB_2                                 |FIFO2__parameterized197 |    18|
|463   |  stage_mac_0_instreamB_20                                |FIFO2__parameterized198 |    18|
|464   |  stage_mac_0_instreamB_21                                |FIFO2__parameterized199 |    18|
|465   |  stage_mac_0_instreamB_22                                |FIFO2__parameterized200 |    18|
|466   |  stage_mac_0_instreamB_23                                |FIFO2__parameterized201 |    18|
|467   |  stage_mac_0_instreamB_24                                |FIFO2__parameterized202 |    18|
|468   |  stage_mac_0_instreamB_3                                 |FIFO2__parameterized203 |    18|
|469   |  stage_mac_0_instreamB_4                                 |FIFO2__parameterized204 |    18|
|470   |  stage_mac_0_instreamB_5                                 |FIFO2__parameterized205 |    18|
|471   |  stage_mac_0_instreamB_6                                 |FIFO2__parameterized206 |    18|
|472   |  stage_mac_0_instreamB_7                                 |FIFO2__parameterized207 |    18|
|473   |  stage_mac_0_instreamB_8                                 |FIFO2__parameterized208 |    18|
|474   |  stage_mac_0_instreamB_9                                 |FIFO2__parameterized209 |    18|
|475   |  stage_mac_0_red_192                                     |mkPulse_239             |     9|
|476   |  stage_mac_0_red_193                                     |mkPulse_240             |     9|
|477   |  stage_mac_0_red_194                                     |mkPulse_241             |     9|
|478   |  stage_mac_0_red_195                                     |mkPulse_242             |     9|
|479   |  stage_mac_0_red_196                                     |mkPulse_243             |     9|
|480   |  stage_mac_0_red_197                                     |mkPulse_244             |    11|
|481   |  stage_mac_0_red_instream_0                              |FIFO2__parameterized210 |    99|
|482   |  stage_mac_0_red_instream_1                              |FIFO2__parameterized211 |    99|
|483   |  stage_mac_0_red_instream_10                             |FIFO2__parameterized212 |    99|
|484   |  stage_mac_0_red_instream_11                             |FIFO2__parameterized213 |    99|
|485   |  stage_mac_0_red_instream_12                             |FIFO2__parameterized214 |    99|
|486   |  stage_mac_0_red_instream_13                             |FIFO2__parameterized215 |    99|
|487   |  stage_mac_0_red_instream_14                             |FIFO2__parameterized216 |    99|
|488   |  stage_mac_0_red_instream_15                             |FIFO2__parameterized217 |    99|
|489   |  stage_mac_0_red_instream_16                             |FIFO2__parameterized218 |    99|
|490   |  stage_mac_0_red_instream_17                             |FIFO2__parameterized219 |    99|
|491   |  stage_mac_0_red_instream_18                             |FIFO2__parameterized220 |    99|
|492   |  stage_mac_0_red_instream_19                             |FIFO2__parameterized221 |    99|
|493   |  stage_mac_0_red_instream_2                              |FIFO2__parameterized222 |    99|
|494   |  stage_mac_0_red_instream_20                             |FIFO2__parameterized223 |    99|
|495   |  stage_mac_0_red_instream_21                             |FIFO2__parameterized224 |    99|
|496   |  stage_mac_0_red_instream_22                             |FIFO2__parameterized225 |    99|
|497   |  stage_mac_0_red_instream_23                             |FIFO2__parameterized226 |    99|
|498   |  stage_mac_0_red_instream_24                             |FIFO2__parameterized227 |   100|
|499   |  stage_mac_0_red_instream_3                              |FIFO2__parameterized228 |    99|
|500   |  stage_mac_0_red_instream_4                              |FIFO2__parameterized229 |    99|
|501   |  stage_mac_0_red_instream_5                              |FIFO2__parameterized230 |    99|
|502   |  stage_mac_0_red_instream_6                              |FIFO2__parameterized231 |    99|
|503   |  stage_mac_0_red_instream_7                              |FIFO2__parameterized232 |    99|
|504   |  stage_mac_0_red_instream_8                              |FIFO2__parameterized233 |    99|
|505   |  stage_mac_0_red_instream_9                              |FIFO2__parameterized234 |    99|
|506   |  stage_mac_0_red_outstream                               |FIFO2__parameterized235 |   100|
|507   |  stage_mac_1                                             |mkPulse_245             |    10|
|508   |  stage_mac_1_1                                           |mkPulse_246             |    10|
|509   |  stage_mac_1_10                                          |mkPulse_247             |    10|
|510   |  stage_mac_1_11                                          |mkPulse_248             |    10|
|511   |  stage_mac_1_12                                          |mkPulse_249             |    10|
|512   |  stage_mac_1_13                                          |mkPulse_250             |    10|
|513   |  stage_mac_1_14                                          |mkPulse_251             |    10|
|514   |  stage_mac_1_15                                          |mkPulse_252             |    10|
|515   |  stage_mac_1_16                                          |mkPulse_253             |    10|
|516   |  stage_mac_1_17                                          |mkPulse_254             |    10|
|517   |  stage_mac_1_18                                          |mkPulse_255             |    10|
|518   |  stage_mac_1_19                                          |mkPulse_256             |    10|
|519   |  stage_mac_1_2                                           |mkPulse_257             |    10|
|520   |  stage_mac_1_20                                          |mkPulse_258             |    10|
|521   |  stage_mac_1_21                                          |mkPulse_259             |    10|
|522   |  stage_mac_1_22                                          |mkPulse_260             |    10|
|523   |  stage_mac_1_23                                          |mkPulse_261             |    10|
|524   |  stage_mac_1_24                                          |mkPulse_262             |    10|
|525   |  stage_mac_1_3                                           |mkPulse_263             |    10|
|526   |  stage_mac_1_4                                           |mkPulse_264             |    10|
|527   |  stage_mac_1_5                                           |mkPulse_265             |    10|
|528   |  stage_mac_1_6                                           |mkPulse_266             |    10|
|529   |  stage_mac_1_7                                           |mkPulse_267             |    10|
|530   |  stage_mac_1_8                                           |mkPulse_268             |    10|
|531   |  stage_mac_1_9                                           |mkPulse_269             |    10|
|532   |  stage_mac_1_instreamA_0                                 |FIFO2__parameterized236 |   102|
|533   |  stage_mac_1_instreamA_1                                 |FIFO2__parameterized237 |   102|
|534   |  stage_mac_1_instreamA_10                                |FIFO2__parameterized238 |   102|
|535   |  stage_mac_1_instreamA_11                                |FIFO2__parameterized239 |   102|
|536   |  stage_mac_1_instreamA_12                                |FIFO2__parameterized240 |   102|
|537   |  stage_mac_1_instreamA_13                                |FIFO2__parameterized241 |   102|
|538   |  stage_mac_1_instreamA_14                                |FIFO2__parameterized242 |   102|
|539   |  stage_mac_1_instreamA_15                                |FIFO2__parameterized243 |   102|
|540   |  stage_mac_1_instreamA_16                                |FIFO2__parameterized244 |   102|
|541   |  stage_mac_1_instreamA_17                                |FIFO2__parameterized245 |   102|
|542   |  stage_mac_1_instreamA_18                                |FIFO2__parameterized246 |   102|
|543   |  stage_mac_1_instreamA_19                                |FIFO2__parameterized247 |   102|
|544   |  stage_mac_1_instreamA_2                                 |FIFO2__parameterized248 |   102|
|545   |  stage_mac_1_instreamA_20                                |FIFO2__parameterized249 |   102|
|546   |  stage_mac_1_instreamA_21                                |FIFO2__parameterized250 |   102|
|547   |  stage_mac_1_instreamA_22                                |FIFO2__parameterized251 |   102|
|548   |  stage_mac_1_instreamA_23                                |FIFO2__parameterized252 |   102|
|549   |  stage_mac_1_instreamA_24                                |FIFO2__parameterized253 |   102|
|550   |  stage_mac_1_instreamA_3                                 |FIFO2__parameterized254 |   102|
|551   |  stage_mac_1_instreamA_4                                 |FIFO2__parameterized255 |   102|
|552   |  stage_mac_1_instreamA_5                                 |FIFO2__parameterized256 |   102|
|553   |  stage_mac_1_instreamA_6                                 |FIFO2__parameterized257 |   102|
|554   |  stage_mac_1_instreamA_7                                 |FIFO2__parameterized258 |   102|
|555   |  stage_mac_1_instreamA_8                                 |FIFO2__parameterized259 |   102|
|556   |  stage_mac_1_instreamA_9                                 |FIFO2__parameterized260 |   102|
|557   |  stage_mac_1_instreamB_0                                 |FIFO2__parameterized261 |    18|
|558   |  stage_mac_1_instreamB_1                                 |FIFO2__parameterized262 |    18|
|559   |  stage_mac_1_instreamB_10                                |FIFO2__parameterized263 |    18|
|560   |  stage_mac_1_instreamB_11                                |FIFO2__parameterized264 |    18|
|561   |  stage_mac_1_instreamB_12                                |FIFO2__parameterized265 |    18|
|562   |  stage_mac_1_instreamB_13                                |FIFO2__parameterized266 |    18|
|563   |  stage_mac_1_instreamB_14                                |FIFO2__parameterized267 |    18|
|564   |  stage_mac_1_instreamB_15                                |FIFO2__parameterized268 |    18|
|565   |  stage_mac_1_instreamB_16                                |FIFO2__parameterized269 |    18|
|566   |  stage_mac_1_instreamB_17                                |FIFO2__parameterized270 |    18|
|567   |  stage_mac_1_instreamB_18                                |FIFO2__parameterized271 |     5|
|568   |  stage_mac_1_instreamB_19                                |FIFO2__parameterized272 |    18|
|569   |  stage_mac_1_instreamB_2                                 |FIFO2__parameterized273 |    18|
|570   |  stage_mac_1_instreamB_20                                |FIFO2__parameterized274 |    18|
|571   |  stage_mac_1_instreamB_21                                |FIFO2__parameterized275 |    18|
|572   |  stage_mac_1_instreamB_22                                |FIFO2__parameterized276 |    18|
|573   |  stage_mac_1_instreamB_23                                |FIFO2__parameterized277 |    18|
|574   |  stage_mac_1_instreamB_24                                |FIFO2__parameterized278 |    18|
|575   |  stage_mac_1_instreamB_3                                 |FIFO2__parameterized279 |    18|
|576   |  stage_mac_1_instreamB_4                                 |FIFO2__parameterized280 |    18|
|577   |  stage_mac_1_instreamB_5                                 |FIFO2__parameterized281 |    18|
|578   |  stage_mac_1_instreamB_6                                 |FIFO2__parameterized282 |    18|
|579   |  stage_mac_1_instreamB_7                                 |FIFO2__parameterized283 |    18|
|580   |  stage_mac_1_instreamB_8                                 |FIFO2__parameterized284 |    18|
|581   |  stage_mac_1_instreamB_9                                 |FIFO2__parameterized285 |    18|
|582   |  stage_mac_1_red_192                                     |mkPulse_270             |     9|
|583   |  stage_mac_1_red_193                                     |mkPulse_271             |     9|
|584   |  stage_mac_1_red_194                                     |mkPulse_272             |     9|
|585   |  stage_mac_1_red_195                                     |mkPulse_273             |     9|
|586   |  stage_mac_1_red_196                                     |mkPulse_274             |     9|
|587   |  stage_mac_1_red_197                                     |mkPulse_275             |    11|
|588   |  stage_mac_1_red_instream_0                              |FIFO2__parameterized286 |    99|
|589   |  stage_mac_1_red_instream_1                              |FIFO2__parameterized287 |    99|
|590   |  stage_mac_1_red_instream_10                             |FIFO2__parameterized288 |    99|
|591   |  stage_mac_1_red_instream_11                             |FIFO2__parameterized289 |    99|
|592   |  stage_mac_1_red_instream_12                             |FIFO2__parameterized290 |    99|
|593   |  stage_mac_1_red_instream_13                             |FIFO2__parameterized291 |    99|
|594   |  stage_mac_1_red_instream_14                             |FIFO2__parameterized292 |    99|
|595   |  stage_mac_1_red_instream_15                             |FIFO2__parameterized293 |    99|
|596   |  stage_mac_1_red_instream_16                             |FIFO2__parameterized294 |    99|
|597   |  stage_mac_1_red_instream_17                             |FIFO2__parameterized295 |    99|
|598   |  stage_mac_1_red_instream_18                             |FIFO2__parameterized296 |   100|
|599   |  stage_mac_1_red_instream_19                             |FIFO2__parameterized297 |    99|
|600   |  stage_mac_1_red_instream_2                              |FIFO2__parameterized298 |    99|
|601   |  stage_mac_1_red_instream_20                             |FIFO2__parameterized299 |    99|
|602   |  stage_mac_1_red_instream_21                             |FIFO2__parameterized300 |    99|
|603   |  stage_mac_1_red_instream_22                             |FIFO2__parameterized301 |    99|
|604   |  stage_mac_1_red_instream_23                             |FIFO2__parameterized302 |    99|
|605   |  stage_mac_1_red_instream_24                             |FIFO2__parameterized303 |   100|
|606   |  stage_mac_1_red_instream_3                              |FIFO2__parameterized304 |    99|
|607   |  stage_mac_1_red_instream_4                              |FIFO2__parameterized305 |    99|
|608   |  stage_mac_1_red_instream_5                              |FIFO2__parameterized306 |    99|
|609   |  stage_mac_1_red_instream_6                              |FIFO2__parameterized307 |    99|
|610   |  stage_mac_1_red_instream_7                              |FIFO2__parameterized308 |    99|
|611   |  stage_mac_1_red_instream_8                              |FIFO2__parameterized309 |    99|
|612   |  stage_mac_1_red_instream_9                              |FIFO2__parameterized310 |    99|
|613   |  stage_mac_1_red_outstream                               |FIFO2__parameterized311 |   100|
+------+----------------------------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1783.582 ; gain = 943.391 ; free physical = 6078 ; free virtual = 27450
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1782 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:36 ; elapsed = 00:02:57 . Memory (MB): peak = 1787.496 ; gain = 399.867 ; free physical = 6078 ; free virtual = 27450
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1787.496 ; gain = 947.305 ; free physical = 6079 ; free virtual = 27450
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 110 instances

INFO: [Common 17-83] Releasing license: Synthesis
1016 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:37 ; elapsed = 00:03:28 . Memory (MB): peak = 1839.609 ; gain = 926.074 ; free physical = 7879 ; free virtual = 29258
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1871.625 ; gain = 32.016 ; free physical = 7866 ; free virtual = 29257
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1871.625 ; gain = 0.000 ; free physical = 7866 ; free virtual = 29257
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 17:54:16 2017...
