The architecture of a programmable systolic chip
