// Seed: 3787305108
module module_0;
  module_2 modCall_1 ();
  assign id_2 = -1;
  assign id_1 = id_1;
  parameter id_3 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    inout wor  id_1
);
  parameter id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  always begin : LABEL_0
    id_2 <= id_1;
  end
  always #1 begin : LABEL_0
    id_3 <= 1'b0;
    #id_4 id_3 <= id_1;
  end
  wire id_5, id_6, id_7 = id_7, id_8;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_8 <= id_2;
  module_3 modCall_1 (id_8);
endmodule
