

================================================================
== Vitis HLS Report for 'conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Sun Mar  3 21:33:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.165 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        8|        9|  26.664 ns|  29.997 ns|    8|    8|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |        8|        8|         2|          1|          1|     8|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      198|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      261|    -|
|Register             |        -|     -|      204|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      204|      459|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln813_64_fu_1071_p2  |         +|   0|  0|  16|          16|          12|
    |add_ln813_65_fu_1077_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_66_fu_1083_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_fu_1065_p2     |         +|   0|  0|  16|          16|          16|
    |i_part_fu_931_p2         |         +|   0|  0|  10|           3|           1|
    |r_V_108_fu_977_p2        |         -|   0|  0|  28|           1|          21|
    |r_V_110_fu_1001_p2       |         -|   0|  0|  28|           1|          21|
    |r_V_112_fu_1025_p2       |         -|   0|  0|  28|           1|          21|
    |r_V_114_fu_1049_p2       |         -|   0|  0|  28|           1|          21|
    |ap_condition_196         |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_963_p2      |      icmp|   0|  0|   8|           3|           2|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 198|          76|         150|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg            |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_681_p6            |  14|          3|    1|          3|
    |ap_phi_mux_p_read3_phi_phi_fu_724_p4        |  14|          3|  128|        384|
    |ap_phi_mux_partition_phi_fu_709_p6          |  14|          3|    3|          9|
    |ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801  |  37|          7|   16|        112|
    |ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777  |  43|          8|   16|        128|
    |ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754  |  49|          9|   16|        144|
    |ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733  |  49|          9|   16|        144|
    |p_read3_phi_reg_720                         |  14|          3|  128|        384|
    |partition_reg_706                           |   9|          2|    3|          6|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 261|         51|  329|       1318|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733  |   16|   0|   16|          0|
    |do_init_reg_678                             |    1|   0|    1|          0|
    |i_part_reg_1155                             |    3|   0|    3|          0|
    |icmp_ln34_reg_1185                          |    1|   0|    1|          0|
    |p_read3_phi_reg_720                         |  128|   0|  128|          0|
    |partition_reg_706                           |    3|   0|    3|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       |  204|   0|  204|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|p_read         |   in|  128|     ap_none|                                                                           p_read|        scalar|
|res_0          |  out|   16|      ap_vld|                                                                            res_0|       pointer|
|res_0_ap_vld   |  out|    1|      ap_vld|                                                                            res_0|       pointer|
|res_1          |  out|   16|      ap_vld|                                                                            res_1|       pointer|
|res_1_ap_vld   |  out|    1|      ap_vld|                                                                            res_1|       pointer|
|res_2          |  out|   16|      ap_vld|                                                                            res_2|       pointer|
|res_2_ap_vld   |  out|    1|      ap_vld|                                                                            res_2|       pointer|
|res_3          |  out|   16|      ap_vld|                                                                            res_3|       pointer|
|res_3_ap_vld   |  out|    1|      ap_vld|                                                                            res_3|       pointer|
|res_4          |  out|   16|      ap_vld|                                                                            res_4|       pointer|
|res_4_ap_vld   |  out|    1|      ap_vld|                                                                            res_4|       pointer|
|res_5          |  out|   16|      ap_vld|                                                                            res_5|       pointer|
|res_5_ap_vld   |  out|    1|      ap_vld|                                                                            res_5|       pointer|
|res_6          |  out|   16|      ap_vld|                                                                            res_6|       pointer|
|res_6_ap_vld   |  out|    1|      ap_vld|                                                                            res_6|       pointer|
|res_7          |  out|   16|      ap_vld|                                                                            res_7|       pointer|
|res_7_ap_vld   |  out|    1|      ap_vld|                                                                            res_7|       pointer|
|res_8          |  out|   16|      ap_vld|                                                                            res_8|       pointer|
|res_8_ap_vld   |  out|    1|      ap_vld|                                                                            res_8|       pointer|
|res_9          |  out|   16|      ap_vld|                                                                            res_9|       pointer|
|res_9_ap_vld   |  out|    1|      ap_vld|                                                                            res_9|       pointer|
|res_10         |  out|   16|      ap_vld|                                                                           res_10|       pointer|
|res_10_ap_vld  |  out|    1|      ap_vld|                                                                           res_10|       pointer|
|res_11         |  out|   16|      ap_vld|                                                                           res_11|       pointer|
|res_11_ap_vld  |  out|    1|      ap_vld|                                                                           res_11|       pointer|
|res_12         |  out|   16|      ap_vld|                                                                           res_12|       pointer|
|res_12_ap_vld  |  out|    1|      ap_vld|                                                                           res_12|       pointer|
|res_13         |  out|   16|      ap_vld|                                                                           res_13|       pointer|
|res_13_ap_vld  |  out|    1|      ap_vld|                                                                           res_13|       pointer|
|res_14         |  out|   16|      ap_vld|                                                                           res_14|       pointer|
|res_14_ap_vld  |  out|    1|      ap_vld|                                                                           res_14|       pointer|
|res_15         |  out|   16|      ap_vld|                                                                           res_15|       pointer|
|res_15_ap_vld  |  out|    1|      ap_vld|                                                                           res_15|       pointer|
|res_16         |  out|   16|      ap_vld|                                                                           res_16|       pointer|
|res_16_ap_vld  |  out|    1|      ap_vld|                                                                           res_16|       pointer|
|res_17         |  out|   16|      ap_vld|                                                                           res_17|       pointer|
|res_17_ap_vld  |  out|    1|      ap_vld|                                                                           res_17|       pointer|
|res_18         |  out|   16|      ap_vld|                                                                           res_18|       pointer|
|res_18_ap_vld  |  out|    1|      ap_vld|                                                                           res_18|       pointer|
|res_19         |  out|   16|      ap_vld|                                                                           res_19|       pointer|
|res_19_ap_vld  |  out|    1|      ap_vld|                                                                           res_19|       pointer|
|res_20         |  out|   16|      ap_vld|                                                                           res_20|       pointer|
|res_20_ap_vld  |  out|    1|      ap_vld|                                                                           res_20|       pointer|
|res_21         |  out|   16|      ap_vld|                                                                           res_21|       pointer|
|res_21_ap_vld  |  out|    1|      ap_vld|                                                                           res_21|       pointer|
|res_22         |  out|   16|      ap_vld|                                                                           res_22|       pointer|
|res_22_ap_vld  |  out|    1|      ap_vld|                                                                           res_22|       pointer|
|res_23         |  out|   16|      ap_vld|                                                                           res_23|       pointer|
|res_23_ap_vld  |  out|    1|      ap_vld|                                                                           res_23|       pointer|
|res_24         |  out|   16|      ap_vld|                                                                           res_24|       pointer|
|res_24_ap_vld  |  out|    1|      ap_vld|                                                                           res_24|       pointer|
|res_25         |  out|   16|      ap_vld|                                                                           res_25|       pointer|
|res_25_ap_vld  |  out|    1|      ap_vld|                                                                           res_25|       pointer|
|res_26         |  out|   16|      ap_vld|                                                                           res_26|       pointer|
|res_26_ap_vld  |  out|    1|      ap_vld|                                                                           res_26|       pointer|
|res_27         |  out|   16|      ap_vld|                                                                           res_27|       pointer|
|res_27_ap_vld  |  out|    1|      ap_vld|                                                                           res_27|       pointer|
|res_28         |  out|   16|      ap_vld|                                                                           res_28|       pointer|
|res_28_ap_vld  |  out|    1|      ap_vld|                                                                           res_28|       pointer|
|res_29         |  out|   16|      ap_vld|                                                                           res_29|       pointer|
|res_29_ap_vld  |  out|    1|      ap_vld|                                                                           res_29|       pointer|
|res_30         |  out|   16|      ap_vld|                                                                           res_30|       pointer|
|res_30_ap_vld  |  out|    1|      ap_vld|                                                                           res_30|       pointer|
|res_31         |  out|   16|      ap_vld|                                                                           res_31|       pointer|
|res_31_ap_vld  |  out|    1|      ap_vld|                                                                           res_31|       pointer|
|res_32         |  out|   16|      ap_vld|                                                                           res_32|       pointer|
|res_32_ap_vld  |  out|    1|      ap_vld|                                                                           res_32|       pointer|
|res_33         |  out|   16|      ap_vld|                                                                           res_33|       pointer|
|res_33_ap_vld  |  out|    1|      ap_vld|                                                                           res_33|       pointer|
|res_34         |  out|   16|      ap_vld|                                                                           res_34|       pointer|
|res_34_ap_vld  |  out|    1|      ap_vld|                                                                           res_34|       pointer|
|res_35         |  out|   16|      ap_vld|                                                                           res_35|       pointer|
|res_35_ap_vld  |  out|    1|      ap_vld|                                                                           res_35|       pointer|
|res_36         |  out|   16|      ap_vld|                                                                           res_36|       pointer|
|res_36_ap_vld  |  out|    1|      ap_vld|                                                                           res_36|       pointer|
|res_37         |  out|   16|      ap_vld|                                                                           res_37|       pointer|
|res_37_ap_vld  |  out|    1|      ap_vld|                                                                           res_37|       pointer|
|res_38         |  out|   16|      ap_vld|                                                                           res_38|       pointer|
|res_38_ap_vld  |  out|    1|      ap_vld|                                                                           res_38|       pointer|
|res_39         |  out|   16|      ap_vld|                                                                           res_39|       pointer|
|res_39_ap_vld  |  out|    1|      ap_vld|                                                                           res_39|       pointer|
|res_40         |  out|   16|      ap_vld|                                                                           res_40|       pointer|
|res_40_ap_vld  |  out|    1|      ap_vld|                                                                           res_40|       pointer|
|res_41         |  out|   16|      ap_vld|                                                                           res_41|       pointer|
|res_41_ap_vld  |  out|    1|      ap_vld|                                                                           res_41|       pointer|
|res_42         |  out|   16|      ap_vld|                                                                           res_42|       pointer|
|res_42_ap_vld  |  out|    1|      ap_vld|                                                                           res_42|       pointer|
|res_43         |  out|   16|      ap_vld|                                                                           res_43|       pointer|
|res_43_ap_vld  |  out|    1|      ap_vld|                                                                           res_43|       pointer|
|res_44         |  out|   16|      ap_vld|                                                                           res_44|       pointer|
|res_44_ap_vld  |  out|    1|      ap_vld|                                                                           res_44|       pointer|
|res_45         |  out|   16|      ap_vld|                                                                           res_45|       pointer|
|res_45_ap_vld  |  out|    1|      ap_vld|                                                                           res_45|       pointer|
|res_46         |  out|   16|      ap_vld|                                                                           res_46|       pointer|
|res_46_ap_vld  |  out|    1|      ap_vld|                                                                           res_46|       pointer|
|res_47         |  out|   16|      ap_vld|                                                                           res_47|       pointer|
|res_47_ap_vld  |  out|    1|      ap_vld|                                                                           res_47|       pointer|
|res_48         |  out|   16|      ap_vld|                                                                           res_48|       pointer|
|res_48_ap_vld  |  out|    1|      ap_vld|                                                                           res_48|       pointer|
|res_49         |  out|   16|      ap_vld|                                                                           res_49|       pointer|
|res_49_ap_vld  |  out|    1|      ap_vld|                                                                           res_49|       pointer|
|res_50         |  out|   16|      ap_vld|                                                                           res_50|       pointer|
|res_50_ap_vld  |  out|    1|      ap_vld|                                                                           res_50|       pointer|
|res_51         |  out|   16|      ap_vld|                                                                           res_51|       pointer|
|res_51_ap_vld  |  out|    1|      ap_vld|                                                                           res_51|       pointer|
|res_52         |  out|   16|      ap_vld|                                                                           res_52|       pointer|
|res_52_ap_vld  |  out|    1|      ap_vld|                                                                           res_52|       pointer|
|res_53         |  out|   16|      ap_vld|                                                                           res_53|       pointer|
|res_53_ap_vld  |  out|    1|      ap_vld|                                                                           res_53|       pointer|
|res_54         |  out|   16|      ap_vld|                                                                           res_54|       pointer|
|res_54_ap_vld  |  out|    1|      ap_vld|                                                                           res_54|       pointer|
|res_55         |  out|   16|      ap_vld|                                                                           res_55|       pointer|
|res_55_ap_vld  |  out|    1|      ap_vld|                                                                           res_55|       pointer|
|res_56         |  out|   16|      ap_vld|                                                                           res_56|       pointer|
|res_56_ap_vld  |  out|    1|      ap_vld|                                                                           res_56|       pointer|
|res_57         |  out|   16|      ap_vld|                                                                           res_57|       pointer|
|res_57_ap_vld  |  out|    1|      ap_vld|                                                                           res_57|       pointer|
|res_58         |  out|   16|      ap_vld|                                                                           res_58|       pointer|
|res_58_ap_vld  |  out|    1|      ap_vld|                                                                           res_58|       pointer|
|res_59         |  out|   16|      ap_vld|                                                                           res_59|       pointer|
|res_59_ap_vld  |  out|    1|      ap_vld|                                                                           res_59|       pointer|
|res_60         |  out|   16|      ap_vld|                                                                           res_60|       pointer|
|res_60_ap_vld  |  out|    1|      ap_vld|                                                                           res_60|       pointer|
|res_61         |  out|   16|      ap_vld|                                                                           res_61|       pointer|
|res_61_ap_vld  |  out|    1|      ap_vld|                                                                           res_61|       pointer|
|res_62         |  out|   16|      ap_vld|                                                                           res_62|       pointer|
|res_62_ap_vld  |  out|    1|      ap_vld|                                                                           res_62|       pointer|
|res_63         |  out|   16|      ap_vld|                                                                           res_63|       pointer|
|res_63_ap_vld  |  out|    1|      ap_vld|                                                                           res_63|       pointer|
+---------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln34 = br void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 4 'br' 'br_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %arrayidx96.78.exit, i1 1, void %for.end105"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read3_rewind = phi i128 0, void %entry, i128 %p_read3_phi, void %arrayidx96.78.exit, i128 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 6 'phi' 'p_read3_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%partition = phi i3 0, void %entry, i3 %i_part, void %arrayidx96.78.exit, i3 0, void %for.end105"   --->   Operation 7 'phi' 'partition' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body36.split, void %rewind_init"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 32, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:31]   --->   Operation 9 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_206 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 10 'read' 'p_read_206' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln34 = br void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 11 'br' 'br_ln34' <Predicate = (do_init)> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read3_phi = phi i128 %p_read_206, void %rewind_init, i128 %p_read3_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 12 'phi' 'p_read3_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:35]   --->   Operation 14 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:18]   --->   Operation 15 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%i_part = add i3 %partition, i3 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 16 'add' 'i_part' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.34ns)   --->   "%switch_ln37 = switch i3 %partition, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i3 7, void %if.then102.i, i3 1, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i3 2, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i3 3, void %if.then42.i, i3 4, void %if.then57.i, i3 5, void %if.then72.i, i3 6, void %if.then87.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:37]   --->   Operation 17 'switch' 'switch_ln37' <Predicate = true> <Delay = 0.34>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_buf_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 18 'partselect' 'data_buf_V_84' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_buf_V_85 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 19 'partselect' 'data_buf_V_85' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_buf_V_86 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 80, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 20 'partselect' 'data_buf_V_86' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_buf_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 96, i32 111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 21 'partselect' 'data_buf_V_87' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.58ns)   --->   "%br_ln65 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:65]   --->   Operation 22 'br' 'br_ln65' <Predicate = (partition == 6)> <Delay = 0.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_buf_V_80 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 23 'partselect' 'data_buf_V_80' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_buf_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 24 'partselect' 'data_buf_V_81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_buf_V_82 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 25 'partselect' 'data_buf_V_82' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_buf_V_83 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 80, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 26 'partselect' 'data_buf_V_83' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.58ns)   --->   "%br_ln61 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:61]   --->   Operation 27 'br' 'br_ln61' <Predicate = (partition == 5)> <Delay = 0.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_buf_V_76 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 28 'partselect' 'data_buf_V_76' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_buf_V_77 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 29 'partselect' 'data_buf_V_77' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_buf_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 30 'partselect' 'data_buf_V_78' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_buf_V_79 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 31 'partselect' 'data_buf_V_79' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.58ns)   --->   "%br_ln57 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:57]   --->   Operation 32 'br' 'br_ln57' <Predicate = (partition == 4)> <Delay = 0.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_buf_V_72 = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 33 'trunc' 'data_buf_V_72' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_buf_V_73 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 34 'partselect' 'data_buf_V_73' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_buf_V_74 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 35 'partselect' 'data_buf_V_74' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_buf_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 36 'partselect' 'data_buf_V_75' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.58ns)   --->   "%br_ln53 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:53]   --->   Operation 37 'br' 'br_ln53' <Predicate = (partition == 3)> <Delay = 0.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_buf_V_69 = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:46]   --->   Operation 38 'trunc' 'data_buf_V_69' <Predicate = (partition == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_buf_V_70 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:46]   --->   Operation 39 'partselect' 'data_buf_V_70' <Predicate = (partition == 2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_buf_V_71 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:46]   --->   Operation 40 'partselect' 'data_buf_V_71' <Predicate = (partition == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.58ns)   --->   "%br_ln49 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:49]   --->   Operation 41 'br' 'br_ln49' <Predicate = (partition == 2)> <Delay = 0.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_buf_V_67 = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:42]   --->   Operation 42 'trunc' 'data_buf_V_67' <Predicate = (partition == 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_buf_V_68 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:42]   --->   Operation 43 'partselect' 'data_buf_V_68' <Predicate = (partition == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.58ns)   --->   "%br_ln45 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:45]   --->   Operation 44 'br' 'br_ln45' <Predicate = (partition == 1)> <Delay = 0.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 45 'partselect' 'data_buf_V_63' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_buf_V_64 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 80, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 46 'partselect' 'data_buf_V_64' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_buf_V_65 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 96, i32 111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 47 'partselect' 'data_buf_V_65' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_buf_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 112, i32 127" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 48 'partselect' 'data_buf_V_66' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.58ns)   --->   "%br_ln68 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:68]   --->   Operation 49 'br' 'br_ln68' <Predicate = (partition == 7)> <Delay = 0.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_buf_V = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:38]   --->   Operation 50 'trunc' 'data_buf_V' <Predicate = (partition == 0)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.58ns)   --->   "%br_ln41 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:41]   --->   Operation 51 'br' 'br_ln41' <Predicate = (partition == 0)> <Delay = 0.58>
ST_1 : Operation 52 [1/1] (0.49ns)   --->   "%icmp_ln34 = icmp_eq  i3 %partition, i3 7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 52 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %rewind_header, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 53 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln86 = br void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 54 'br' 'br_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_buf_V_95 = phi i16 %data_buf_V_66, void %if.then102.i, i16 %data_buf_V_87, void %if.then87.i, i16 %data_buf_V_83, void %if.then72.i, i16 %data_buf_V_79, void %if.then57.i, i16 %data_buf_V_75, void %if.then42.i, i16 %data_buf_V_71, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 %data_buf_V_68, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 %data_buf_V, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 55 'phi' 'data_buf_V_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_buf_V_94 = phi i16 %data_buf_V_65, void %if.then102.i, i16 %data_buf_V_86, void %if.then87.i, i16 %data_buf_V_82, void %if.then72.i, i16 %data_buf_V_78, void %if.then57.i, i16 %data_buf_V_74, void %if.then42.i, i16 %data_buf_V_70, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 %data_buf_V_67, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 56 'phi' 'data_buf_V_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_buf_V_93 = phi i16 %data_buf_V_64, void %if.then102.i, i16 %data_buf_V_85, void %if.then87.i, i16 %data_buf_V_81, void %if.then72.i, i16 %data_buf_V_77, void %if.then57.i, i16 %data_buf_V_73, void %if.then42.i, i16 %data_buf_V_69, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 57 'phi' 'data_buf_V_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_buf_V_92 = phi i16 %data_buf_V_63, void %if.then102.i, i16 %data_buf_V_84, void %if.then87.i, i16 %data_buf_V_80, void %if.then72.i, i16 %data_buf_V_76, void %if.then57.i, i16 %data_buf_V_72, void %if.then42.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 58 'phi' 'data_buf_V_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_92, i5 0"   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.81ns)   --->   "%r_V_108 = sub i21 0, i21 %shl_ln"   --->   Operation 60 'sub' 'r_V_108' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_108, i32 5, i32 20"   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_93, i5 0"   --->   Operation 62 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.81ns)   --->   "%r_V_110 = sub i21 0, i21 %shl_ln1273_s"   --->   Operation 63 'sub' 'r_V_110' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_110, i32 5, i32 20"   --->   Operation 64 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_94, i5 0"   --->   Operation 65 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.81ns)   --->   "%r_V_112 = sub i21 0, i21 %shl_ln1273_41"   --->   Operation 66 'sub' 'r_V_112' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_112, i32 5, i32 20"   --->   Operation 67 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_95, i5 0"   --->   Operation 68 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.81ns)   --->   "%r_V_114 = sub i21 0, i21 %shl_ln1273_42"   --->   Operation 69 'sub' 'r_V_114' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_114, i32 5, i32 20"   --->   Operation 70 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %trunc_ln818_s, i16 %trunc_ln818_71"   --->   Operation 71 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_64 = add i16 %trunc_ln, i16 64512"   --->   Operation 72 'add' 'add_ln813_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_65 = add i16 %add_ln813_64, i16 %trunc_ln818_72"   --->   Operation 73 'add' 'add_ln813_65' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_66 = add i16 %add_ln813_65, i16 %add_ln813"   --->   Operation 74 'add' 'add_ln813_66' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.34ns)   --->   "%switch_ln81 = switch i3 %partition, void %arrayidx96.78.case.63, i3 0, void %arrayidx96.78.case.7, i3 1, void %arrayidx96.78.case.15, i3 2, void %arrayidx96.78.case.23, i3 3, void %arrayidx96.78.case.31, i3 4, void %arrayidx96.78.case.39, i3 5, void %arrayidx96.78.case.47, i3 6, void %arrayidx96.78.case.55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 75 'switch' 'switch_ln81' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_48, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 76 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_49, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 77 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_50, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 78 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_51, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 79 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_52, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 80 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_53, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 81 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_54, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 82 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_55, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 83 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 84 'br' 'br_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_40, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 85 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_41, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 86 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_42, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 87 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_43, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 88 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_44, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 89 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_45, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 90 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_46, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 91 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_47, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 92 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 93 'br' 'br_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_32, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 94 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_33, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 95 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_34, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 96 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_35, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 97 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_36, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 98 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_37, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 99 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_38, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 100 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_39, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 101 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 102 'br' 'br_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_24, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 103 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_25, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 104 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_26, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 105 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_27, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 106 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_28, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 107 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_29, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 108 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_30, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 109 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_31, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 110 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 111 'br' 'br_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_16, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 112 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_17, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 113 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_18, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 114 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_19, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 115 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_20, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 116 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_21, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 117 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_22, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 118 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_23, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 119 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 120 'br' 'br_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_8, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 121 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_9, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 122 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_10, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 123 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_11, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 124 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_12, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 125 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_13, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 126 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_14, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 127 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_15, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 128 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 129 'br' 'br_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_0, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 130 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_1, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 131 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_2, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 132 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_3, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 133 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_4, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 134 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_5, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 135 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_6, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 136 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_7, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 137 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 138 'br' 'br_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_56, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 139 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_57, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 140 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_58, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 141 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_59, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 142 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_60, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 143 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_61, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 144 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_62, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 145 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_63, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 146 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 147 'br' 'br_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%return_ln86 = return void @_ssdm_op_Return" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 148 'return' 'return_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_51]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_62]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln34                (br               ) [ 000]
do_init                (phi              ) [ 011]
p_read3_rewind         (phi              ) [ 010]
partition              (phi              ) [ 011]
br_ln0                 (br               ) [ 000]
specresourcelimit_ln31 (specresourcelimit) [ 000]
p_read_206             (read             ) [ 000]
br_ln34                (br               ) [ 000]
p_read3_phi            (phi              ) [ 010]
empty                  (speclooptripcount) [ 000]
specpipeline_ln35      (specpipeline     ) [ 000]
specloopname_ln18      (specloopname     ) [ 000]
i_part                 (add              ) [ 010]
switch_ln37            (switch           ) [ 000]
data_buf_V_84          (partselect       ) [ 011]
data_buf_V_85          (partselect       ) [ 011]
data_buf_V_86          (partselect       ) [ 011]
data_buf_V_87          (partselect       ) [ 011]
br_ln65                (br               ) [ 011]
data_buf_V_80          (partselect       ) [ 011]
data_buf_V_81          (partselect       ) [ 011]
data_buf_V_82          (partselect       ) [ 011]
data_buf_V_83          (partselect       ) [ 011]
br_ln61                (br               ) [ 011]
data_buf_V_76          (partselect       ) [ 011]
data_buf_V_77          (partselect       ) [ 011]
data_buf_V_78          (partselect       ) [ 011]
data_buf_V_79          (partselect       ) [ 011]
br_ln57                (br               ) [ 011]
data_buf_V_72          (trunc            ) [ 011]
data_buf_V_73          (partselect       ) [ 011]
data_buf_V_74          (partselect       ) [ 011]
data_buf_V_75          (partselect       ) [ 011]
br_ln53                (br               ) [ 011]
data_buf_V_69          (trunc            ) [ 011]
data_buf_V_70          (partselect       ) [ 011]
data_buf_V_71          (partselect       ) [ 011]
br_ln49                (br               ) [ 011]
data_buf_V_67          (trunc            ) [ 011]
data_buf_V_68          (partselect       ) [ 011]
br_ln45                (br               ) [ 011]
data_buf_V_63          (partselect       ) [ 011]
data_buf_V_64          (partselect       ) [ 011]
data_buf_V_65          (partselect       ) [ 011]
data_buf_V_66          (partselect       ) [ 011]
br_ln68                (br               ) [ 011]
data_buf_V             (trunc            ) [ 011]
br_ln41                (br               ) [ 011]
icmp_ln34              (icmp             ) [ 011]
br_ln34                (br               ) [ 010]
br_ln86                (br               ) [ 010]
data_buf_V_95          (phi              ) [ 011]
data_buf_V_94          (phi              ) [ 011]
data_buf_V_93          (phi              ) [ 011]
data_buf_V_92          (phi              ) [ 011]
shl_ln                 (bitconcatenate   ) [ 000]
r_V_108                (sub              ) [ 000]
trunc_ln               (partselect       ) [ 000]
shl_ln1273_s           (bitconcatenate   ) [ 000]
r_V_110                (sub              ) [ 000]
trunc_ln818_s          (partselect       ) [ 000]
shl_ln1273_41          (bitconcatenate   ) [ 000]
r_V_112                (sub              ) [ 000]
trunc_ln818_71         (partselect       ) [ 000]
shl_ln1273_42          (bitconcatenate   ) [ 000]
r_V_114                (sub              ) [ 000]
trunc_ln818_72         (partselect       ) [ 000]
add_ln813              (add              ) [ 000]
add_ln813_64           (add              ) [ 000]
add_ln813_65           (add              ) [ 000]
add_ln813_66           (add              ) [ 000]
switch_ln81            (switch           ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
write_ln81             (write            ) [ 000]
br_ln81                (br               ) [ 000]
return_ln86            (return           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res_27">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res_28">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_29">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_30">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_30"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res_31">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="res_32">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res_33">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_33"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="res_34">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="res_35">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_35"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="res_36">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_36"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="res_37">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_37"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="res_38">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_38"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="res_39">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_39"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="res_40">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_40"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="res_41">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_41"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="res_42">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_42"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="res_43">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_43"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="res_44">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_44"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="res_45">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_45"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="res_46">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_46"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="res_47">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_47"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="res_48">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_48"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="res_49">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_49"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="res_50">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_50"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="res_51">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_51"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="res_52">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_52"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="res_53">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_53"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="res_54">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_54"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="res_55">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_55"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="res_56">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_56"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="res_57">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_57"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="res_58">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_58"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="res_59">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_59"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="res_60">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_60"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="res_61">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_61"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="res_62">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_62"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="res_63">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_63"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="224" class="1004" name="p_read_206_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="128" slack="0"/>
<pin id="226" dir="0" index="1" bw="128" slack="0"/>
<pin id="227" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_206/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln81_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln81_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="16" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln81_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln81_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln81_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="0" index="2" bw="16" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_ln81_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="16" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln81_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="write_ln81_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="0" index="2" bw="16" slack="0"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln81_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="16" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="write_ln81_write_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="16" slack="0"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="write_ln81_write_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="write_ln81_write_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="16" slack="0"/>
<pin id="311" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_ln81_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="16" slack="0"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="write_ln81_write_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="0" index="2" bw="16" slack="0"/>
<pin id="325" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="write_ln81_write_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="write_ln81_write_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="0"/>
<pin id="338" dir="0" index="2" bw="16" slack="0"/>
<pin id="339" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="write_ln81_write_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="0" index="2" bw="16" slack="0"/>
<pin id="346" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="write_ln81_write_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="0" index="2" bw="16" slack="0"/>
<pin id="353" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="write_ln81_write_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="0" index="2" bw="16" slack="0"/>
<pin id="360" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="write_ln81_write_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="16" slack="0"/>
<pin id="367" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="write_ln81_write_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="0" index="2" bw="16" slack="0"/>
<pin id="374" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="write_ln81_write_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="0" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="0"/>
<pin id="381" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="write_ln81_write_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="16" slack="0"/>
<pin id="388" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="write_ln81_write_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="0" index="2" bw="16" slack="0"/>
<pin id="395" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="write_ln81_write_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="16" slack="0"/>
<pin id="402" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="write_ln81_write_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="0" index="2" bw="16" slack="0"/>
<pin id="409" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="write_ln81_write_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="write_ln81_write_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="0" slack="0"/>
<pin id="421" dir="0" index="1" bw="16" slack="0"/>
<pin id="422" dir="0" index="2" bw="16" slack="0"/>
<pin id="423" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="write_ln81_write_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="16" slack="0"/>
<pin id="430" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="write_ln81_write_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="0" index="2" bw="16" slack="0"/>
<pin id="437" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="write_ln81_write_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="0" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="0" index="2" bw="16" slack="0"/>
<pin id="444" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="write_ln81_write_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="0" index="2" bw="16" slack="0"/>
<pin id="451" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="write_ln81_write_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="0" index="2" bw="16" slack="0"/>
<pin id="458" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="write_ln81_write_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="0" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="0" index="2" bw="16" slack="0"/>
<pin id="465" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="write_ln81_write_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="0" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="0" index="2" bw="16" slack="0"/>
<pin id="472" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="write_ln81_write_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="0" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="0"/>
<pin id="479" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="write_ln81_write_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="0" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="0" index="2" bw="16" slack="0"/>
<pin id="486" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="write_ln81_write_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="0" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="0" index="2" bw="16" slack="0"/>
<pin id="493" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="write_ln81_write_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="16" slack="0"/>
<pin id="500" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="write_ln81_write_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="0" slack="0"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="0" index="2" bw="16" slack="0"/>
<pin id="507" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="write_ln81_write_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="0" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="0" index="2" bw="16" slack="0"/>
<pin id="514" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="write_ln81_write_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="0" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="0"/>
<pin id="521" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="write_ln81_write_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="0" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="0" index="2" bw="16" slack="0"/>
<pin id="528" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="write_ln81_write_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="0" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="16" slack="0"/>
<pin id="535" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="write_ln81_write_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="0" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="0" index="2" bw="16" slack="0"/>
<pin id="542" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="write_ln81_write_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="0" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="0" index="2" bw="16" slack="0"/>
<pin id="549" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="write_ln81_write_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="0" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="0" index="2" bw="16" slack="0"/>
<pin id="556" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="write_ln81_write_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="0" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="0"/>
<pin id="562" dir="0" index="2" bw="16" slack="0"/>
<pin id="563" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="write_ln81_write_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="0" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="0" index="2" bw="16" slack="0"/>
<pin id="570" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="write_ln81_write_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="0" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="0" index="2" bw="16" slack="0"/>
<pin id="577" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="write_ln81_write_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="0" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="16" slack="0"/>
<pin id="584" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="write_ln81_write_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="0" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="0" index="2" bw="16" slack="0"/>
<pin id="591" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="write_ln81_write_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="0" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="16" slack="0"/>
<pin id="598" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="write_ln81_write_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="0" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="0" index="2" bw="16" slack="0"/>
<pin id="605" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="write_ln81_write_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="0" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="0" index="2" bw="16" slack="0"/>
<pin id="612" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="write_ln81_write_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="0" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="0" index="2" bw="16" slack="0"/>
<pin id="619" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="write_ln81_write_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="0" slack="0"/>
<pin id="624" dir="0" index="1" bw="16" slack="0"/>
<pin id="625" dir="0" index="2" bw="16" slack="0"/>
<pin id="626" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="write_ln81_write_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="0" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="0" index="2" bw="16" slack="0"/>
<pin id="633" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="write_ln81_write_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="0" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="16" slack="0"/>
<pin id="640" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="write_ln81_write_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="0" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="16" slack="0"/>
<pin id="647" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="write_ln81_write_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="0" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="0" index="2" bw="16" slack="0"/>
<pin id="654" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="write_ln81_write_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="0" slack="0"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="0" index="2" bw="16" slack="0"/>
<pin id="661" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="write_ln81_write_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="0" slack="0"/>
<pin id="666" dir="0" index="1" bw="16" slack="0"/>
<pin id="667" dir="0" index="2" bw="16" slack="0"/>
<pin id="668" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="write_ln81_write_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="0" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="0" index="2" bw="16" slack="0"/>
<pin id="675" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="do_init_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="681" class="1004" name="do_init_phi_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="4" bw="1" slack="0"/>
<pin id="687" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="p_read3_rewind_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="695" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read3_rewind (phireg) "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_read3_rewind_phi_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="128" slack="0"/>
<pin id="700" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="701" dir="0" index="4" bw="1" slack="0"/>
<pin id="702" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="703" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read3_rewind/1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="partition_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="3" slack="1"/>
<pin id="708" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="partition (phireg) "/>
</bind>
</comp>

<comp id="709" class="1004" name="partition_phi_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="712" dir="0" index="2" bw="3" slack="0"/>
<pin id="713" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="714" dir="0" index="4" bw="1" slack="0"/>
<pin id="715" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="716" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="partition/1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="p_read3_phi_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="128" slack="0"/>
<pin id="722" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="p_read3_phi (phireg) "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_read3_phi_phi_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="128" slack="0"/>
<pin id="726" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="128" slack="0"/>
<pin id="728" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read3_phi/1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="data_buf_V_95_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="735" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_buf_V_95 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="data_buf_V_95_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="16" slack="1"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="0" index="4" bw="16" slack="1"/>
<pin id="742" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="743" dir="0" index="6" bw="16" slack="1"/>
<pin id="744" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="745" dir="0" index="8" bw="16" slack="1"/>
<pin id="746" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="747" dir="0" index="10" bw="16" slack="1"/>
<pin id="748" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="749" dir="0" index="12" bw="16" slack="1"/>
<pin id="750" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="751" dir="0" index="14" bw="16" slack="1"/>
<pin id="752" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="753" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_buf_V_95/2 "/>
</bind>
</comp>

<comp id="754" class="1005" name="data_buf_V_94_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_94 (phireg) "/>
</bind>
</comp>

<comp id="758" class="1004" name="data_buf_V_94_phi_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="1"/>
<pin id="760" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="761" dir="0" index="2" bw="16" slack="1"/>
<pin id="762" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="4" bw="16" slack="1"/>
<pin id="764" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="765" dir="0" index="6" bw="16" slack="1"/>
<pin id="766" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="767" dir="0" index="8" bw="16" slack="1"/>
<pin id="768" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="769" dir="0" index="10" bw="16" slack="1"/>
<pin id="770" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="771" dir="0" index="12" bw="16" slack="1"/>
<pin id="772" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="773" dir="0" index="14" bw="1" slack="1"/>
<pin id="774" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="775" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_buf_V_94/2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="data_buf_V_93_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_93 (phireg) "/>
</bind>
</comp>

<comp id="781" class="1004" name="data_buf_V_93_phi_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="1"/>
<pin id="783" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="784" dir="0" index="2" bw="16" slack="1"/>
<pin id="785" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="786" dir="0" index="4" bw="16" slack="1"/>
<pin id="787" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="788" dir="0" index="6" bw="16" slack="1"/>
<pin id="789" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="790" dir="0" index="8" bw="16" slack="1"/>
<pin id="791" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="792" dir="0" index="10" bw="16" slack="1"/>
<pin id="793" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="794" dir="0" index="12" bw="1" slack="1"/>
<pin id="795" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="796" dir="0" index="14" bw="1" slack="1"/>
<pin id="797" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="798" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_buf_V_93/2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="data_buf_V_92_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_92 (phireg) "/>
</bind>
</comp>

<comp id="805" class="1004" name="data_buf_V_92_phi_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="1"/>
<pin id="807" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="808" dir="0" index="2" bw="16" slack="1"/>
<pin id="809" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="810" dir="0" index="4" bw="16" slack="1"/>
<pin id="811" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="812" dir="0" index="6" bw="16" slack="1"/>
<pin id="813" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="814" dir="0" index="8" bw="16" slack="1"/>
<pin id="815" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="816" dir="0" index="10" bw="1" slack="1"/>
<pin id="817" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="818" dir="0" index="12" bw="1" slack="1"/>
<pin id="819" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="820" dir="0" index="14" bw="1" slack="1"/>
<pin id="821" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="822" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_buf_V_92/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="grp_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="128" slack="0"/>
<pin id="829" dir="0" index="2" bw="7" slack="0"/>
<pin id="830" dir="0" index="3" bw="7" slack="0"/>
<pin id="831" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_buf_V_84/1 data_buf_V_81/1 data_buf_V_78/1 data_buf_V_75/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="0" index="1" bw="128" slack="0"/>
<pin id="839" dir="0" index="2" bw="8" slack="0"/>
<pin id="840" dir="0" index="3" bw="8" slack="0"/>
<pin id="841" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_buf_V_85/1 data_buf_V_82/1 data_buf_V_79/1 data_buf_V_63/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="grp_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="0" index="1" bw="128" slack="0"/>
<pin id="849" dir="0" index="2" bw="8" slack="0"/>
<pin id="850" dir="0" index="3" bw="8" slack="0"/>
<pin id="851" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_buf_V_86/1 data_buf_V_83/1 data_buf_V_64/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="0"/>
<pin id="858" dir="0" index="1" bw="128" slack="0"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="0" index="3" bw="8" slack="0"/>
<pin id="861" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_buf_V_87/1 data_buf_V_65/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="grp_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="128" slack="0"/>
<pin id="869" dir="0" index="2" bw="7" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_buf_V_80/1 data_buf_V_77/1 data_buf_V_74/1 data_buf_V_71/1 "/>
</bind>
</comp>

<comp id="876" class="1004" name="grp_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="0"/>
<pin id="878" dir="0" index="1" bw="128" slack="0"/>
<pin id="879" dir="0" index="2" bw="6" slack="0"/>
<pin id="880" dir="0" index="3" bw="6" slack="0"/>
<pin id="881" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_buf_V_76/1 data_buf_V_73/1 data_buf_V_70/1 data_buf_V_68/1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="1"/>
<pin id="888" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_84 data_buf_V_81 data_buf_V_78 data_buf_V_75 "/>
</bind>
</comp>

<comp id="894" class="1005" name="reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_85 data_buf_V_82 data_buf_V_79 data_buf_V_63 "/>
</bind>
</comp>

<comp id="902" class="1005" name="reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_86 data_buf_V_83 data_buf_V_64 "/>
</bind>
</comp>

<comp id="909" class="1005" name="reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="1"/>
<pin id="911" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_87 data_buf_V_65 "/>
</bind>
</comp>

<comp id="915" class="1005" name="reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="1"/>
<pin id="917" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_80 data_buf_V_77 data_buf_V_74 data_buf_V_71 "/>
</bind>
</comp>

<comp id="923" class="1005" name="reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="1"/>
<pin id="925" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_76 data_buf_V_73 data_buf_V_70 data_buf_V_68 "/>
</bind>
</comp>

<comp id="931" class="1004" name="i_part_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_part/1 "/>
</bind>
</comp>

<comp id="937" class="1004" name="data_buf_V_72_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="128" slack="0"/>
<pin id="939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_buf_V_72/1 "/>
</bind>
</comp>

<comp id="941" class="1004" name="data_buf_V_69_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="128" slack="0"/>
<pin id="943" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_buf_V_69/1 "/>
</bind>
</comp>

<comp id="945" class="1004" name="data_buf_V_67_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="128" slack="0"/>
<pin id="947" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_buf_V_67/1 "/>
</bind>
</comp>

<comp id="949" class="1004" name="data_buf_V_66_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="0" index="1" bw="128" slack="0"/>
<pin id="952" dir="0" index="2" bw="8" slack="0"/>
<pin id="953" dir="0" index="3" bw="8" slack="0"/>
<pin id="954" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_buf_V_66/1 "/>
</bind>
</comp>

<comp id="959" class="1004" name="data_buf_V_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="128" slack="0"/>
<pin id="961" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_buf_V/1 "/>
</bind>
</comp>

<comp id="963" class="1004" name="icmp_ln34_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="3" slack="0"/>
<pin id="965" dir="0" index="1" bw="3" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="969" class="1004" name="shl_ln_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="21" slack="0"/>
<pin id="971" dir="0" index="1" bw="16" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="977" class="1004" name="r_V_108_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="21" slack="0"/>
<pin id="980" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_108/2 "/>
</bind>
</comp>

<comp id="983" class="1004" name="trunc_ln_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="0"/>
<pin id="985" dir="0" index="1" bw="21" slack="0"/>
<pin id="986" dir="0" index="2" bw="4" slack="0"/>
<pin id="987" dir="0" index="3" bw="6" slack="0"/>
<pin id="988" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="shl_ln1273_s_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="21" slack="0"/>
<pin id="995" dir="0" index="1" bw="16" slack="0"/>
<pin id="996" dir="0" index="2" bw="1" slack="0"/>
<pin id="997" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_s/2 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="r_V_110_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="21" slack="0"/>
<pin id="1004" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_110/2 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="trunc_ln818_s_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="0"/>
<pin id="1009" dir="0" index="1" bw="21" slack="0"/>
<pin id="1010" dir="0" index="2" bw="4" slack="0"/>
<pin id="1011" dir="0" index="3" bw="6" slack="0"/>
<pin id="1012" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/2 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="shl_ln1273_41_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="21" slack="0"/>
<pin id="1019" dir="0" index="1" bw="16" slack="0"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_41/2 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="r_V_112_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="21" slack="0"/>
<pin id="1028" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_112/2 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="trunc_ln818_71_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="0"/>
<pin id="1033" dir="0" index="1" bw="21" slack="0"/>
<pin id="1034" dir="0" index="2" bw="4" slack="0"/>
<pin id="1035" dir="0" index="3" bw="6" slack="0"/>
<pin id="1036" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_71/2 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="shl_ln1273_42_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="21" slack="0"/>
<pin id="1043" dir="0" index="1" bw="16" slack="0"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_42/2 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="r_V_114_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="21" slack="0"/>
<pin id="1052" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_114/2 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="trunc_ln818_72_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="0"/>
<pin id="1057" dir="0" index="1" bw="21" slack="0"/>
<pin id="1058" dir="0" index="2" bw="4" slack="0"/>
<pin id="1059" dir="0" index="3" bw="6" slack="0"/>
<pin id="1060" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_72/2 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="add_ln813_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="16" slack="0"/>
<pin id="1067" dir="0" index="1" bw="16" slack="0"/>
<pin id="1068" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/2 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln813_64_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="0" index="1" bw="11" slack="0"/>
<pin id="1074" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_64/2 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="add_ln813_65_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="0"/>
<pin id="1079" dir="0" index="1" bw="16" slack="0"/>
<pin id="1080" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_65/2 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="add_ln813_66_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="0"/>
<pin id="1085" dir="0" index="1" bw="16" slack="0"/>
<pin id="1086" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_66/2 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="return_ln86_fu_1153">
<pin_list>
<pin id="1154" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln86/2 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="i_part_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="3" slack="0"/>
<pin id="1157" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_part "/>
</bind>
</comp>

<comp id="1160" class="1005" name="data_buf_V_72_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="16" slack="1"/>
<pin id="1162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_72 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="data_buf_V_69_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="1"/>
<pin id="1167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_69 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="data_buf_V_67_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="1"/>
<pin id="1172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_67 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="data_buf_V_66_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="1"/>
<pin id="1177" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V_66 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="data_buf_V_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="16" slack="1"/>
<pin id="1182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_V "/>
</bind>
</comp>

<comp id="1185" class="1005" name="icmp_ln34_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="1"/>
<pin id="1187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="228"><net_src comp="146" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="222" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="98" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="222" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="100" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="222" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="102" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="222" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="104" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="222" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="106" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="222" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="108" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="222" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="110" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="222" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="112" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="222" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="82" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="222" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="222" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="222" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="88" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="222" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="90" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="222" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="92" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="222" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="94" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="222" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="96" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="222" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="222" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="222" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="222" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="222" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="222" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="222" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="222" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="80" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="222" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="222" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="222" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="222" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="222" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="222" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="222" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="62" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="222" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="222" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="222" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="222" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="222" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="40" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="222" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="494"><net_src comp="222" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="44" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="501"><net_src comp="222" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="222" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="222" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="18" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="222" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="20" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="222" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="22" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="222" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="24" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="543"><net_src comp="222" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="222" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="222" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="30" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="222" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="32" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="222" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="2" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="222" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="4" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="222" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="6" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="222" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="8" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="222" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="10" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="222" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="12" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="222" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="14" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="222" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="16" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="222" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="114" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="222" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="116" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="222" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="118" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="222" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="120" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="222" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="122" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="222" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="124" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="669"><net_src comp="222" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="126" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="222" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="128" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="689"><net_src comp="130" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="132" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="130" pin="0"/><net_sink comp="681" pin=4"/></net>

<net id="692"><net_src comp="681" pin="6"/><net_sink comp="678" pin=0"/></net>

<net id="704"><net_src comp="134" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="134" pin="0"/><net_sink comp="696" pin=4"/></net>

<net id="717"><net_src comp="136" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="136" pin="0"/><net_sink comp="709" pin=4"/></net>

<net id="719"><net_src comp="709" pin="6"/><net_sink comp="706" pin=0"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="730"><net_src comp="224" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="696" pin="6"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="724" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="757"><net_src comp="206" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="776"><net_src comp="754" pin="1"/><net_sink comp="758" pin=14"/></net>

<net id="780"><net_src comp="206" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="799"><net_src comp="777" pin="1"/><net_sink comp="781" pin=12"/></net>

<net id="800"><net_src comp="777" pin="1"/><net_sink comp="781" pin=14"/></net>

<net id="804"><net_src comp="206" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="823"><net_src comp="801" pin="1"/><net_sink comp="805" pin=10"/></net>

<net id="824"><net_src comp="801" pin="1"/><net_sink comp="805" pin=12"/></net>

<net id="825"><net_src comp="801" pin="1"/><net_sink comp="805" pin=14"/></net>

<net id="832"><net_src comp="176" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="724" pin="4"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="178" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="180" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="842"><net_src comp="176" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="724" pin="4"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="182" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="184" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="852"><net_src comp="176" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="724" pin="4"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="186" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="188" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="862"><net_src comp="176" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="724" pin="4"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="190" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="192" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="176" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="724" pin="4"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="194" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="196" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="882"><net_src comp="176" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="724" pin="4"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="198" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="200" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="889"><net_src comp="826" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="781" pin=4"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="758" pin=6"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="736" pin=8"/></net>

<net id="897"><net_src comp="836" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="758" pin=4"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="736" pin=6"/></net>

<net id="901"><net_src comp="894" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="905"><net_src comp="846" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="736" pin=4"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="912"><net_src comp="856" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="918"><net_src comp="866" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="805" pin=4"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="781" pin=6"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="758" pin=8"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="736" pin=10"/></net>

<net id="926"><net_src comp="876" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="805" pin=6"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="781" pin=8"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="758" pin=10"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="736" pin=12"/></net>

<net id="935"><net_src comp="709" pin="6"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="162" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="724" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="724" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="724" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="955"><net_src comp="176" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="724" pin="4"/><net_sink comp="949" pin=1"/></net>

<net id="957"><net_src comp="202" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="958"><net_src comp="204" pin="0"/><net_sink comp="949" pin=3"/></net>

<net id="962"><net_src comp="724" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="709" pin="6"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="164" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="208" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="805" pin="16"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="210" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="981"><net_src comp="212" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="969" pin="3"/><net_sink comp="977" pin=1"/></net>

<net id="989"><net_src comp="214" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="977" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="216" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="218" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="998"><net_src comp="208" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="781" pin="16"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="210" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1005"><net_src comp="212" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="993" pin="3"/><net_sink comp="1001" pin=1"/></net>

<net id="1013"><net_src comp="214" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1015"><net_src comp="216" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1016"><net_src comp="218" pin="0"/><net_sink comp="1007" pin=3"/></net>

<net id="1022"><net_src comp="208" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="758" pin="16"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="210" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1029"><net_src comp="212" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1017" pin="3"/><net_sink comp="1025" pin=1"/></net>

<net id="1037"><net_src comp="214" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1039"><net_src comp="216" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1040"><net_src comp="218" pin="0"/><net_sink comp="1031" pin=3"/></net>

<net id="1046"><net_src comp="208" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="736" pin="16"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="210" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1053"><net_src comp="212" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1041" pin="3"/><net_sink comp="1049" pin=1"/></net>

<net id="1061"><net_src comp="214" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="216" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1064"><net_src comp="218" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1069"><net_src comp="1007" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1031" pin="4"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="983" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="220" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1055" pin="4"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1065" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1089"><net_src comp="1083" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="1090"><net_src comp="1083" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="1091"><net_src comp="1083" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="1092"><net_src comp="1083" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="1093"><net_src comp="1083" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="1094"><net_src comp="1083" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="1095"><net_src comp="1083" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="1096"><net_src comp="1083" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="1097"><net_src comp="1083" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="1098"><net_src comp="1083" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="1099"><net_src comp="1083" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="1100"><net_src comp="1083" pin="2"/><net_sink comp="307" pin=2"/></net>

<net id="1101"><net_src comp="1083" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="1102"><net_src comp="1083" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="1103"><net_src comp="1083" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="1104"><net_src comp="1083" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="1105"><net_src comp="1083" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="1106"><net_src comp="1083" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="1107"><net_src comp="1083" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="1108"><net_src comp="1083" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="1109"><net_src comp="1083" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="1110"><net_src comp="1083" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="1111"><net_src comp="1083" pin="2"/><net_sink comp="384" pin=2"/></net>

<net id="1112"><net_src comp="1083" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="1113"><net_src comp="1083" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="1114"><net_src comp="1083" pin="2"/><net_sink comp="405" pin=2"/></net>

<net id="1115"><net_src comp="1083" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="1116"><net_src comp="1083" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="1117"><net_src comp="1083" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="1118"><net_src comp="1083" pin="2"/><net_sink comp="433" pin=2"/></net>

<net id="1119"><net_src comp="1083" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="1120"><net_src comp="1083" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="1121"><net_src comp="1083" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="1122"><net_src comp="1083" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="1123"><net_src comp="1083" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="1124"><net_src comp="1083" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="1125"><net_src comp="1083" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="1126"><net_src comp="1083" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="1127"><net_src comp="1083" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="1128"><net_src comp="1083" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="1129"><net_src comp="1083" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="1130"><net_src comp="1083" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="1131"><net_src comp="1083" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="1132"><net_src comp="1083" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="1133"><net_src comp="1083" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="1134"><net_src comp="1083" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="1135"><net_src comp="1083" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="1136"><net_src comp="1083" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="1137"><net_src comp="1083" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="1138"><net_src comp="1083" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="1139"><net_src comp="1083" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="1140"><net_src comp="1083" pin="2"/><net_sink comp="587" pin=2"/></net>

<net id="1141"><net_src comp="1083" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="1142"><net_src comp="1083" pin="2"/><net_sink comp="601" pin=2"/></net>

<net id="1143"><net_src comp="1083" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="1144"><net_src comp="1083" pin="2"/><net_sink comp="615" pin=2"/></net>

<net id="1145"><net_src comp="1083" pin="2"/><net_sink comp="622" pin=2"/></net>

<net id="1146"><net_src comp="1083" pin="2"/><net_sink comp="629" pin=2"/></net>

<net id="1147"><net_src comp="1083" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="1148"><net_src comp="1083" pin="2"/><net_sink comp="643" pin=2"/></net>

<net id="1149"><net_src comp="1083" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="1150"><net_src comp="1083" pin="2"/><net_sink comp="657" pin=2"/></net>

<net id="1151"><net_src comp="1083" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="1152"><net_src comp="1083" pin="2"/><net_sink comp="671" pin=2"/></net>

<net id="1158"><net_src comp="931" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="1163"><net_src comp="937" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="805" pin=8"/></net>

<net id="1168"><net_src comp="941" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="781" pin=10"/></net>

<net id="1173"><net_src comp="945" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="758" pin=12"/></net>

<net id="1178"><net_src comp="949" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1183"><net_src comp="959" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="736" pin=14"/></net>

<net id="1188"><net_src comp="963" pin="2"/><net_sink comp="1185" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0 | {2 }
	Port: res_1 | {2 }
	Port: res_2 | {2 }
	Port: res_3 | {2 }
	Port: res_4 | {2 }
	Port: res_5 | {2 }
	Port: res_6 | {2 }
	Port: res_7 | {2 }
	Port: res_8 | {2 }
	Port: res_9 | {2 }
	Port: res_10 | {2 }
	Port: res_11 | {2 }
	Port: res_12 | {2 }
	Port: res_13 | {2 }
	Port: res_14 | {2 }
	Port: res_15 | {2 }
	Port: res_16 | {2 }
	Port: res_17 | {2 }
	Port: res_18 | {2 }
	Port: res_19 | {2 }
	Port: res_20 | {2 }
	Port: res_21 | {2 }
	Port: res_22 | {2 }
	Port: res_23 | {2 }
	Port: res_24 | {2 }
	Port: res_25 | {2 }
	Port: res_26 | {2 }
	Port: res_27 | {2 }
	Port: res_28 | {2 }
	Port: res_29 | {2 }
	Port: res_30 | {2 }
	Port: res_31 | {2 }
	Port: res_32 | {2 }
	Port: res_33 | {2 }
	Port: res_34 | {2 }
	Port: res_35 | {2 }
	Port: res_36 | {2 }
	Port: res_37 | {2 }
	Port: res_38 | {2 }
	Port: res_39 | {2 }
	Port: res_40 | {2 }
	Port: res_41 | {2 }
	Port: res_42 | {2 }
	Port: res_43 | {2 }
	Port: res_44 | {2 }
	Port: res_45 | {2 }
	Port: res_46 | {2 }
	Port: res_47 | {2 }
	Port: res_48 | {2 }
	Port: res_49 | {2 }
	Port: res_50 | {2 }
	Port: res_51 | {2 }
	Port: res_52 | {2 }
	Port: res_53 | {2 }
	Port: res_54 | {2 }
	Port: res_55 | {2 }
	Port: res_56 | {2 }
	Port: res_57 | {2 }
	Port: res_58 | {2 }
	Port: res_59 | {2 }
	Port: res_60 | {2 }
	Port: res_61 | {2 }
	Port: res_62 | {2 }
	Port: res_63 | {2 }
 - Input state : 
	Port: conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : p_read | {1 }
  - Chain level:
	State 1
		do_init : 1
		p_read3_rewind : 1
		partition : 1
		br_ln0 : 2
		p_read3_phi : 3
		i_part : 2
		switch_ln37 : 2
		data_buf_V_84 : 4
		data_buf_V_85 : 4
		data_buf_V_86 : 4
		data_buf_V_87 : 4
		data_buf_V_80 : 4
		data_buf_V_81 : 4
		data_buf_V_82 : 4
		data_buf_V_83 : 4
		data_buf_V_76 : 4
		data_buf_V_77 : 4
		data_buf_V_78 : 4
		data_buf_V_79 : 4
		data_buf_V_72 : 4
		data_buf_V_73 : 4
		data_buf_V_74 : 4
		data_buf_V_75 : 4
		data_buf_V_69 : 4
		data_buf_V_70 : 4
		data_buf_V_71 : 4
		data_buf_V_67 : 4
		data_buf_V_68 : 4
		data_buf_V_63 : 4
		data_buf_V_64 : 4
		data_buf_V_65 : 4
		data_buf_V_66 : 4
		data_buf_V : 4
		icmp_ln34 : 2
		br_ln34 : 3
	State 2
		shl_ln : 1
		r_V_108 : 2
		trunc_ln : 3
		shl_ln1273_s : 1
		r_V_110 : 2
		trunc_ln818_s : 3
		shl_ln1273_41 : 1
		r_V_112 : 2
		trunc_ln818_71 : 3
		shl_ln1273_42 : 1
		r_V_114 : 2
		trunc_ln818_72 : 3
		add_ln813 : 4
		add_ln813_64 : 4
		add_ln813_65 : 5
		add_ln813_66 : 6
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7
		write_ln81 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      r_V_108_fu_977     |    0    |    28   |
|    sub   |     r_V_110_fu_1001     |    0    |    28   |
|          |     r_V_112_fu_1025     |    0    |    28   |
|          |     r_V_114_fu_1049     |    0    |    28   |
|----------|-------------------------|---------|---------|
|          |      i_part_fu_931      |    0    |    10   |
|          |    add_ln813_fu_1065    |    0    |    16   |
|    add   |   add_ln813_64_fu_1071  |    0    |    16   |
|          |   add_ln813_65_fu_1077  |    0    |    16   |
|          |   add_ln813_66_fu_1083  |    0    |    16   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln34_fu_963    |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |  p_read_206_read_fu_224 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln81_write_fu_230 |    0    |    0    |
|          | write_ln81_write_fu_237 |    0    |    0    |
|          | write_ln81_write_fu_244 |    0    |    0    |
|          | write_ln81_write_fu_251 |    0    |    0    |
|          | write_ln81_write_fu_258 |    0    |    0    |
|          | write_ln81_write_fu_265 |    0    |    0    |
|          | write_ln81_write_fu_272 |    0    |    0    |
|          | write_ln81_write_fu_279 |    0    |    0    |
|          | write_ln81_write_fu_286 |    0    |    0    |
|          | write_ln81_write_fu_293 |    0    |    0    |
|          | write_ln81_write_fu_300 |    0    |    0    |
|          | write_ln81_write_fu_307 |    0    |    0    |
|          | write_ln81_write_fu_314 |    0    |    0    |
|          | write_ln81_write_fu_321 |    0    |    0    |
|          | write_ln81_write_fu_328 |    0    |    0    |
|          | write_ln81_write_fu_335 |    0    |    0    |
|          | write_ln81_write_fu_342 |    0    |    0    |
|          | write_ln81_write_fu_349 |    0    |    0    |
|          | write_ln81_write_fu_356 |    0    |    0    |
|          | write_ln81_write_fu_363 |    0    |    0    |
|          | write_ln81_write_fu_370 |    0    |    0    |
|          | write_ln81_write_fu_377 |    0    |    0    |
|          | write_ln81_write_fu_384 |    0    |    0    |
|          | write_ln81_write_fu_391 |    0    |    0    |
|          | write_ln81_write_fu_398 |    0    |    0    |
|          | write_ln81_write_fu_405 |    0    |    0    |
|          | write_ln81_write_fu_412 |    0    |    0    |
|          | write_ln81_write_fu_419 |    0    |    0    |
|          | write_ln81_write_fu_426 |    0    |    0    |
|          | write_ln81_write_fu_433 |    0    |    0    |
|          | write_ln81_write_fu_440 |    0    |    0    |
|   write  | write_ln81_write_fu_447 |    0    |    0    |
|          | write_ln81_write_fu_454 |    0    |    0    |
|          | write_ln81_write_fu_461 |    0    |    0    |
|          | write_ln81_write_fu_468 |    0    |    0    |
|          | write_ln81_write_fu_475 |    0    |    0    |
|          | write_ln81_write_fu_482 |    0    |    0    |
|          | write_ln81_write_fu_489 |    0    |    0    |
|          | write_ln81_write_fu_496 |    0    |    0    |
|          | write_ln81_write_fu_503 |    0    |    0    |
|          | write_ln81_write_fu_510 |    0    |    0    |
|          | write_ln81_write_fu_517 |    0    |    0    |
|          | write_ln81_write_fu_524 |    0    |    0    |
|          | write_ln81_write_fu_531 |    0    |    0    |
|          | write_ln81_write_fu_538 |    0    |    0    |
|          | write_ln81_write_fu_545 |    0    |    0    |
|          | write_ln81_write_fu_552 |    0    |    0    |
|          | write_ln81_write_fu_559 |    0    |    0    |
|          | write_ln81_write_fu_566 |    0    |    0    |
|          | write_ln81_write_fu_573 |    0    |    0    |
|          | write_ln81_write_fu_580 |    0    |    0    |
|          | write_ln81_write_fu_587 |    0    |    0    |
|          | write_ln81_write_fu_594 |    0    |    0    |
|          | write_ln81_write_fu_601 |    0    |    0    |
|          | write_ln81_write_fu_608 |    0    |    0    |
|          | write_ln81_write_fu_615 |    0    |    0    |
|          | write_ln81_write_fu_622 |    0    |    0    |
|          | write_ln81_write_fu_629 |    0    |    0    |
|          | write_ln81_write_fu_636 |    0    |    0    |
|          | write_ln81_write_fu_643 |    0    |    0    |
|          | write_ln81_write_fu_650 |    0    |    0    |
|          | write_ln81_write_fu_657 |    0    |    0    |
|          | write_ln81_write_fu_664 |    0    |    0    |
|          | write_ln81_write_fu_671 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_826       |    0    |    0    |
|          |        grp_fu_836       |    0    |    0    |
|          |        grp_fu_846       |    0    |    0    |
|          |        grp_fu_856       |    0    |    0    |
|          |        grp_fu_866       |    0    |    0    |
|partselect|        grp_fu_876       |    0    |    0    |
|          |   data_buf_V_66_fu_949  |    0    |    0    |
|          |     trunc_ln_fu_983     |    0    |    0    |
|          |  trunc_ln818_s_fu_1007  |    0    |    0    |
|          |  trunc_ln818_71_fu_1031 |    0    |    0    |
|          |  trunc_ln818_72_fu_1055 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   data_buf_V_72_fu_937  |    0    |    0    |
|   trunc  |   data_buf_V_69_fu_941  |    0    |    0    |
|          |   data_buf_V_67_fu_945  |    0    |    0    |
|          |    data_buf_V_fu_959    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      shl_ln_fu_969      |    0    |    0    |
|bitconcatenate|   shl_ln1273_s_fu_993   |    0    |    0    |
|          |  shl_ln1273_41_fu_1017  |    0    |    0    |
|          |  shl_ln1273_42_fu_1041  |    0    |    0    |
|----------|-------------------------|---------|---------|
|  return  |   return_ln86_fu_1153   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   194   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|data_buf_V_66_reg_1175|   16   |
|data_buf_V_67_reg_1170|   16   |
|data_buf_V_69_reg_1165|   16   |
|data_buf_V_72_reg_1160|   16   |
| data_buf_V_92_reg_801|   16   |
| data_buf_V_93_reg_777|   16   |
| data_buf_V_94_reg_754|   16   |
| data_buf_V_95_reg_733|   16   |
|  data_buf_V_reg_1180 |   16   |
|    do_init_reg_678   |    1   |
|    i_part_reg_1155   |    3   |
|  icmp_ln34_reg_1185  |    1   |
|  p_read3_phi_reg_720 |   128  |
|p_read3_rewind_reg_693|   128  |
|   partition_reg_706  |    3   |
|        reg_886       |   16   |
|        reg_894       |   16   |
|        reg_902       |   16   |
|        reg_909       |   16   |
|        reg_915       |   16   |
|        reg_923       |   16   |
+----------------------+--------+
|         Total        |   504  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   194  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   504  |    -   |
+-----------+--------+--------+
|   Total   |   504  |   194  |
+-----------+--------+--------+
