

================================================================
== Vivado HLS Report for 'imNegation'
================================================================
* Date:           Sat Nov  7 11:54:28 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L0      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + L1     |    ?|    ?|         5|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    180|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    106|
|Register         |        -|      -|     259|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     259|    286|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_157_p2     |     +    |      0|  0|  31|          31|           1|
    |next_mul_fu_127_p2  |     +    |      0|  0|  42|          11|          42|
    |row_1_fu_142_p2     |     +    |      0|  0|  31|           1|          31|
    |tmp_4_fu_167_p2     |     +    |      0|  0|  22|          22|          22|
    |tmp_2_fu_152_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_137_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_213_p2    |    xor   |      0|  0|   8|           8|           2|
    |tmp_12_fu_229_p2    |    xor   |      0|  0|   8|           8|           2|
    |tmp_5_fu_181_p2     |    xor   |      0|  0|   8|           8|           2|
    |tmp_8_fu_197_p2     |    xor   |      0|  0|   8|           8|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 180|         161|         168|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   2|          8|    1|          8|
    |col_reg_112      |  31|          2|   31|         62|
    |phi_mul_reg_101  |  42|          2|   42|         84|
    |row_reg_90       |  31|          2|   31|         62|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 106|         14|  105|        216|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |col_1_reg_279        |  31|   0|   31|          0|
    |col_reg_112          |  31|   0|   31|          0|
    |next_mul_reg_263     |  42|   0|   42|          0|
    |phi_mul_reg_101      |  42|   0|   42|          0|
    |row_1_reg_271        |  31|   0|   31|          0|
    |row_reg_90           |  31|   0|   31|          0|
    |tmp_11_cast_reg_284  |  22|   0|   64|         42|
    |tmp_1_reg_258        |  22|   0|   22|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 259|   0|  301|         42|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  imNegation  | return value |
|imINPUT_address0   | out |   21|  ap_memory |    imINPUT   |     array    |
|imINPUT_ce0        | out |    1|  ap_memory |    imINPUT   |     array    |
|imINPUT_q0         |  in |   32|  ap_memory |    imINPUT   |     array    |
|imOUTPUT_address0  | out |   21|  ap_memory |   imOUTPUT   |     array    |
|imOUTPUT_ce0       | out |    1|  ap_memory |   imOUTPUT   |     array    |
|imOUTPUT_we0       | out |    1|  ap_memory |   imOUTPUT   |     array    |
|imOUTPUT_d0        | out |   32|  ap_memory |   imOUTPUT   |     array    |
|imHeight           |  in |   32|   ap_none  |   imHeight   |    scalar    |
|imWidth            |  in |   32|   ap_none  |    imWidth   |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_8 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imINPUT) nounwind, !map !384

ST_1: StgValue_9 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imOUTPUT) nounwind, !map !390

ST_1: StgValue_10 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imHeight) nounwind, !map !394

ST_1: StgValue_11 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imWidth) nounwind, !map !400

ST_1: StgValue_12 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @imNegation_str) nounwind

ST_1: imWidth_read (10)  [1/1] 0.00ns
:5  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth) nounwind

ST_1: imHeight_read (11)  [1/1] 0.00ns
:6  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight) nounwind

ST_1: StgValue_15 (12)  [1/1] 1.57ns  loc: imProcessing.cpp:23
:7  br label %1


 <State 2>: 2.80ns
ST_2: row (14)  [1/1] 0.00ns
:0  %row = phi i31 [ 0, %0 ], [ %row_1, %5 ]

ST_2: phi_mul (15)  [1/1] 0.00ns
:1  %phi_mul = phi i42 [ 0, %0 ], [ %next_mul, %5 ]

ST_2: tmp_1 (16)  [1/1] 0.00ns
:2  %tmp_1 = trunc i42 %phi_mul to i22

ST_2: next_mul (17)  [1/1] 2.80ns
:3  %next_mul = add i42 1200, %phi_mul

ST_2: row_cast (18)  [1/1] 0.00ns  loc: imProcessing.cpp:23
:4  %row_cast = zext i31 %row to i32

ST_2: tmp (19)  [1/1] 2.52ns  loc: imProcessing.cpp:23
:5  %tmp = icmp slt i32 %row_cast, %imHeight_read

ST_2: row_1 (20)  [1/1] 2.44ns  loc: imProcessing.cpp:23
:6  %row_1 = add i31 1, %row

ST_2: StgValue_23 (21)  [1/1] 0.00ns  loc: imProcessing.cpp:23
:7  br i1 %tmp, label %2, label %6

ST_2: StgValue_24 (23)  [1/1] 0.00ns  loc: imProcessing.cpp:23
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind

ST_2: tmp_6 (24)  [1/1] 0.00ns  loc: imProcessing.cpp:23
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind

ST_2: StgValue_26 (25)  [1/1] 1.57ns  loc: imProcessing.cpp:24
:2  br label %3

ST_2: StgValue_27 (55)  [1/1] 0.00ns  loc: imProcessing.cpp:35
:0  ret void


 <State 3>: 4.81ns
ST_3: col (27)  [1/1] 0.00ns
:0  %col = phi i31 [ 0, %2 ], [ %col_1, %4 ]

ST_3: col_cast (28)  [1/1] 0.00ns  loc: imProcessing.cpp:24
:1  %col_cast = zext i31 %col to i32

ST_3: tmp_2 (29)  [1/1] 2.52ns  loc: imProcessing.cpp:24
:2  %tmp_2 = icmp slt i32 %col_cast, %imWidth_read

ST_3: col_1 (30)  [1/1] 2.44ns  loc: imProcessing.cpp:24
:3  %col_1 = add i31 %col, 1

ST_3: StgValue_32 (31)  [1/1] 0.00ns  loc: imProcessing.cpp:24
:4  br i1 %tmp_2, label %4, label %5

ST_3: tmp_3 (34)  [1/1] 0.00ns  loc: imProcessing.cpp:26
:1  %tmp_3 = trunc i31 %col to i22

ST_3: tmp_4 (35)  [1/1] 2.20ns  loc: imProcessing.cpp:26
:2  %tmp_4 = add i22 %tmp_3, %tmp_1

ST_3: tmp_11_cast (36)  [1/1] 0.00ns  loc: imProcessing.cpp:26
:3  %tmp_11_cast = zext i22 %tmp_4 to i64

ST_3: imINPUT_addr (37)  [1/1] 0.00ns  loc: imProcessing.cpp:26
:4  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_11_cast

ST_3: imINPUT_load (39)  [4/4] 2.61ns  loc: imProcessing.cpp:26
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_3: empty (52)  [1/1] 0.00ns  loc: imProcessing.cpp:34
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp_6) nounwind

ST_3: StgValue_39 (53)  [1/1] 0.00ns  loc: imProcessing.cpp:23
:1  br label %1


 <State 4>: 2.61ns
ST_4: imINPUT_load (39)  [3/4] 2.61ns  loc: imProcessing.cpp:26
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4


 <State 5>: 2.61ns
ST_5: imINPUT_load (39)  [2/4] 2.61ns  loc: imProcessing.cpp:26
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4


 <State 6>: 6.59ns
ST_6: imOUTPUT_addr (38)  [1/1] 0.00ns  loc: imProcessing.cpp:31
:5  %imOUTPUT_addr = getelementptr [1440000 x i32]* %imOUTPUT, i64 0, i64 %tmp_11_cast

ST_6: imINPUT_load (39)  [1/4] 2.61ns  loc: imProcessing.cpp:26
:6  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_6: tmp_9 (40)  [1/1] 0.00ns  loc: imProcessing.cpp:26
:7  %tmp_9 = trunc i32 %imINPUT_load to i8

ST_6: tmp_5 (41)  [1/1] 1.37ns  loc: imProcessing.cpp:26
:8  %tmp_5 = xor i8 %tmp_9, -1

ST_6: tmp_7 (42)  [1/1] 0.00ns  loc: imProcessing.cpp:27
:9  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %imINPUT_load, i32 8, i32 15)

ST_6: tmp_8 (43)  [1/1] 1.37ns  loc: imProcessing.cpp:27
:10  %tmp_8 = xor i8 %tmp_7, -1

ST_6: tmp_s (44)  [1/1] 0.00ns  loc: imProcessing.cpp:28
:11  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %imINPUT_load, i32 16, i32 23)

ST_6: tmp_10 (45)  [1/1] 1.37ns  loc: imProcessing.cpp:28
:12  %tmp_10 = xor i8 %tmp_s, -1

ST_6: tmp_11 (46)  [1/1] 0.00ns  loc: imProcessing.cpp:29
:13  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %imINPUT_load, i32 24, i32 31)

ST_6: tmp_12 (47)  [1/1] 1.37ns  loc: imProcessing.cpp:29
:14  %tmp_12 = xor i8 %tmp_11, -1

ST_6: tmp_13 (48)  [1/1] 0.00ns  loc: imProcessing.cpp:31
:15  %tmp_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_12, i8 %tmp_10, i8 %tmp_8, i8 %tmp_5)

ST_6: StgValue_53 (49)  [2/2] 2.61ns  loc: imProcessing.cpp:31
:16  store i32 %tmp_13, i32* %imOUTPUT_addr, align 4


 <State 7>: 2.61ns
ST_7: StgValue_54 (33)  [1/1] 0.00ns  loc: imProcessing.cpp:24
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind

ST_7: StgValue_55 (49)  [1/2] 2.61ns  loc: imProcessing.cpp:31
:16  store i32 %tmp_13, i32* %imOUTPUT_addr, align 4

ST_7: StgValue_56 (50)  [1/1] 0.00ns  loc: imProcessing.cpp:24
:17  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imOUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8    (specbitsmap    ) [ 00000000]
StgValue_9    (specbitsmap    ) [ 00000000]
StgValue_10   (specbitsmap    ) [ 00000000]
StgValue_11   (specbitsmap    ) [ 00000000]
StgValue_12   (spectopmodule  ) [ 00000000]
imWidth_read  (read           ) [ 00111111]
imHeight_read (read           ) [ 00111111]
StgValue_15   (br             ) [ 01111111]
row           (phi            ) [ 00100000]
phi_mul       (phi            ) [ 00100000]
tmp_1         (trunc          ) [ 00011111]
next_mul      (add            ) [ 01111111]
row_cast      (zext           ) [ 00000000]
tmp           (icmp           ) [ 00111111]
row_1         (add            ) [ 01111111]
StgValue_23   (br             ) [ 00000000]
StgValue_24   (specloopname   ) [ 00000000]
tmp_6         (specregionbegin) [ 00011111]
StgValue_26   (br             ) [ 00111111]
StgValue_27   (ret            ) [ 00000000]
col           (phi            ) [ 00010000]
col_cast      (zext           ) [ 00000000]
tmp_2         (icmp           ) [ 00111111]
col_1         (add            ) [ 00111111]
StgValue_32   (br             ) [ 00000000]
tmp_3         (trunc          ) [ 00000000]
tmp_4         (add            ) [ 00000000]
tmp_11_cast   (zext           ) [ 00001110]
imINPUT_addr  (getelementptr  ) [ 00001110]
empty         (specregionend  ) [ 00000000]
StgValue_39   (br             ) [ 01111111]
imOUTPUT_addr (getelementptr  ) [ 00000001]
imINPUT_load  (load           ) [ 00000000]
tmp_9         (trunc          ) [ 00000000]
tmp_5         (xor            ) [ 00000000]
tmp_7         (partselect     ) [ 00000000]
tmp_8         (xor            ) [ 00000000]
tmp_s         (partselect     ) [ 00000000]
tmp_10        (xor            ) [ 00000000]
tmp_11        (partselect     ) [ 00000000]
tmp_12        (xor            ) [ 00000000]
tmp_13        (bitconcatenate ) [ 00000001]
StgValue_54   (specloopname   ) [ 00000000]
StgValue_55   (store          ) [ 00000000]
StgValue_56   (br             ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imINPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imOUTPUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imOUTPUT"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imHeight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imWidth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imNegation_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="imWidth_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="imHeight_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="imINPUT_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="22" slack="0"/>
<pin id="70" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="21" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imINPUT_load/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="imOUTPUT_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="22" slack="3"/>
<pin id="82" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imOUTPUT_addr/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="21" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/6 "/>
</bind>
</comp>

<comp id="90" class="1005" name="row_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="1"/>
<pin id="92" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="row_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="31" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="phi_mul_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="42" slack="1"/>
<pin id="103" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="phi_mul_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="42" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="col_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="1"/>
<pin id="114" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="col_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="31" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="42" slack="0"/>
<pin id="125" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="next_mul_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="42" slack="0"/>
<pin id="130" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="row_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="row_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="col_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="col_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="31" slack="0"/>
<pin id="165" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="22" slack="0"/>
<pin id="169" dir="0" index="1" bw="22" slack="1"/>
<pin id="170" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_11_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="22" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_9_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="5" slack="0"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_8_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_10_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_11_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_12_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_13_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="0" index="3" bw="8" slack="0"/>
<pin id="240" dir="0" index="4" bw="8" slack="0"/>
<pin id="241" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="248" class="1005" name="imWidth_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2"/>
<pin id="250" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imWidth_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="imHeight_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imHeight_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="22" slack="1"/>
<pin id="260" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="next_mul_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="42" slack="0"/>
<pin id="265" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="271" class="1005" name="row_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="0"/>
<pin id="273" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="col_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_11_cast_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="3"/>
<pin id="286" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="289" class="1005" name="imINPUT_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="21" slack="1"/>
<pin id="291" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="imOUTPUT_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="21" slack="1"/>
<pin id="296" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imOUTPUT_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_13_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="105" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="105" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="94" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="94" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="116" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="116" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="116" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="180"><net_src comp="73" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="73" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="73" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="73" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="233"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="213" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="245"><net_src comp="197" pin="2"/><net_sink comp="235" pin=3"/></net>

<net id="246"><net_src comp="181" pin="2"/><net_sink comp="235" pin=4"/></net>

<net id="247"><net_src comp="235" pin="5"/><net_sink comp="85" pin=1"/></net>

<net id="251"><net_src comp="54" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="256"><net_src comp="60" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="261"><net_src comp="123" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="266"><net_src comp="127" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="274"><net_src comp="142" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="282"><net_src comp="157" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="287"><net_src comp="172" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="292"><net_src comp="66" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="297"><net_src comp="78" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="302"><net_src comp="235" pin="5"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="85" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imOUTPUT | {6 7 }
 - Input state : 
	Port: imNegation : imINPUT | {3 4 5 6 }
	Port: imNegation : imHeight | {1 }
	Port: imNegation : imWidth | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		next_mul : 1
		row_cast : 1
		tmp : 2
		row_1 : 1
		StgValue_23 : 3
	State 3
		col_cast : 1
		tmp_2 : 2
		col_1 : 1
		StgValue_32 : 3
		tmp_3 : 1
		tmp_4 : 2
		tmp_11_cast : 3
		imINPUT_addr : 4
		imINPUT_load : 5
	State 4
	State 5
	State 6
		tmp_9 : 1
		tmp_5 : 2
		tmp_7 : 1
		tmp_8 : 2
		tmp_s : 1
		tmp_10 : 2
		tmp_11 : 1
		tmp_12 : 2
		tmp_13 : 2
		StgValue_53 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      next_mul_fu_127     |    0    |    42   |
|    add   |       row_1_fu_142       |    0    |    31   |
|          |       col_1_fu_157       |    0    |    31   |
|          |       tmp_4_fu_167       |    0    |    22   |
|----------|--------------------------|---------|---------|
|          |       tmp_5_fu_181       |    0    |    8    |
|    xor   |       tmp_8_fu_197       |    0    |    8    |
|          |       tmp_10_fu_213      |    0    |    8    |
|          |       tmp_12_fu_229      |    0    |    8    |
|----------|--------------------------|---------|---------|
|   icmp   |        tmp_fu_137        |    0    |    11   |
|          |       tmp_2_fu_152       |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |  imWidth_read_read_fu_54 |    0    |    0    |
|          | imHeight_read_read_fu_60 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_123       |    0    |    0    |
|   trunc  |       tmp_3_fu_163       |    0    |    0    |
|          |       tmp_9_fu_177       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      row_cast_fu_133     |    0    |    0    |
|   zext   |      col_cast_fu_148     |    0    |    0    |
|          |    tmp_11_cast_fu_172    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_7_fu_187       |    0    |    0    |
|partselect|       tmp_s_fu_203       |    0    |    0    |
|          |       tmp_11_fu_219      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_13_fu_235      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   180   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    col_1_reg_279    |   31   |
|     col_reg_112     |   31   |
|imHeight_read_reg_253|   32   |
| imINPUT_addr_reg_289|   21   |
|imOUTPUT_addr_reg_294|   21   |
| imWidth_read_reg_248|   32   |
|   next_mul_reg_263  |   42   |
|   phi_mul_reg_101   |   42   |
|    row_1_reg_271    |   31   |
|      row_reg_90     |   31   |
| tmp_11_cast_reg_284 |   64   |
|    tmp_13_reg_299   |   32   |
|    tmp_1_reg_258    |   22   |
+---------------------+--------+
|        Total        |   432  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  21  |   42   ||    21   |
| grp_access_fu_85 |  p0  |   2  |  21  |   42   ||    21   |
| grp_access_fu_85 |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   148  ||  4.713  ||    74   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   74   |
|  Register |    -   |   432  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   432  |   254  |
+-----------+--------+--------+--------+
