Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu Apr 14 16:27:50 2022
| Host              : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file UART_LED_Subsystem_wrapper_timing_summary_routed.rpt -pb UART_LED_Subsystem_wrapper_timing_summary_routed.pb -rpx UART_LED_Subsystem_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : UART_LED_Subsystem_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.255        0.000                      0                  128        0.050        0.000                      0                  128        3.725        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_pin_p  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           0.255        0.000                      0                  128        0.050        0.000                      0                  128        3.725        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 1.334ns (44.879%)  route 1.638ns (55.121%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.793ns (routing 1.214ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.793     4.238    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y78         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.354 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.638     5.992    led_pins_OBUF[4]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.218     7.210 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.210    led_pins[4]
    N22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.368ns (46.106%)  route 1.599ns (53.894%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.793ns (routing 1.214ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.793     4.238    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y78         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.352 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.599     5.951    led_pins_OBUF[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.254     7.205 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.205    led_pins[0]
    AP8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 1.344ns (45.986%)  route 1.579ns (54.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.214ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.783     4.228    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y86         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.342 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.579     5.921    led_pins_OBUF[1]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     7.152 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.152    led_pins[1]
    H23                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.337ns (46.451%)  route 1.541ns (53.549%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.783ns (routing 1.214ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.783     4.228    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y86         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.346 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.541     5.887    led_pins_OBUF[5]
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.219     7.106 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.106    led_pins[5]
    M22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 1.395ns (51.077%)  route 1.336ns (48.923%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.214ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.792     4.237    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y101        FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.354 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.336     5.690    led_pins_OBUF[6]
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.278     6.968 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.968    led_pins[6]
    R23                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 1.386ns (50.942%)  route 1.335ns (49.058%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.214ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.794     4.239    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y103        FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.355 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.335     5.690    led_pins_OBUF[7]
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.270     6.961 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.961    led_pins[7]
    P23                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 1.325ns (49.018%)  route 1.378ns (50.982%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.214ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.792     4.237    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y101        FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.351 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.378     5.729    led_pins_OBUF[2]
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.940 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.940    led_pins[2]
    P20                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.325ns (49.076%)  route 1.375ns (50.924%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.214ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          2.794     4.239    UART_LED_Subsystem_i/led_ctl_0/U0/clk_rx
    SLICE_X49Y103        FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.353 r  UART_LED_Subsystem_i/led_ctl_0/U0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.375     5.728    led_pins_OBUF[3]
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.940 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.940    led_pins[3]
    P21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/meta_harden_btn/U0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.637ns (21.084%)  route 2.383ns (78.916%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 9.888 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.280ns (routing 0.592ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    AE10                                              0.000     1.500 r  btn_pin (IN)
                         net (fo=0)                   0.000     1.500    btn_pin_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.615     2.115 r  btn_pin_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     2.157    btn_pin_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     2.179 r  btn_pin_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.341     4.520    UART_LED_Subsystem_i/meta_harden_btn/U0/signal_src
    SLICE_X49Y83         FDRE                                         r  UART_LED_Subsystem_i/meta_harden_btn/U0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     8.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     8.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     8.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     8.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     8.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.280     9.888    UART_LED_Subsystem_i/meta_harden_btn/U0/clk_dst
    SLICE_X49Y83         FDRE                                         r  UART_LED_Subsystem_i/meta_harden_btn/U0/signal_meta_reg/C
                         clock pessimism              0.000     9.888    
                         clock uncertainty           -0.035     9.853    
    SLICE_X49Y83         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.031     9.884    UART_LED_Subsystem_i/meta_harden_btn/U0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/meta_harden_rst/U0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.701ns (23.349%)  route 2.300ns (76.651%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 9.875 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.267ns (routing 0.592ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    AN8                                               0.000     1.500 r  rst_pin (IN)
                         net (fo=0)                   0.000     1.500    rst_pin_IBUF_inst/I
    AN8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.679     2.179 r  rst_pin_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     2.221    rst_pin_IBUF_inst/OUT
    AN8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     2.243 r  rst_pin_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.258     4.501    UART_LED_Subsystem_i/meta_harden_rst/U0/signal_src
    SLICE_X49Y55         FDRE                                         r  UART_LED_Subsystem_i/meta_harden_rst/U0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     8.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     8.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     8.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     8.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     8.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.267     9.875    UART_LED_Subsystem_i/meta_harden_rst/U0/clk_dst
    SLICE_X49Y55         FDRE                                         r  UART_LED_Subsystem_i/meta_harden_rst/U0/signal_meta_reg/C
                         clock pessimism              0.000     9.875    
                         clock uncertainty           -0.035     9.840    
    SLICE_X49Y55         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.031     9.871    UART_LED_Subsystem_i/meta_harden_rst/U0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  5.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Net Delay (Source):      1.288ns (routing 0.592ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.658ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.288     1.896    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk
    SLICE_X49Y97         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.945 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/Q
                         net (fo=4, routed)           0.035     1.980    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/internal_count[5]
    SLICE_X49Y97         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.995 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count[5]_i_1/O
                         net (fo=1, routed)           0.012     2.007    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count[5]_i_1_n_0
    SLICE_X49Y97         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.493     2.439    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk
    SLICE_X49Y97         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/C
                         clock pessimism             -0.539     1.901    
    SLICE_X49Y97         FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.957    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/baud_x16_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      1.288ns (routing 0.592ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.658ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.288     1.896    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk
    SLICE_X49Y97         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.945 f  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[5]/Q
                         net (fo=4, routed)           0.081     2.026    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/internal_count[5]
    SLICE_X50Y97         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     2.057 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/baud_x16_en__0/O
                         net (fo=1, routed)           0.016     2.073    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/p_0_in
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/baud_x16_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.490     2.436    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/baud_x16_en_reg/C
                         clock pessimism             -0.470     1.967    
    SLICE_X50Y97         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.023    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/baud_x16_en_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Net Delay (Source):      1.286ns (routing 0.592ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.658ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.286     1.894    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X49Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.943 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.035     1.978    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[0]
    SLICE_X49Y99         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.993 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.015     2.008    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[0]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.487     2.433    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X49Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[0]/C
                         clock pessimism             -0.535     1.899    
    SLICE_X49Y99         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.955    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Net Delay (Source):      1.301ns (routing 0.592ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.658ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.301     1.909    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X51Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.958 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.035     1.993    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[2]
    SLICE_X51Y98         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.008 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.015     2.023    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[2]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.514     2.460    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X51Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[2]/C
                         clock pessimism             -0.547     1.914    
    SLICE_X51Y98         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.970    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.063ns (52.500%)  route 0.057ns (47.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Net Delay (Source):      1.286ns (routing 0.592ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.658ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.286     1.894    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk
    SLICE_X49Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.942 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[1]/Q
                         net (fo=6, routed)           0.041     1.983    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/internal_count[1]
    SLICE_X49Y97         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.998 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count[1]_i_1/O
                         net (fo=1, routed)           0.016     2.014    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count[1]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.490     2.436    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk
    SLICE_X49Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[1]/C
                         clock pessimism             -0.539     1.898    
    SLICE_X49Y97         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.954    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/clk_divider.internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Net Delay (Source):      1.294ns (routing 0.592ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.658ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.294     1.902    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X50Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.950 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.040     1.990    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[3]
    SLICE_X50Y99         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.016     2.006 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.016     2.022    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[3]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.498     2.444    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X50Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[3]/C
                         clock pessimism             -0.539     1.906    
    SLICE_X50Y99         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.962    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      1.302ns (routing 0.592ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.658ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.302     1.910    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X50Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.959 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]/Q
                         net (fo=11, routed)          0.077     2.036    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]
    SLICE_X50Y99         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.015     2.051 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.012     2.063    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[7]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.500     2.446    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X50Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[7]/C
                         clock pessimism             -0.501     1.946    
    SLICE_X50Y99         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.002    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.764%)  route 0.093ns (59.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Net Delay (Source):      1.302ns (routing 0.592ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.658ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.302     1.910    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X50Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.959 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          0.077     2.036    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[1]
    SLICE_X51Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     2.051 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.016     2.067    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[1]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.514     2.460    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X51Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[1]/C
                         clock pessimism             -0.511     1.949    
    SLICE_X51Y98         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.005    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.078ns (61.905%)  route 0.048ns (38.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Net Delay (Source):      1.285ns (routing 0.592ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.658ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.285     1.893    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X49Y100        FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.941 f  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg[0]/Q
                         net (fo=7, routed)           0.034     1.975    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg_n_0_[0]
    SLICE_X49Y100        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     2.005 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state[0]_i_1/O
                         net (fo=1, routed)           0.014     2.019    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state[0]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.486     2.432    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X49Y100        FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg[0]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X49Y100        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.953    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.065ns (41.139%)  route 0.093ns (58.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      1.302ns (routing 0.592ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.658ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.302     1.910    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X50Y98         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.959 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]/Q
                         net (fo=11, routed)          0.078     2.037    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt_reg[2]
    SLICE_X50Y99         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.016     2.053 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.015     2.068    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data[6]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=52, routed)          1.500     2.446    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/clk_rx
    SLICE_X50Y99         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[6]/C
                         clock pessimism             -0.501     1.946    
    SLICE_X50Y99         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.002    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin_p[0] }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         8.000       6.621      BUFGCE_X1Y48  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X51Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X48Y99  UART_LED_Subsystem_i/led_ctl_0/U0/last_rx_data_rdy_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X51Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X51Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X51Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X51Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y99  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y98  UART_LED_Subsystem_i/led_ctl_0/U0/char_data_reg[4]/C



