Analysis & Synthesis report for KalkulatorGCDnLCM
Tue Nov 28 18:26:03 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState
  9. State Machine - |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState
 10. State Machine - |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state
 11. State Machine - |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent|nextstate
 12. State Machine - |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent|currentstate
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2
 19. Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult3
 20. Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult1
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM"
 24. Port Connectivity Checks: "gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM"
 25. Port Connectivity Checks: "IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII"
 26. Port Connectivity Checks: "IO:IO_COMPONENT|sender:SenderComponent"
 27. Port Connectivity Checks: "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT"
 28. Port Connectivity Checks: "IO:IO_COMPONENT"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 18:26:03 2023        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; KalkulatorGCDnLCM                            ;
; Top-level Entity Name              ; KalkulatorGCDnLCM                            ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 1,848                                        ;
;     Total combinational functions  ; 1,626                                        ;
;     Dedicated logic registers      ; 937                                          ;
; Total registers                    ; 937                                          ;
; Total pins                         ; 9                                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; KalkulatorGCDnLCM  ; KalkulatorGCDnLCM  ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                                            ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BCDfrom8bit.vhd                  ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDfrom8bit.vhd         ;
; BCDfrom32bit.vhd                 ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDfrom32bit.vhd        ;
; BCDtoASCII.vhd                   ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDtoASCII.vhd          ;
; converter32.vhd                  ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/converter32.vhd         ;
; fsm_controller.vhd               ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_controller.vhd      ;
; fsm_io.vhd                       ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_io.vhd              ;
; GCD.vhd                          ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/GCD.vhd                 ;
; GCD_ASCII_CONVERTER.vhd          ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/GCD_ASCII_CONVERTER.vhd ;
; gcdfsm.vhd                       ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdfsm.vhd              ;
; gcdlcm.vhd                       ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdlcm.vhd              ;
; IO.vhd                           ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd                  ;
; KalkulatorGCDnLCM.vhd            ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd   ;
; LCM.vhd                          ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd                 ;
; LCM_ASCII_CONVERTER.vhd          ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM_ASCII_CONVERTER.vhd ;
; lcmfsm.vhd                       ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd              ;
; my_uart_rx.vhd                   ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_rx.vhd          ;
; my_uart_top.vhd                  ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_top.vhd         ;
; my_uart_tx.vhd                   ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_tx.vhd          ;
; receiver.vhd                     ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd            ;
; sender.vhd                       ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd              ;
; speed_select.vhd                 ; yes             ; User VHDL File  ; C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/speed_select.vhd        ;
; lpm_mult.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                            ;
; multcore.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf                                                                                                            ;
; mpar_add.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf                                                                                                            ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift.tdf                                                                                                            ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,848     ;
;                                             ;           ;
; Total combinational functions               ; 1626      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 541       ;
;     -- 3 input functions                    ; 685       ;
;     -- <=2 input functions                  ; 400       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 948       ;
;     -- arithmetic mode                      ; 678       ;
;                                             ;           ;
; Total registers                             ; 937       ;
;     -- Dedicated logic registers            ; 937       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 9         ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 937       ;
; Total fan-out                               ; 8427      ;
; Average fan-out                             ; 3.27      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |KalkulatorGCDnLCM                     ; 1626 (12)         ; 937 (0)      ; 0           ; 0            ; 0       ; 0         ; 9    ; 0            ; |KalkulatorGCDnLCM                                                                               ; work         ;
;    |IO:IO_COMPONENT|                   ; 1032 (46)         ; 508 (42)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT                                                               ;              ;
;       |GCD_ASCII_CONVERTER:GCDtoASCII| ; 99 (0)            ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII                                ; work         ;
;          |BCDfrom8bit:DoubleDabble|    ; 92 (92)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble       ; work         ;
;          |BCDtoASCII:GCD1|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDtoASCII:GCD1                ; work         ;
;          |BCDtoASCII:GCD2|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDtoASCII:GCD2                ; work         ;
;          |BCDtoASCII:GCD3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDtoASCII:GCD3                ; work         ;
;       |LCM_ASCII_CONVERTER:LCMtoASCII| ; 212 (0)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII                                ;              ;
;          |BCDfrom32bit:DoubleDabble|   ; 186 (186)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble      ;              ;
;          |BCDtoASCII:LCM10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM10               ; work         ;
;          |BCDtoASCII:LCM1|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM1                ; work         ;
;          |BCDtoASCII:LCM2|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM2                ; work         ;
;          |BCDtoASCII:LCM3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM3                ; work         ;
;          |BCDtoASCII:LCM4|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM4                ; work         ;
;          |BCDtoASCII:LCM5|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM5                ; work         ;
;          |BCDtoASCII:LCM6|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM6                ; work         ;
;          |BCDtoASCII:LCM7|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM7                ; work         ;
;          |BCDtoASCII:LCM8|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM8                ; work         ;
;          |BCDtoASCII:LCM9|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM9                ;              ;
;       |fsm_io:fsm_io_COMP|             ; 99 (99)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP                                            ; work         ;
;       |my_uart_top:UART|               ; 91 (0)            ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|my_uart_top:UART                                              ;              ;
;          |my_uart_rx:receiver|         ; 28 (28)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver                          ;              ;
;          |my_uart_tx:transmitter|      ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter                       ;              ;
;          |speed_select:speed_rx|       ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|my_uart_top:UART|speed_select:speed_rx                        ;              ;
;          |speed_select:speed_tx|       ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|my_uart_top:UART|speed_select:speed_tx                        ;              ;
;       |receiver:RECEIVER_COMPONENT|    ; 373 (361)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT                                   ;              ;
;          |lpm_mult:Mult0|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult0                    ;              ;
;             |multcore:mult_core|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult0|multcore:mult_core ;              ;
;          |lpm_mult:Mult1|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult1                    ;              ;
;             |multcore:mult_core|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult1|multcore:mult_core ;              ;
;          |lpm_mult:Mult2|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2                    ;              ;
;             |multcore:mult_core|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2|multcore:mult_core ;              ;
;          |lpm_mult:Mult3|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult3                    ;              ;
;             |multcore:mult_core|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult3|multcore:mult_core ;              ;
;       |sender:SenderComponent|         ; 112 (112)         ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent                                        ;              ;
;    |gcdlcm:PROCESS_COMPONENT|          ; 582 (1)           ; 429 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT                                                      ; work         ;
;       |gcdfsm:COUNTGCD|                ; 138 (10)          ; 96 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD                                      ; work         ;
;          |fsm_controller:FSM|          ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM                   ;              ;
;          |gcd:GCD1|                    ; 38 (38)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1                             ; work         ;
;          |gcd:GCD2|                    ; 38 (38)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2                             ;              ;
;          |gcd:GCD3|                    ; 38 (38)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3                             ; work         ;
;       |lcmfsm:COUNTLCM|                ; 443 (32)          ; 333 (32)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM                                      ; work         ;
;          |LCM:LCM1|                    ; 132 (132)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1                             ; work         ;
;          |LCM:LCM2|                    ; 132 (132)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2                             ; work         ;
;          |LCM:LCM3|                    ; 132 (132)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3                             ; work         ;
;          |fsm_controller:FSM|          ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM                   ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState                  ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; cState.J ; cState.I ; cState.H ; cState.G ; cState.F ; cState.E ; cState.D ; cState.C ; cState.B ; cState.A ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; cState.A ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; cState.B ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; cState.C ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; cState.D ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; cState.E ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; cState.F ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.G ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.H ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.I ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.J ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState                  ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; cState.J ; cState.I ; cState.H ; cState.G ; cState.F ; cState.E ; cState.D ; cState.C ; cState.B ; cState.A ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; cState.A ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; cState.B ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; cState.C ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; cState.D ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; cState.E ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; cState.F ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.G ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.H ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.I ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cState.J ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state             ;
+-----------+----------+----------+-----------+----------+----------+----------+----------+
; Name      ; state.S5 ; state.S4 ; state.S3b ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+-----------+----------+----------+-----------+----------+----------+----------+----------+
; state.S0  ; 0        ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ;
; state.S1  ; 0        ; 0        ; 0         ; 0        ; 0        ; 1        ; 1        ;
; state.S2  ; 0        ; 0        ; 0         ; 0        ; 1        ; 0        ; 1        ;
; state.S3  ; 0        ; 0        ; 0         ; 1        ; 0        ; 0        ; 1        ;
; state.S3b ; 0        ; 0        ; 1         ; 0        ; 0        ; 0        ; 1        ;
; state.S4  ; 0        ; 1        ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.S5  ; 1        ; 0        ; 0         ; 0        ; 0        ; 0        ; 1        ;
+-----------+----------+----------+-----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent|nextstate                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name          ; nextstate.s28 ; nextstate.s27 ; nextstate.s26 ; nextstate.s25 ; nextstate.s24 ; nextstate.s23 ; nextstate.s22 ; nextstate.s21 ; nextstate.s20 ; nextstate.s19 ; nextstate.s18 ; nextstate.s17 ; nextstate.s16 ; nextstate.s15 ; nextstate.s14 ; nextstate.s13 ; nextstate.s12 ; nextstate.s11 ; nextstate.s10 ; nextstate.s9 ; nextstate.s8 ; nextstate.s7 ; nextstate.s6 ; nextstate.s5 ; nextstate.s4 ; nextstate.s3 ; nextstate.s2 ; nextstate.s1 ; nextstate.s0 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; nextstate.s0  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; nextstate.s1  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; nextstate.s2  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; nextstate.s3  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; nextstate.s4  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s5  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s6  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s7  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s8  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s9  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s10 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s11 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s12 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s13 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s14 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s15 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s16 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s17 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s18 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s19 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s20 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s21 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s22 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s23 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s24 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s25 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s26 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s27 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nextstate.s28 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent|currentstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name             ; currentstate.s28 ; currentstate.s27 ; currentstate.s26 ; currentstate.s25 ; currentstate.s24 ; currentstate.s23 ; currentstate.s22 ; currentstate.s21 ; currentstate.s20 ; currentstate.s19 ; currentstate.s18 ; currentstate.s17 ; currentstate.s16 ; currentstate.s15 ; currentstate.s14 ; currentstate.s13 ; currentstate.s12 ; currentstate.s11 ; currentstate.s10 ; currentstate.s9 ; currentstate.s8 ; currentstate.s7 ; currentstate.s6 ; currentstate.s5 ; currentstate.s4 ; currentstate.s3 ; currentstate.s2 ; currentstate.s1 ; currentstate.s0 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; currentstate.s0  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; currentstate.s1  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; currentstate.s2  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; currentstate.s3  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; currentstate.s4  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s5  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s6  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s7  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s8  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s9  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s10 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s11 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s12 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s13 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s14 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s15 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s16 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s17 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s18 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s19 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s20 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s21 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s22 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s23 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s24 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s25 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s26 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s27 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; currentstate.s28 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                               ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r~en                   ; Lost fanout                                                                      ;
; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r~en                      ; Lost fanout                                                                      ;
; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[1..31]  ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[1..31] ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[7]                        ; Lost fanout                                                                      ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[7]                        ; Lost fanout                                                                      ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[7]                        ; Lost fanout                                                                      ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[7]                        ; Lost fanout                                                                      ;
; IO:IO_COMPONENT|sender:SenderComponent|send_data[7]                                      ; Merged with IO:IO_COMPONENT|sender:SenderComponent|send_data[6]                  ;
; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[6]                     ; Merged with IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[7] ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[5..6]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[5..6]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[5..6]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[5..6]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[4]    ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[5..7]                     ; Merged with IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[4]    ;
; IO:IO_COMPONENT|sender:SenderComponent|send_data[6]                                      ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|sender:SenderComponent|send_data[5]                                      ; Stuck at VCC due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[4]                        ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[7]                     ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[6..31]                               ; Stuck at GND due to stuck port data_in                                           ;
; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[0..3]                                    ; Lost fanout                                                                      ;
; Total Number of Removed Registers = 147                                                  ;                                                                                  ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; IO:IO_COMPONENT|sender:SenderComponent|send_data[6] ; Stuck at GND              ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[7] ;
;                                                     ; due to stuck port data_in ;                                                                      ;
; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[1]  ; Lost Fanouts              ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[3]                   ;
+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 937   ;
; Number of registers using Synchronous Clear  ; 145   ;
; Number of registers using Synchronous Load   ; 284   ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 744   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                    ;
+---------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------+---------+
; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|PROCESSINGINT                                      ; 2       ;
; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r                    ; 2       ;
; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|InternalDone ; 4       ;
; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone  ; 4       ;
; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|start_process_count[0]                             ; 2       ;
; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|start_process_count[31]                            ; 2       ;
; Total number of inverted registers = 6                                                ;         ;
+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 4:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|output[7]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[0]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[1]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|temp_a[4]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|temp_a[7]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|temp_a[7]                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[28]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[3]                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[19]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[3]                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[31]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[1]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|temp_b[2]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|temp_b[1]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|temp_b[7]                          ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[17]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[0]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[28]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |KalkulatorGCDnLCM|gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[4]                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[2]   ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[24] ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent|send_data[4]                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent|send_data[3]                                  ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP|start_process_count[10]                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[3]   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[0]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[0]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[3]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[0]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[0]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[2]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[2]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[2]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP6[0]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP7[3]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[0]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[3]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[3]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[3]   ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 96 LEs               ; 2624 LEs               ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[2]                    ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 8 LEs                ; 1352 LEs               ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[0]                    ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|JUMLAHtemp[1]                            ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 22 LEs               ; 18 LEs                 ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|sender:SenderComponent|send_data[1]                                  ;
; 280:1              ; 32 bits   ; 5952 LEs      ; 32 LEs               ; 5920 LEs               ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[15]                              ;
; 32:1               ; 27 bits   ; 567 LEs       ; 108 LEs              ; 459 LEs                ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[17]                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP|start_process_count[0]                            ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 48 LEs               ; 1312 LEs               ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[3]                    ;
; 256:1              ; 4 bits    ; 680 LEs       ; 4 LEs                ; 676 LEs                ; Yes        ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[0]                    ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |KalkulatorGCDnLCM|IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 4                                                          ;
; Entity Instance                       ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 4                                                          ;
;     -- LPM_WIDTHB                     ; 7                                                          ;
;     -- LPM_WIDTHP                     ; 11                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                        ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 4                                                          ;
;     -- LPM_WIDTHB                     ; 7                                                          ;
;     -- LPM_WIDTHP                     ; 11                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                        ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                          ;
;     -- LPM_WIDTHB                     ; 7                                                          ;
;     -- LPM_WIDTHP                     ; 11                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                        ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                                          ;
;     -- LPM_WIDTHB                     ; 7                                                          ;
;     -- LPM_WIDTHP                     ; 11                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                        ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM"                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; out_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM"                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; out_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO:IO_COMPONENT|sender:SenderComponent"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; s_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT"                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; bilangan1internalap ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan1internalbp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan1internalcp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan2internalap ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan2internalbp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan2internalcp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan3internalap ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan3internalbp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan3internalcp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan4internalap ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan4internalbp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bilangan4internalcp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO:IO_COMPONENT"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; counterp         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; waitingp         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receive_debug    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receive_error    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hasil_bacaan     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receive_feedback ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 28 18:25:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KalkulatorGCDnLCM -c KalkulatorGCDnLCM
Info: Found 2 design units, including 1 entities, in source file bcdfrom8bit.vhd
    Info: Found design unit 1: BCDfrom8bit-Behavioral
    Info: Found entity 1: BCDfrom8bit
Info: Found 2 design units, including 1 entities, in source file bcdfrom32bit.vhd
    Info: Found design unit 1: BCDfrom32bit-Behavioral
    Info: Found entity 1: BCDfrom32bit
Info: Found 2 design units, including 1 entities, in source file bcdtoascii.vhd
    Info: Found design unit 1: BCDtoASCII-Behavioral
    Info: Found entity 1: BCDtoASCII
Info: Found 2 design units, including 1 entities, in source file converter32.vhd
    Info: Found design unit 1: converter32-Behavioral
    Info: Found entity 1: converter32
Info: Found 2 design units, including 1 entities, in source file fsm_controller.vhd
    Info: Found design unit 1: fsm_controller-fsm_arc
    Info: Found entity 1: fsm_controller
Info: Found 2 design units, including 1 entities, in source file fsm_io.vhd
    Info: Found design unit 1: fsm_io-behav
    Info: Found entity 1: fsm_io
Info: Found 2 design units, including 1 entities, in source file gcd.vhd
    Info: Found design unit 1: gcd-Behavioral
    Info: Found entity 1: gcd
Info: Found 2 design units, including 1 entities, in source file gcd_ascii_converter.vhd
    Info: Found design unit 1: GCD_ASCII_CONVERTER-ArsitekturGCDtoASCII
    Info: Found entity 1: GCD_ASCII_CONVERTER
Info: Found 2 design units, including 1 entities, in source file gcdfsm.vhd
    Info: Found design unit 1: gcdfsm-behavioral
    Info: Found entity 1: gcdfsm
Info: Found 2 design units, including 1 entities, in source file gcdlcm.vhd
    Info: Found design unit 1: gcdlcm-gcdlcm_arc
    Info: Found entity 1: gcdlcm
Info: Found 2 design units, including 1 entities, in source file io.vhd
    Info: Found design unit 1: IO-RTL
    Info: Found entity 1: IO
Info: Found 2 design units, including 1 entities, in source file kalkulatorgcdnlcm.vhd
    Info: Found design unit 1: KalkulatorGCDnLCM-GCDnLCM
    Info: Found entity 1: KalkulatorGCDnLCM
Info: Found 2 design units, including 1 entities, in source file lcm.vhd
    Info: Found design unit 1: LCM-Behavioral
    Info: Found entity 1: LCM
Info: Found 2 design units, including 1 entities, in source file lcm_ascii_converter.vhd
    Info: Found design unit 1: LCM_ASCII_CONVERTER-ArsitekturLCMtoASCII
    Info: Found entity 1: LCM_ASCII_CONVERTER
Info: Found 2 design units, including 1 entities, in source file lcmfsm.vhd
    Info: Found design unit 1: lcmfsm-behavioral
    Info: Found entity 1: lcmfsm
Info: Found 2 design units, including 1 entities, in source file my_uart_rx.vhd
    Info: Found design unit 1: my_uart_rx-RTL
    Info: Found entity 1: my_uart_rx
Info: Found 2 design units, including 1 entities, in source file my_uart_top.vhd
    Info: Found design unit 1: my_uart_top-structural
    Info: Found entity 1: my_uart_top
Info: Found 2 design units, including 1 entities, in source file my_uart_tx.vhd
    Info: Found design unit 1: my_uart_tx-RTL
    Info: Found entity 1: my_uart_tx
Info: Found 2 design units, including 1 entities, in source file receiver.vhd
    Info: Found design unit 1: receiver-ArsitekturReceiver
    Info: Found entity 1: receiver
Info: Found 2 design units, including 1 entities, in source file sender.vhd
    Info: Found design unit 1: sender-sender_arc
    Info: Found entity 1: sender
Info: Found 2 design units, including 1 entities, in source file speed_select.vhd
    Info: Found design unit 1: speed_select-RTL
    Info: Found entity 1: speed_select
Info: Elaborating entity "KalkulatorGCDnLCM" for the top level hierarchy
Info: Elaborating entity "IO" for hierarchy "IO:IO_COMPONENT"
Info: Elaborating entity "my_uart_top" for hierarchy "IO:IO_COMPONENT|my_uart_top:UART"
Info: Elaborating entity "speed_select" for hierarchy "IO:IO_COMPONENT|my_uart_top:UART|speed_select:speed_rx"
Info: Elaborating entity "my_uart_rx" for hierarchy "IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver"
Info: Elaborating entity "my_uart_tx" for hierarchy "IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter"
Info: Elaborating entity "receiver" for hierarchy "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT"
Info: Elaborating entity "sender" for hierarchy "IO:IO_COMPONENT|sender:SenderComponent"
Info: Elaborating entity "LCM_ASCII_CONVERTER" for hierarchy "IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII"
Info: Elaborating entity "BCDfrom32bit" for hierarchy "IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble"
Info: Elaborating entity "BCDtoASCII" for hierarchy "IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDtoASCII:LCM1"
Info: Elaborating entity "GCD_ASCII_CONVERTER" for hierarchy "IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII"
Info: Elaborating entity "BCDfrom8bit" for hierarchy "IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble"
Info: Elaborating entity "fsm_io" for hierarchy "IO:IO_COMPONENT|fsm_io:fsm_io_COMP"
Info: Elaborating entity "gcdlcm" for hierarchy "gcdlcm:PROCESS_COMPONENT"
Info: Elaborating entity "lcmfsm" for hierarchy "gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM"
Warning (10036): Verilog HDL or VHDL warning at lcmfsm.vhd(73): object "out_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcmfsm.vhd(74): object "out_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcmfsm.vhd(75): object "out_c" assigned a value but never read
Info: Elaborating entity "converter32" for hierarchy "gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|converter32:CONVERT1"
Info: Elaborating entity "LCM" for hierarchy "gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1"
Info: Elaborating entity "fsm_controller" for hierarchy "gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM"
Info: Elaborating entity "gcdfsm" for hierarchy "gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD"
Warning (10036): Verilog HDL or VHDL warning at gcdfsm.vhd(58): object "out_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at gcdfsm.vhd(59): object "out_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at gcdfsm.vhd(60): object "out_c" assigned a value but never read
Info: Elaborating entity "gcd" for hierarchy "gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|bps_start" feeding internal logic into a wire
    Warning: Converted tri-state buffer "IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start" feeding internal logic into a wire
Info: Inferred 4 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|Mult1"
Info: Elaborated megafunction instantiation "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2"
Info: Instantiated megafunction "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|lpm_mult:Mult2"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below.
    Info: Register "IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r~en" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r~en" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[7]" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[7]" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[7]" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[7]" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "IO:IO_COMPONENT|fsm_io:fsm_io_COMP|send_counter[3]" lost all its fanouts during netlist optimizations.
Info: Implemented 1859 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 6 output pins
    Info: Implemented 1850 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 264 megabytes
    Info: Processing ended: Tue Nov 28 18:26:04 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:04


