# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                     46
# Num Cols:                     46
# Num Depth:                     8
# Num kernels:                  46
# Num Kernel size:               3
# Pixel data size:           16928
# Kernel data size            3680
# // Created Test ---------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                     46
# Num Cols:                     46
# Num Depth:                     8
# Num kernels:                  46
# Num Kernel size:               3
# Pixel data size:           16928
# Kernel data size            3680
# // Running Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CE_WHT_SEQ_ADDR_DELAY
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_A_DEPTH
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_B_DEPTH
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_WHT_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/ce_cycle_counter
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/ce_execute
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/clk
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/config_mode
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/job_accept
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_config_valid
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_count
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_full_count
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_group
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/last_kernel
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/next_kernel
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/next_kernel_d
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/output_stride
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/rst
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_config_data
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_config_wren
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr0
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr1
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0_w
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1_w
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA_cfg
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout0
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout1
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout_valid
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_rden
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Loading work.clock_gen
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.prefetch_buffer_fifo
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# Loading work.fifo_generator_vlog_beh
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                     46
# Num Cols:                     46
# Num Depth:                     8
# Num kernels:                  46
# Num Kernel size:               3
# Pixel data size:           16928
# Kernel data size            3680
# // Created Test ---------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                     46
# Num Cols:                     46
# Num Depth:                     8
# Num kernels:                  46
# Num Kernel size:               3
# Pixel data size:           16928
# Kernel data size            3680
# // Running Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# Causality operation skipped due to absense of debug database file
vlog -lint -sv -work verif_lib +incdir+C:/IkennaWorkSpace/verif_lib/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF C:/IkennaWorkSpace/verif_lib/monitor.sv
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
vlog -lint -sv +define+SIMULATION -work work +incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include +incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/ +incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/ +incdir+C:/IkennaWorkSpace/verif_lib/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/cnl_sc0_monitor.sv
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
vlog -lint -sv +define+SIMULATION -work work +incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include +incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/ +incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/ +incdir+C:/IkennaWorkSpace/verif_lib/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/cnl_sc0_monitor.sv
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/cnl_sc0_monitor.sv(96): (vlog-2730) Undefined variable: 's'.
# 
# ** Error: C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/cnl_sc0_monitor.sv(96): near "$display": syntax error, unexpected SYSTEM_IDENTIFIER
# C:/Modelsim10.1c/win64/vlog failed.
vlog -lint -sv +define+SIMULATION -work work +incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include +incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/ +incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/ +incdir+C:/IkennaWorkSpace/verif_lib/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/cnl_sc0_monitor.sv
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# ** Error: cnl_sc0_environment.sv(108): Field/method name (agent2monitor) not in 'm_monParams'
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: Field/method name (agent2monitor) not in 'm_monParams'
# -- Compiling module testbench
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc0.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# ** Error: cnl_sc0_environment.sv(108): Field/method name (agent2monitor) not in 'm_monParams'
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: Field/method name (agent2monitor) not in 'm_monParams'
# -- Compiling module testbench
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc0.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc0_environment.sv(108): (vlog-2730) Undefined variable: 'm_agent2monitorMB'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc0.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# ** Error: cnl_sc0_environment.sv(108): Field/method name (agent2monitor) not in 'm_monParams'
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: Field/method name (agent2monitor) not in 'm_monParams'
# -- Compiling module testbench
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc0.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CE_WHT_SEQ_ADDR_DELAY
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_A_DEPTH
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_CLG2_BRAM_B_DEPTH
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/C_WHT_DOUT_WIDTH
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/ce_cycle_counter
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/ce_execute
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/clk
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/config_mode
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/job_accept
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_config_valid
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_count
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_full_count
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/kernel_group
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/last_kernel
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/next_kernel
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/next_kernel_d
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/output_stride
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/rst
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_config_data
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_config_wren
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr0
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_seq_addr1
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr0_w
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addr1_w
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_addrA_cfg
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout0
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout1
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_dout_valid
add wave -position end  sim:/testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_weight_table_top/wht_table_rden
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/wave.do
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
run -all
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc0_agent.sv(60): (vlog-2730) Undefined variable: 'm_agent2monitorMB'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc0.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
vlog -lint -sv -work verif_lib +incdir+C:/IkennaWorkSpace/verif_lib/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF C:/IkennaWorkSpace/verif_lib/agent.sv
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc0_agent.sv(60): (vlog-2730) Undefined variable: 'm_agent2monitorMB'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc0.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
vlog -lint -sv -work verif_lib +incdir+C:/IkennaWorkSpace/verif_lib/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF C:/IkennaWorkSpace/verif_lib/agent.sv
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Created Test ---------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
run -all
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
run -all
run -all
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Created Test ---------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Created Test ---------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/wave.do
run -all
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Created Test ---------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                    435
# Num Cols:                    435
# Num Depth:                     8
# Num kernels:                  12
# Num Kernel size:               3
# Pixel data size:         1513800
# Kernel data size             960
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
run -all
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# Break in Task cnl_sc0_testbench_sv_unit/cnl_sc0_environment::run at cnl_sc0_environment.sv line 142
do st
# Cannot open macro file: st
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
run -all
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
run -all
# // Finished Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
# Break in Task cnl_sc0_testbench_sv_unit/cnl_sc0_environment::run at cnl_sc0_environment.sv line 142
run -all
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
run -all
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
run -all
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
do startsim_sc0.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_testbench_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc0_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(530): (vlog-2623) Undefined variable: ce0_rename_condition.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(558): (vlog-2623) Undefined variable: ce1_rename_condition.
# 
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(66): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1321): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1322): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1561): (vlog-2623) Undefined variable: wr_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(1562): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2087): (vlog-2623) Undefined variable: wr_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2088): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2307): (vlog-2623) Undefined variable: wr_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2308): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2474): (vlog-2623) Undefined variable: wr_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2475): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2854): (vlog-2623) Undefined variable: wr_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(2855): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3087): (vlog-2623) Undefined variable: wr_rst_busy_rdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(3088): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_0_CONV_VER
# -- Compiling module fifo_generator_v13_1_0_sync_stage
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_0_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(7752): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_0_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_0_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L verif_lib -L soc_it_common -L soc_it_capi -L secureip -L unisims_ver -L simprims_ver -L unimacro_ver -L unifast_ver -L blk_mem_gen_v8_3_5 -fsmdebug -c -novopt work.glbl work.testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_testbench_sv_unit
# Loading work.cnl_sc0_testbench_sv_unit
# Loading work.testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnl_sc0_driver_sv_unit
# Loading work.cnl_sc0_driver_sv_unit
# Loading work.cnn_layer_accel_quad_intf
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bit
# Loading work.SRL_bit
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_CONV_VER
# Loading work.fifo_generator_v13_1_0_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_as
# Loading work.fifo_generator_v13_1_0_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_0_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0/work.fifo_generator_v13_1_0_sync_stage
# Loading work.fifo_generator_v13_1_0_sync_stage
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(388): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3017) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Too few port connections. Expected 29, found 24.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo/inst/<protected>/<protected>/conv_fifo/fifo_generator_v13_1_0_conv_dut/block2/fgpl0
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDATA_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERVALID_ONE'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERSBITERR_BOTH'.
# 
# ** Warning: (vsim-3722) ../../hardware/ip/xcku115/prefetch_buffer_fifo/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v(4145): [TFMPC] - Missing connection for port 'USERDBITERR_BOTH'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(358): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [TFMPC] - Too few port connections. Expected 35, found 34.
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(468): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(36).
# 
#         Region: /testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# // Created Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Created Test ---------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ps  Iteration: 5  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 3  Instance: /testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Running Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Running Test ---------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     20
# Num Cols:                     20
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            3200
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checked Test ---------------------------------------------
# Num Rows:                     25
# Num Cols:                     25
# Num Depth:                     8
# Num kernels:                   5
# Num Kernel size:               3
# Pixel data size:            5000
# Kernel data size             400
# // Checked Test ---------------------------------------------
# 
# 
# Break in Task cnl_sc0_testbench_sv_unit/cnl_sc0_environment::run at cnl_sc0_environment.sv line 142
run -all
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario0
