Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 12 23:00:52 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-440814539.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.401        0.000                      0                13047        0.035        0.000                      0                13043        0.264        0.000                       0                  4534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.592        0.000                      0                   13        0.264        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       30.410        0.000                      0                  443        0.097        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       29.605        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.401        0.000                      0                12364        0.035        0.000                      0                12364        3.750        0.000                       0                  4179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.674        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.468        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.468        0.000                      0                    1                                                                        
                       sys_clk                      2.396        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.419ns (25.905%)  route 1.198ns (74.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X65Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.198     7.838    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.419ns (25.905%)  route 1.198ns (74.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X65Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.198     7.838    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.419ns (25.905%)  route 1.198ns (74.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X65Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.198     7.838    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.419ns (25.905%)  route 1.198ns (74.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X65Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.198     7.838    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.604    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.718ns (41.192%)  route 1.025ns (58.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X65Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE (Prop_fdpe_C_Q)         0.419     6.640 r  FDPE_3/Q
                         net (fo=5, routed)           1.025     7.665    clk200_rst
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.964 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.964    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.077    11.204    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.807ns (53.382%)  route 0.705ns (46.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.705     7.387    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.329     7.716 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.716    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_netsoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     2.021 r  soc_netsoc_ic_reset_reg/Q
                         net (fo=2, routed)           0.175     2.197    soc_netsoc_ic_reset
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.242 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.242    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     1.977    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.264 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.043     2.264 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.264    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.045     2.266 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.266    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.221    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.266 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    soc_netsoc_reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.120     1.978    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.921%)  route 0.179ns (42.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.921%)  route 0.179ns (42.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.921%)  route 0.179ns (42.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.921%)  route 0.179ns (42.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.130    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.205%)  route 0.448ns (77.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X65Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.997 r  FDPE_3/Q
                         net (fo=5, routed)           0.448     2.446    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.619    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y41     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y41     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y41     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y41     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y41     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y41     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y41     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y41     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.410ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.386ns (14.730%)  route 8.023ns (85.270%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X30Y43         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.518     2.085 r  soc_ethmac_crc32_checker_crc_reg_reg[30]/Q
                         net (fo=7, routed)           0.989     3.074    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[30]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.198 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.845     4.043    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.846     5.013    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.137 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.946     6.084    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.879     7.087    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.211 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.872     8.083    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.433     8.640    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.764 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.213    10.977    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X42Y33         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X42Y33         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)       -0.028    41.387    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.387    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 30.410    

Slack (MET) :             30.827ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.955ns  (logic 1.386ns (15.478%)  route 7.569ns (84.522%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X30Y43         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.518     2.085 r  soc_ethmac_crc32_checker_crc_reg_reg[30]/Q
                         net (fo=7, routed)           0.989     3.074    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[30]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.198 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.845     4.043    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.846     5.013    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.137 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.946     6.084    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.879     7.087    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.211 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.872     8.083    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.433     8.640    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.764 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.758    10.522    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X43Y30         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X43Y30         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)       -0.062    41.349    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.349    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                 30.827    

Slack (MET) :             31.118ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 1.386ns (15.993%)  route 7.280ns (84.007%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X30Y43         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.518     2.085 r  soc_ethmac_crc32_checker_crc_reg_reg[30]/Q
                         net (fo=7, routed)           0.989     3.074    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[30]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.198 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.845     4.043    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.846     5.013    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.137 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.946     6.084    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.879     7.087    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.211 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.872     8.083    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.433     8.640    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.764 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.470    10.233    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y30         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X39Y30         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)       -0.058    41.351    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.351    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 31.118    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 1.386ns (16.550%)  route 6.989ns (83.450%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X30Y43         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.518     2.085 r  soc_ethmac_crc32_checker_crc_reg_reg[30]/Q
                         net (fo=7, routed)           0.989     3.074    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[30]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.198 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.845     4.043    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.846     5.013    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.137 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.946     6.084    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.879     7.087    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.211 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.872     8.083    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.433     8.640    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.764 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.178     9.942    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X38Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X38Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.445    
                         clock uncertainty           -0.035    41.410    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)       -0.030    41.380    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                 31.438    

Slack (MET) :             31.845ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.510ns (18.632%)  route 6.594ns (81.368%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X30Y43         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.518     2.085 r  soc_ethmac_crc32_checker_crc_reg_reg[30]/Q
                         net (fo=7, routed)           0.989     3.074    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[30]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.198 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.845     4.043    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.846     5.013    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.137 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.946     6.084    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.879     7.087    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.211 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.872     8.083    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.433     8.640    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.764 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.784     9.548    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X35Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.672 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.672    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X35Y38         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.523    
                         clock uncertainty           -0.035    41.488    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.029    41.517    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.517    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 31.845    

Slack (MET) :             32.886ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.338ns (19.567%)  route 5.500ns (80.433%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X37Y30         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.965     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.387    storage_12_reg_i_11_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.511 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.483     3.994    storage_12_reg_i_8_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.822     4.940    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.670     5.734    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.851     6.709    p_330_in
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.833 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.560     8.393    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X43Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X43Y31         FDRE (Setup_fdre_C_CE)      -0.205    41.279    soc_ethmac_rx_converter_converter_source_payload_data_reg[30]
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 32.886    

Slack (MET) :             32.886ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.338ns (19.567%)  route 5.500ns (80.433%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X37Y30         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.965     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.387    storage_12_reg_i_11_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.511 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.483     3.994    storage_12_reg_i_8_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.822     4.940    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.670     5.734    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.851     6.709    p_330_in
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.833 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.560     8.393    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X43Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X43Y31         FDRE (Setup_fdre_C_CE)      -0.205    41.279    soc_ethmac_rx_converter_converter_source_payload_data_reg[32]
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 32.886    

Slack (MET) :             32.886ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.338ns (19.567%)  route 5.500ns (80.433%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X37Y30         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.965     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.387    storage_12_reg_i_11_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.511 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.483     3.994    storage_12_reg_i_8_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.822     4.940    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.670     5.734    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.851     6.709    p_330_in
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.833 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.560     8.393    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X43Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X43Y31         FDRE (Setup_fdre_C_CE)      -0.205    41.279    soc_ethmac_rx_converter_converter_source_payload_data_reg[34]
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 32.886    

Slack (MET) :             32.896ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.338ns (19.485%)  route 5.529ns (80.515%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X37Y30         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.965     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.387    storage_12_reg_i_11_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.511 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.483     3.994    storage_12_reg_i_8_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.822     4.940    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.670     5.734    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.851     6.709    p_330_in
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.833 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.589     8.422    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X42Y33         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.169    41.318    soc_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 32.896    

Slack (MET) :             32.896ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.338ns (19.485%)  route 5.529ns (80.515%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X37Y30         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.965     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.387    storage_12_reg_i_11_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.511 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.483     3.994    storage_12_reg_i_8_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.822     4.940    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.064 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.670     5.734    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.858 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.851     6.709    p_330_in
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.833 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.589     8.422    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X42Y33         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.169    41.318    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 32.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.034%)  route 0.328ns (69.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X39Y34         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=1, routed)           0.328     1.030    soc_ethmac_rx_converter_converter_source_payload_data[3]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.979%)  route 0.329ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X39Y35         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[15]/Q
                         net (fo=1, routed)           0.329     1.031    soc_ethmac_rx_converter_converter_source_payload_data[15]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.843%)  route 0.331ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X39Y34         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=1, routed)           0.331     1.033    soc_ethmac_rx_converter_converter_source_payload_data[5]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.172%)  route 0.316ns (65.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X38Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[10]/Q
                         net (fo=1, routed)           0.316     1.038    soc_ethmac_rx_converter_converter_source_payload_data[10]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.917%)  route 0.320ns (66.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X38Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[12]/Q
                         net (fo=1, routed)           0.320     1.041    soc_ethmac_rx_converter_converter_source_payload_data[12]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.778%)  route 0.322ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X38Y31         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[14]/Q
                         net (fo=1, routed)           0.322     1.043    soc_ethmac_rx_converter_converter_source_payload_data[14]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.522%)  route 0.325ns (66.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X38Y34         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[21]/Q
                         net (fo=1, routed)           0.325     1.050    soc_ethmac_rx_converter_converter_source_payload_data[21]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.385%)  route 0.327ns (66.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X38Y34         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[27]/Q
                         net (fo=1, routed)           0.327     1.052    soc_ethmac_rx_converter_converter_source_payload_data[27]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.260%)  route 0.329ns (66.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X38Y34         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[23]/Q
                         net (fo=1, routed)           0.329     1.054    soc_ethmac_rx_converter_converter_source_payload_data[23]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y29         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vns_xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.752    vns_xilinxmultiregimpl8_regs0[2]
    SLICE_X33Y29         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    eth_rx_clk
    SLICE_X33Y29         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.076     0.632    vns_xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y42  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y42  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y44  soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y44  soc_ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y44  soc_ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y44  soc_ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y43  soc_ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y44  soc_ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y44  soc_ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y39  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 1.647ns (16.800%)  route 8.156ns (83.200%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.368    10.229    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    10.353 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.013    11.366    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 1.647ns (16.801%)  route 8.156ns (83.199%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.239    10.100    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.224 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.142    11.365    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.639ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 1.771ns (18.128%)  route 7.998ns (81.872%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.657     9.517    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124     9.641 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.673    10.314    storage_11_reg_i_46_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124    10.438 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.894    11.332    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                 29.639    

Slack (MET) :             29.750ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 1.997ns (19.566%)  route 8.210ns (80.434%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.575    10.436    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.146    10.582 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_2/O
                         net (fo=1, routed)           0.859    11.441    soc_ethmac_tx_cdc_graycounter1_q[4]_i_2_n_0
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.328    11.769 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.769    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X11Y31         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444    41.444    eth_tx_clk
    SLICE_X11Y31         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.079    41.523    
                         clock uncertainty           -0.035    41.488    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.031    41.519    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.519    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                 29.750    

Slack (MET) :             29.854ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 1.793ns (18.221%)  route 8.047ns (81.779%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.657     9.517    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124     9.641 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.999    10.640    storage_11_reg_i_46_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.146    10.786 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.616    11.403    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X12Y30         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X12Y30         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)       -0.244    41.256    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.256    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                 29.854    

Slack (MET) :             30.170ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 1.771ns (18.216%)  route 7.951ns (81.784%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.657     9.517    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124     9.641 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.999    10.640    storage_11_reg_i_46_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.764 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.521    11.285    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X12Y30         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X12Y30         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)       -0.045    41.455    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                 30.170    

Slack (MET) :             30.268ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 1.647ns (18.020%)  route 7.493ns (81.980%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.063     9.923    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    10.047 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.655    10.702    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 30.268    

Slack (MET) :             30.273ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 1.647ns (18.029%)  route 7.488ns (81.971%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.041     9.901    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    10.025 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.673    10.698    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.493    41.493    eth_tx_clk
    RAMB36_X0Y7          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.572    
                         clock uncertainty           -0.035    41.537    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.971    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 30.273    

Slack (MET) :             30.321ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 1.771ns (18.553%)  route 7.774ns (81.447%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.657     9.517    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124     9.641 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.673    10.314    storage_11_reg_i_46_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124    10.438 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.670    11.108    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X9Y31          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    41.443    eth_tx_clk
    SLICE_X9Y31          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.058    41.429    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.429    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                 30.321    

Slack (MET) :             30.379ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 1.647ns (17.303%)  route 7.872ns (82.697%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.825     2.866    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.301     3.167 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.670     3.837    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.961 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.638     4.599    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.723 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.920     5.643    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.767 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.993     6.760    soc_ethmac_crc32_inserter_source_valid
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.821     7.705    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.907     8.736    soc_ethmac_tx_converter_converter_mux0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.860 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.575    10.436    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X10Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.560 r  soc_ethmac_tx_cdc_graycounter1_q[2]_i_1/O
                         net (fo=1, routed)           0.522    11.081    soc_ethmac_tx_cdc_graycounter1_q_next[2]
    SLICE_X10Y31         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444    41.444    eth_tx_clk
    SLICE_X10Y31         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism              0.079    41.523    
                         clock uncertainty           -0.035    41.488    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)       -0.028    41.460    soc_ethmac_tx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.460    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                 30.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.756    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.076     0.636    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.756    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.075     0.635    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.756    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X13Y30         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.071     0.631    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.781    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.060     0.622    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X12Y31         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.780    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X12Y31         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X12Y31         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.060     0.621    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.781    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X12Y32         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.053     0.615    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X12Y31         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.780    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X12Y31         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X12Y31         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.053     0.614    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X28Y40         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDSE (Prop_fdse_C_Q)         0.141     0.705 r  soc_ethmac_crc32_inserter_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     0.803    soc_ethmac_crc32_inserter_reg_reg_n_0_[0]
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.848 r  soc_ethmac_crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.848    soc_ethmac_crc32_inserter_next_reg[8]
    SLICE_X29Y40         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X29Y40         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[8]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X29Y40         FDSE (Hold_fdse_C_D)         0.092     0.669    soc_ethmac_crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.100%)  route 0.129ns (40.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X9Y31          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.129     0.830    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.875 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.875    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X11Y31         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X11Y31         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.092     0.687    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.782%)  route 0.086ns (29.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X30Y37         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vns_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.086     0.812    vns_liteethmacpreambleinserter_state[1]
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.857 r  soc_ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.857    soc_ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X31Y37         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.091     0.666    soc_ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y41  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y41  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y38  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y38  soc_ethmac_crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y40  soc_ethmac_crc32_inserter_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y41  soc_ethmac_crc32_inserter_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X29Y39  soc_ethmac_crc32_inserter_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y41  soc_ethmac_crc32_inserter_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y39  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41  FDPE_8/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41  FDPE_9/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X28Y41  soc_ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X29Y39  soc_ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y41  soc_ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y39  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y40  soc_ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y40  soc_ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y38  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y38  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y38  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y38  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X28Y40  soc_ethmac_crc32_inserter_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 2.501ns (27.695%)  route 6.529ns (72.305%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.631     1.631    sys_clk
    SLICE_X59Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.419     2.050 r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/Q
                         net (fo=1, routed)           1.251     3.302    soc_netsoc_sdram_bankmachine7_openrow_reg_n_0_[9]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.601 r  vns_bankmachine7_state[3]_i_25/O
                         net (fo=1, routed)           0.000     3.601    vns_bankmachine7_state[3]_i_25_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.002 r  vns_bankmachine7_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.002    vns_bankmachine7_state_reg[3]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.273 r  vns_bankmachine7_state_reg[3]_i_13/CO[0]
                         net (fo=8, routed)           0.380     4.653    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.373     5.026 r  soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3/O
                         net (fo=5, routed)           0.703     5.728    soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.852 f  soc_netsoc_sdram_trrdcon_ready_i_12/O
                         net (fo=2, routed)           0.882     6.735    soc_netsoc_sdram_trrdcon_ready_i_12_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.859 f  soc_netsoc_sdram_trrdcon_ready_i_6/O
                         net (fo=2, routed)           0.427     7.286    soc_netsoc_sdram_trrdcon_ready_i_6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.410 f  soc_netsoc_sdram_trrdcon_ready_i_2/O
                         net (fo=15, routed)          0.765     8.174    soc_netsoc_sdram_trrdcon_ready_i_2_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5/O
                         net (fo=14, routed)          0.878     9.176    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.300 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.584     9.884    VexRiscv/dataCache_1/soc_netsoc_sdram_choose_req_grant_reg[2]_4
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.118    10.002 r  VexRiscv/dataCache_1/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.660    10.662    VexRiscv_n_252
    SLICE_X53Y17         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.447    11.447    sys_clk
    SLICE_X53Y17         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X53Y17         FDRE (Setup_fdre_C_CE)      -0.407    11.063    soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 2.501ns (27.695%)  route 6.529ns (72.305%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.631     1.631    sys_clk
    SLICE_X59Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.419     2.050 r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/Q
                         net (fo=1, routed)           1.251     3.302    soc_netsoc_sdram_bankmachine7_openrow_reg_n_0_[9]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.601 r  vns_bankmachine7_state[3]_i_25/O
                         net (fo=1, routed)           0.000     3.601    vns_bankmachine7_state[3]_i_25_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.002 r  vns_bankmachine7_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.002    vns_bankmachine7_state_reg[3]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.273 r  vns_bankmachine7_state_reg[3]_i_13/CO[0]
                         net (fo=8, routed)           0.380     4.653    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.373     5.026 r  soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3/O
                         net (fo=5, routed)           0.703     5.728    soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.852 f  soc_netsoc_sdram_trrdcon_ready_i_12/O
                         net (fo=2, routed)           0.882     6.735    soc_netsoc_sdram_trrdcon_ready_i_12_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.859 f  soc_netsoc_sdram_trrdcon_ready_i_6/O
                         net (fo=2, routed)           0.427     7.286    soc_netsoc_sdram_trrdcon_ready_i_6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.410 f  soc_netsoc_sdram_trrdcon_ready_i_2/O
                         net (fo=15, routed)          0.765     8.174    soc_netsoc_sdram_trrdcon_ready_i_2_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5/O
                         net (fo=14, routed)          0.878     9.176    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.300 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.584     9.884    VexRiscv/dataCache_1/soc_netsoc_sdram_choose_req_grant_reg[2]_4
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.118    10.002 r  VexRiscv/dataCache_1/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.660    10.662    VexRiscv_n_252
    SLICE_X53Y17         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.447    11.447    sys_clk
    SLICE_X53Y17         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X53Y17         FDRE (Setup_fdre_C_CE)      -0.407    11.063    soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 2.501ns (27.695%)  route 6.529ns (72.305%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.631     1.631    sys_clk
    SLICE_X59Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.419     2.050 r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/Q
                         net (fo=1, routed)           1.251     3.302    soc_netsoc_sdram_bankmachine7_openrow_reg_n_0_[9]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.601 r  vns_bankmachine7_state[3]_i_25/O
                         net (fo=1, routed)           0.000     3.601    vns_bankmachine7_state[3]_i_25_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.002 r  vns_bankmachine7_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.002    vns_bankmachine7_state_reg[3]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.273 r  vns_bankmachine7_state_reg[3]_i_13/CO[0]
                         net (fo=8, routed)           0.380     4.653    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.373     5.026 r  soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3/O
                         net (fo=5, routed)           0.703     5.728    soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.852 f  soc_netsoc_sdram_trrdcon_ready_i_12/O
                         net (fo=2, routed)           0.882     6.735    soc_netsoc_sdram_trrdcon_ready_i_12_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.859 f  soc_netsoc_sdram_trrdcon_ready_i_6/O
                         net (fo=2, routed)           0.427     7.286    soc_netsoc_sdram_trrdcon_ready_i_6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.410 f  soc_netsoc_sdram_trrdcon_ready_i_2/O
                         net (fo=15, routed)          0.765     8.174    soc_netsoc_sdram_trrdcon_ready_i_2_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5/O
                         net (fo=14, routed)          0.878     9.176    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.300 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.584     9.884    VexRiscv/dataCache_1/soc_netsoc_sdram_choose_req_grant_reg[2]_4
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.118    10.002 r  VexRiscv/dataCache_1/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.660    10.662    VexRiscv_n_252
    SLICE_X53Y17         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.447    11.447    sys_clk
    SLICE_X53Y17         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X53Y17         FDRE (Setup_fdre_C_CE)      -0.407    11.063    soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 2.950ns (31.265%)  route 6.485ns (68.735%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X38Y20         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.836     2.909    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X38Y19         LUT4 (Prop_lut4_I3_O)        0.146     3.055 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.523    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I3_O)        0.328     3.851 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.385     4.235    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.359 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.715     5.074    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.198 r  VexRiscv/dataCache_1/tag_mem_reg_i_21/O
                         net (fo=4, routed)           0.668     5.866    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[2]
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.990 r  VexRiscv/dataCache_1/tag_mem_reg_i_38/O
                         net (fo=1, routed)           0.000     5.990    VexRiscv/dataCache_1/tag_mem_reg_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.522    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.636 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.693     7.330    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.454 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.511     7.965    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.457     8.546    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.670 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.446     9.116    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.240 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.679     9.919    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.118    10.037 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.627    10.664    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.326    10.990 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.990    VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.438    11.438    VexRiscv/dataCache_1/clk100
    SLICE_X33Y18         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/C
                         clock pessimism              0.007    11.445    
                         clock uncertainty           -0.057    11.389    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)        0.029    11.418    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.950ns (31.292%)  route 6.477ns (68.708%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X38Y20         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.836     2.909    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X38Y19         LUT4 (Prop_lut4_I3_O)        0.146     3.055 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.523    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I3_O)        0.328     3.851 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.385     4.235    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.359 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.715     5.074    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.198 r  VexRiscv/dataCache_1/tag_mem_reg_i_21/O
                         net (fo=4, routed)           0.668     5.866    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[2]
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.990 r  VexRiscv/dataCache_1/tag_mem_reg_i_38/O
                         net (fo=1, routed)           0.000     5.990    VexRiscv/dataCache_1/tag_mem_reg_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.522    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.636 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.693     7.330    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.454 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.511     7.965    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.457     8.546    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.670 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.446     9.116    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.240 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.679     9.919    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.118    10.037 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.619    10.656    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.326    10.982 r  VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.982    VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1_n_0
    SLICE_X31Y20         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.437    11.437    VexRiscv/dataCache_1/clk100
    SLICE_X31Y20         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.029    11.417    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 2.630ns (29.348%)  route 6.331ns (70.652%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X38Y20         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.836     2.909    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X38Y19         LUT4 (Prop_lut4_I3_O)        0.146     3.055 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.523    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I3_O)        0.328     3.851 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.385     4.235    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.359 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.715     5.074    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.198 r  VexRiscv/dataCache_1/tag_mem_reg_i_21/O
                         net (fo=4, routed)           0.668     5.866    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[2]
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.990 r  VexRiscv/dataCache_1/tag_mem_reg_i_38/O
                         net (fo=1, routed)           0.000     5.990    VexRiscv/dataCache_1/tag_mem_reg_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.522    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.636 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.693     7.330    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.454 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.511     7.965    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.457     8.546    VexRiscv/dataCache_1/_zz_2020
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.670 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.593     9.263    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  VexRiscv/dataCache_1/victim_bufferReadedCounter[2]_i_2/O
                         net (fo=5, routed)           0.444     9.831    VexRiscv/dataCache_1/victim_bufferReadedCounter[2]_i_2_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.955 r  VexRiscv/dataCache_1/victim_readLineCmdCounter[3]_i_1/O
                         net (fo=4, routed)           0.561    10.516    VexRiscv/dataCache_1/victim_readLineCmdCounter[3]_i_1_n_0
    SLICE_X33Y19         FDRE                                         r  VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.437    11.437    VexRiscv/dataCache_1/clk100
    SLICE_X33Y19         FDRE                                         r  VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X33Y19         FDRE (Setup_fdre_C_R)       -0.429    10.959    VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 2.501ns (27.854%)  route 6.478ns (72.146%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.631     1.631    sys_clk
    SLICE_X59Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.419     2.050 r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/Q
                         net (fo=1, routed)           1.251     3.302    soc_netsoc_sdram_bankmachine7_openrow_reg_n_0_[9]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.601 r  vns_bankmachine7_state[3]_i_25/O
                         net (fo=1, routed)           0.000     3.601    vns_bankmachine7_state[3]_i_25_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.002 r  vns_bankmachine7_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.002    vns_bankmachine7_state_reg[3]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.273 r  vns_bankmachine7_state_reg[3]_i_13/CO[0]
                         net (fo=8, routed)           0.380     4.653    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.373     5.026 r  soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3/O
                         net (fo=5, routed)           0.703     5.728    soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.852 f  soc_netsoc_sdram_trrdcon_ready_i_12/O
                         net (fo=2, routed)           0.882     6.735    soc_netsoc_sdram_trrdcon_ready_i_12_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.859 f  soc_netsoc_sdram_trrdcon_ready_i_6/O
                         net (fo=2, routed)           0.427     7.286    soc_netsoc_sdram_trrdcon_ready_i_6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.410 f  soc_netsoc_sdram_trrdcon_ready_i_2/O
                         net (fo=15, routed)          0.765     8.174    soc_netsoc_sdram_trrdcon_ready_i_2_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5/O
                         net (fo=14, routed)          0.556     8.854    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.978 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.038    10.017    VexRiscv/dataCache_1/soc_netsoc_sdram_choose_req_grant_reg[2]_1
    SLICE_X49Y13         LUT4 (Prop_lut4_I2_O)        0.118    10.135 r  VexRiscv/dataCache_1/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.476    10.610    VexRiscv_n_241
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.450    11.450    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X48Y12         FDRE (Setup_fdre_C_CE)      -0.407    11.066    soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 2.501ns (27.854%)  route 6.478ns (72.146%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.631     1.631    sys_clk
    SLICE_X59Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.419     2.050 r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/Q
                         net (fo=1, routed)           1.251     3.302    soc_netsoc_sdram_bankmachine7_openrow_reg_n_0_[9]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.601 r  vns_bankmachine7_state[3]_i_25/O
                         net (fo=1, routed)           0.000     3.601    vns_bankmachine7_state[3]_i_25_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.002 r  vns_bankmachine7_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.002    vns_bankmachine7_state_reg[3]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.273 r  vns_bankmachine7_state_reg[3]_i_13/CO[0]
                         net (fo=8, routed)           0.380     4.653    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.373     5.026 r  soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3/O
                         net (fo=5, routed)           0.703     5.728    soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.852 f  soc_netsoc_sdram_trrdcon_ready_i_12/O
                         net (fo=2, routed)           0.882     6.735    soc_netsoc_sdram_trrdcon_ready_i_12_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.859 f  soc_netsoc_sdram_trrdcon_ready_i_6/O
                         net (fo=2, routed)           0.427     7.286    soc_netsoc_sdram_trrdcon_ready_i_6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.410 f  soc_netsoc_sdram_trrdcon_ready_i_2/O
                         net (fo=15, routed)          0.765     8.174    soc_netsoc_sdram_trrdcon_ready_i_2_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5/O
                         net (fo=14, routed)          0.556     8.854    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.978 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.038    10.017    VexRiscv/dataCache_1/soc_netsoc_sdram_choose_req_grant_reg[2]_1
    SLICE_X49Y13         LUT4 (Prop_lut4_I2_O)        0.118    10.135 r  VexRiscv/dataCache_1/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.476    10.610    VexRiscv_n_241
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.450    11.450    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X48Y12         FDRE (Setup_fdre_C_CE)      -0.407    11.066    soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 2.501ns (27.854%)  route 6.478ns (72.146%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.631     1.631    sys_clk
    SLICE_X59Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.419     2.050 r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/Q
                         net (fo=1, routed)           1.251     3.302    soc_netsoc_sdram_bankmachine7_openrow_reg_n_0_[9]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.601 r  vns_bankmachine7_state[3]_i_25/O
                         net (fo=1, routed)           0.000     3.601    vns_bankmachine7_state[3]_i_25_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.002 r  vns_bankmachine7_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.002    vns_bankmachine7_state_reg[3]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.273 r  vns_bankmachine7_state_reg[3]_i_13/CO[0]
                         net (fo=8, routed)           0.380     4.653    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.373     5.026 r  soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3/O
                         net (fo=5, routed)           0.703     5.728    soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.852 f  soc_netsoc_sdram_trrdcon_ready_i_12/O
                         net (fo=2, routed)           0.882     6.735    soc_netsoc_sdram_trrdcon_ready_i_12_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.859 f  soc_netsoc_sdram_trrdcon_ready_i_6/O
                         net (fo=2, routed)           0.427     7.286    soc_netsoc_sdram_trrdcon_ready_i_6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.410 f  soc_netsoc_sdram_trrdcon_ready_i_2/O
                         net (fo=15, routed)          0.765     8.174    soc_netsoc_sdram_trrdcon_ready_i_2_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5/O
                         net (fo=14, routed)          0.556     8.854    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.978 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.038    10.017    VexRiscv/dataCache_1/soc_netsoc_sdram_choose_req_grant_reg[2]_1
    SLICE_X49Y13         LUT4 (Prop_lut4_I2_O)        0.118    10.135 r  VexRiscv/dataCache_1/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.476    10.610    VexRiscv_n_241
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.450    11.450    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X48Y12         FDRE (Setup_fdre_C_CE)      -0.407    11.066    soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 2.501ns (27.854%)  route 6.478ns (72.146%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        1.631     1.631    sys_clk
    SLICE_X59Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.419     2.050 r  soc_netsoc_sdram_bankmachine7_openrow_reg[9]/Q
                         net (fo=1, routed)           1.251     3.302    soc_netsoc_sdram_bankmachine7_openrow_reg_n_0_[9]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.299     3.601 r  vns_bankmachine7_state[3]_i_25/O
                         net (fo=1, routed)           0.000     3.601    vns_bankmachine7_state[3]_i_25_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.002 r  vns_bankmachine7_state_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.002    vns_bankmachine7_state_reg[3]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.273 r  vns_bankmachine7_state_reg[3]_i_13/CO[0]
                         net (fo=8, routed)           0.380     4.653    soc_netsoc_sdram_bankmachine7_hit
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.373     5.026 r  soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3/O
                         net (fo=5, routed)           0.703     5.728    soc_netsoc_sdram_bankmachine7_precharge_timer_count[2]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.852 f  soc_netsoc_sdram_trrdcon_ready_i_12/O
                         net (fo=2, routed)           0.882     6.735    soc_netsoc_sdram_trrdcon_ready_i_12_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.859 f  soc_netsoc_sdram_trrdcon_ready_i_6/O
                         net (fo=2, routed)           0.427     7.286    soc_netsoc_sdram_trrdcon_ready_i_6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.410 f  soc_netsoc_sdram_trrdcon_ready_i_2/O
                         net (fo=15, routed)          0.765     8.174    soc_netsoc_sdram_trrdcon_ready_i_2_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.298 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5/O
                         net (fo=14, routed)          0.556     8.854    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.978 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           1.038    10.017    VexRiscv/dataCache_1/soc_netsoc_sdram_choose_req_grant_reg[2]_1
    SLICE_X49Y13         LUT4 (Prop_lut4_I2_O)        0.118    10.135 r  VexRiscv/dataCache_1/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.476    10.610    VexRiscv_n_241
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4182, routed)        1.450    11.450    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X48Y12         FDRE (Setup_fdre_C_CE)      -0.407    11.066    soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  0.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.571     0.571    sys_clk
    SLICE_X57Y47         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y47         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y47         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.894    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.569     0.569    sys_clk
    SLICE_X51Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.938    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.582    
    SLICE_X50Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.892    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.569     0.569    sys_clk
    SLICE_X51Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.938    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4182, routed)        0.840     0.840    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.582    
    SLICE_X50Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.892    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  storage_13_reg_0_1_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14  storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14  storage_3_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y41         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X65Y41         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X65Y41         FDPE (Setup_fdpe_C_D)       -0.005     3.740    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.740    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.674    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X29Y42         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     2.564    eth_rx_clk
    SLICE_X29Y42         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.025     2.539    
    SLICE_X29Y42         FDPE (Setup_fdpe_C_D)       -0.005     2.534    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.468    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X29Y41         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     2.564    eth_tx_clk
    SLICE_X29Y41         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.025     2.539    
    SLICE_X29Y41         FDPE (Setup_fdpe_C_D)       -0.005     2.534    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.468    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.396ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y43         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4182, routed)        0.597     2.597    sys_clk
    SLICE_X65Y43         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X65Y43         FDPE (Setup_fdpe_C_D)       -0.005     2.462    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.462    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.396    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.165 (r) | FAST    |     2.504 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.343 (r) | SLOW    |    -0.376 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.426 (r) | SLOW    |    -0.339 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.298 (r) | SLOW    |    -0.295 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.220 (r) | SLOW    |    -0.248 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.867 (r) | SLOW    |    -0.522 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     2.989 (r) | SLOW    |    -0.512 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.536 (r) | SLOW    |    -0.408 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.254 (r) | SLOW    |    -1.247 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.736 (r) | SLOW    |    -0.279 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.570 (r) | SLOW    |    -1.709 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.250 (r) | SLOW    |    -1.712 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.106 (r) | SLOW    |    -1.666 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     5.678 (r) | SLOW    |    -1.557 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.550 (r) | SLOW    |    -1.606 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     5.412 (r) | SLOW    |    -1.566 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     5.256 (r) | SLOW    |    -1.482 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.758 (r) | SLOW    |    -1.305 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.851 (r) | SLOW    |      3.064 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.505 (r) | SLOW    |      2.915 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.794 (r) | SLOW    |      3.011 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.640 (r) | SLOW    |      2.959 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.818 (r) | SLOW    |      3.041 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.579 (r) | SLOW    |      1.581 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.182 (r) | SLOW    |      1.850 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.331 (r) | SLOW    |      1.914 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.280 (r) | SLOW    |      1.452 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.879 (r) | SLOW    |      1.714 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.471 (r) | SLOW    |      1.985 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.430 (r) | SLOW    |      1.519 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.729 (r) | SLOW    |      1.649 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.902 (r) | SLOW    |      1.765 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.216 (r) | SLOW    |      1.869 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.578 (r) | SLOW    |      1.638 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.892 (r) | SLOW    |      1.745 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.277 (r) | SLOW    |      1.492 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.063 (r) | SLOW    |      1.817 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.438 (r) | SLOW    |      1.582 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.203 (r) | SLOW    |      1.871 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.031 (r) | SLOW    |      1.766 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.600 (r) | SLOW    |      1.598 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.032 (r) | SLOW    |      1.773 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.601 (r) | SLOW    |      1.593 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      8.904 (r) | SLOW    |      2.847 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDSE           | -     |      8.962 (r) | SLOW    |      2.722 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |      9.871 (r) | SLOW    |      2.911 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.053 (r) | SLOW    |      3.349 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.369 (r) | SLOW    |      2.996 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.794 (r) | SLOW    |      3.102 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.551 (r) | SLOW    |      2.705 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.198 (r) | SLOW    |      2.567 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |      9.864 (r) | SLOW    |      3.357 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |     10.002 (r) | SLOW    |      3.398 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.408 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.590 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.483 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.395 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.624 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.115 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.806 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.599 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.177 ns
Ideal Clock Offset to Actual Clock: -1.337 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.343 (r) | SLOW    | -0.376 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.426 (r) | SLOW    | -0.339 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.298 (r) | SLOW    | -0.295 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.220 (r) | SLOW    | -0.248 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.426 (r) | SLOW    | -0.248 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.194 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.579 (r) | SLOW    |   1.581 (r) | FAST    |    0.302 |
ddram_dq[1]        |   7.182 (r) | SLOW    |   1.850 (r) | FAST    |    0.904 |
ddram_dq[2]        |   7.331 (r) | SLOW    |   1.914 (r) | FAST    |    1.054 |
ddram_dq[3]        |   6.280 (r) | SLOW    |   1.452 (r) | FAST    |    0.002 |
ddram_dq[4]        |   6.879 (r) | SLOW    |   1.714 (r) | FAST    |    0.602 |
ddram_dq[5]        |   7.471 (r) | SLOW    |   1.985 (r) | FAST    |    1.194 |
ddram_dq[6]        |   6.430 (r) | SLOW    |   1.519 (r) | FAST    |    0.152 |
ddram_dq[7]        |   6.729 (r) | SLOW    |   1.649 (r) | FAST    |    0.452 |
ddram_dq[8]        |   6.902 (r) | SLOW    |   1.765 (r) | FAST    |    0.625 |
ddram_dq[9]        |   7.216 (r) | SLOW    |   1.869 (r) | FAST    |    0.938 |
ddram_dq[10]       |   6.578 (r) | SLOW    |   1.638 (r) | FAST    |    0.300 |
ddram_dq[11]       |   6.892 (r) | SLOW    |   1.745 (r) | FAST    |    0.615 |
ddram_dq[12]       |   6.277 (r) | SLOW    |   1.492 (r) | FAST    |    0.039 |
ddram_dq[13]       |   7.063 (r) | SLOW    |   1.817 (r) | FAST    |    0.785 |
ddram_dq[14]       |   6.438 (r) | SLOW    |   1.582 (r) | FAST    |    0.160 |
ddram_dq[15]       |   7.203 (r) | SLOW    |   1.871 (r) | FAST    |    0.925 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.471 (r) | SLOW    |   1.452 (r) | FAST    |    1.194 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.431 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.031 (r) | SLOW    |   1.766 (r) | FAST    |    0.430 |
ddram_dqs_n[1]     |   6.600 (r) | SLOW    |   1.598 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.032 (r) | SLOW    |   1.773 (r) | FAST    |    0.431 |
ddram_dqs_p[1]     |   6.601 (r) | SLOW    |   1.593 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.032 (r) | SLOW    |   1.593 (r) | FAST    |    0.431 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.346 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.851 (r) | SLOW    |   3.064 (r) | FAST    |    0.346 |
eth_tx_data[1]     |   8.505 (r) | SLOW    |   2.915 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.794 (r) | SLOW    |   3.011 (r) | FAST    |    0.289 |
eth_tx_data[3]     |   8.640 (r) | SLOW    |   2.959 (r) | FAST    |    0.135 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.851 (r) | SLOW    |   2.915 (r) | FAST    |    0.346 |
-------------------+-------------+---------+-------------+---------+----------+




