pin,slack
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a2:A,9377
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a2:B,10277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a2:Y,9377
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[8]:A,6977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[8]:B,6922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[8]:C,4315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[8]:D,4590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[8]:Y,4315
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:A,10473
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:B,9252
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:C,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:D,11563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[3]:Y,9252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[11]:A,6962
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[11]:B,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[11]:C,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[11]:D,4575
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[11]:Y,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_3[1]:A,9729
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_3[1]:B,9665
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_3[1]:C,9562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_3[1]:D,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_3[1]:Y,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:A,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:Y,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:CLK,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:Q,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[12]:A,5711
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[12]:B,4458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[12]:C,8073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[12]:D,7970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[12]:Y,4458
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10_0:A,8284
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10_0:B,8234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10_0:Y,8234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2:A,10151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2:B,8776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2:C,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2:D,7739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2:Y,7696
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:CLK,9562
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:D,12887
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:Q,9562
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a4:A,10476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a4:B,10570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a4:Y,10476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:A,11848
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:Y,11796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:A,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:B,8898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:C,8845
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:D,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCO,9808
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:Y,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[4]:A,11894
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[4]:B,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[4]:C,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[4]:D,9248
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[4]:Y,9248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[9]:A,5841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[9]:B,4588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[9]:C,8203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[9]:D,8100
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[9]:Y,4588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,9099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,9043
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,8955
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,8845
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,8845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[3],4686
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[4],4111
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[0],5300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[1],5193
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[2],5343
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[3],4168
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[4],5278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[5],4111
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[6],4272
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[7],4162
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[3],11044
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[4],10495
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[0],11600
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[1],11488
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[2],11455
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[3],11621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[4],11500
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[5],11494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[6],11413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[7],11415
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WEN,7145
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,3234
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,4351
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,3234
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,4351
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[8]:A,7728
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[8]:B,7610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[8]:C,4418
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[8]:D,4315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[8]:Y,4315
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:A,6833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:B,10476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:Y,6833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,10665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,12903
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,10665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:A,9025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:B,9010
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:C,4556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:D,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:Y,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:A,10292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:B,2747
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:B,996075
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:S,995972
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:D,10080
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:D,12887
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,11684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:CLK,2798
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:Q,2798
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_RNIPDHN[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_RNIPDHN[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_RNIPDHN[2]:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_RNIPDHN[2]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,10492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,10492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:A,10207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:B,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:CLK,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:Q,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0_0:A,9075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0_0:B,8887
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0_0:C,8838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0_0:Y,8838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:A,11902
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:B,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:C,10623
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:D,10163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:Y,10163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[5]:A,4644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[5]:B,3391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[5]:C,7006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[5]:D,6903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[5]:Y,3391
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[3]:A,6275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[3]:B,6220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[3]:C,3613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[3]:D,3888
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[3]:Y,3613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,10398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:A,9810
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:B,9719
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:C,9658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:D,9482
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:Y,9482
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[5]:A,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[5]:B,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[5]:C,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[5]:D,9918
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[5]:Y,8116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[6]:A,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[6]:B,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[6]:C,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[6]:D,5654
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[6]:Y,2142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:B,996171
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GEN_un69_psel_0_a2_0:A,6066
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GEN_un69_psel_0_a2_0:B,6598
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GEN_un69_psel_0_a2_0:C,6454
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GEN_un69_psel_0_a2_0:D,4449
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GEN_un69_psel_0_a2_0:Y,4449
SF2_MSS_sys_sb_0/OR3_1/U0:A,
SF2_MSS_sys_sb_0/OR3_1/U0:B,
SF2_MSS_sys_sb_0/OR3_1/U0:C,
SF2_MSS_sys_sb_0/OR3_1/U0:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:B,997493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:Y,3213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:D,6691
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:EN,6686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2:A,7975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2:B,8776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2:C,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2:Y,7423
PWM_obuf[4]/U0/U_IOENFF:A,
PWM_obuf[4]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:CLK,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:Q,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[6]:A,4634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[6]:B,4578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[6]:C,2008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[6]:D,2284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[6]:Y,2008
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[4]:A,4857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[4]:B,3604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[4]:C,7219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[4]:D,7116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[4]:Y,3604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[15]:A,5834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[15]:B,4581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[15]:C,8196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[15]:D,8093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[15]:Y,4581
PWM_obuf[6]/U0/U_IOPAD:D,
PWM_obuf[6]/U0/U_IOPAD:E,
PWM_obuf[6]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:A,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:Y,10539
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,9336
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
GPIO_IN_ibuf[1]/U0/U_IOINFF:A,
GPIO_IN_ibuf[1]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:A,10173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:B,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[2]:A,10846
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[2]:B,10724
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[2]:C,4776
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[2]:D,4576
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[2]:Y,4576
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0:A,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0:B,10331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0:C,6686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0:D,9235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0:Y,6686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[3]:A,6645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[3]:B,6527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[3]:C,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[3]:D,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[3]:Y,3201
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIL1JI[1]:A,10568
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIL1JI[1]:B,10505
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIL1JI[1]:Y,10505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCO,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_1:A,8225
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_1:B,4821
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_1:C,4272
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_1:Y,4272
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_0:A,10630
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_0:B,5734
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_0:C,11590
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_0:Y,5734
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:A,10790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:B,10699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:C,6570
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:D,6450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:Y,6450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[3]:A,4454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[3]:B,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[3]:C,6816
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[3]:D,6713
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[3]:Y,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:CLK,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:Q,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21:FCO,3064
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:CLK,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:D,11254
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:EN,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:Q,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_o2_0:A,4778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_o2_0:B,4632
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_o2_0:C,4513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_o2_0:Y,4513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:A,3081
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:B,995556
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCO,3013
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_1_0:A,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_1_0:B,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_1_0:C,7858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_1_0:D,8659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_1_0:Y,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:A,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:B,11655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:C,9377
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:Y,9203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:CLK,11655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:D,7960
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:EN,6783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:Q,11655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[14]:A,5598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[14]:B,4345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[14]:C,7960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[14]:D,7857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[14]:Y,4345
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:A,10473
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:B,9252
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:C,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[2]:Y,9252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCO,2940
PWM_obuf[3]/U0/U_IOPAD:D,
PWM_obuf[3]/U0/U_IOPAD:E,
PWM_obuf[3]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:B,996114
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:CLK,2439
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:Q,2439
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:CLK,2575
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:Q,2575
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:CLK,2938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:Q,2938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:CLK,2921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:Q,2921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[15]:A,5887
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[15]:B,4634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[15]:C,8249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[15]:D,8146
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[15]:Y,4634
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_i_o2[7]:A,10679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_i_o2[7]:B,10631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_i_o2[7]:Y,10631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[9]:A,5604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[9]:B,4351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[9]:C,7966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[9]:D,7863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[9]:Y,4351
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:B,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCO,2363
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:A,9430
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:B,10434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:C,9198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:D,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0[3]:Y,9141
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,8823
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,8626
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,8823
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[12]:A,7581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[12]:B,7463
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[12]:C,4271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[12]:D,4168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[12]:Y,4168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:CLK,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:D,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:Q,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:CO,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[13]:A,7283
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[13]:B,7228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[13]:C,4621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[13]:D,4896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[13]:Y,4621
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:CLK,2603
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:Q,2603
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:D,11415
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_PWM_int_79_f0_75_i_i_a2:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_PWM_int_79_f0_75_i_i_a2:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_PWM_int_79_f0_75_i_i_a2:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_PWM_int_79_f0_75_i_i_a2:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_PWM_int_79_f0_75_i_i_a2:Y,2849
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:B,996037
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:S,996010
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[4]:A,5988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[4]:B,5933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[4]:C,3326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[4]:D,3601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[4]:Y,3326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[6]:A,5645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[6]:B,4469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[6]:C,5130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[6]:D,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[6]:Y,1905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_1[0]:A,8257
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_1[0]:B,8159
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_1[0]:C,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_1[0]:Y,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:CLK,8167
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:EN,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:Q,8167
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1_1:A,6108
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1_1:B,6627
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1_1:C,6496
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1_1:D,6425
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1_1:Y,6108
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[4]:A,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[4]:B,9012
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[4]:C,8548
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[4]:D,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[4]:Y,6870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:CO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:FCI,2363
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:B,10495
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:C,11044
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPB,10495
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPC,11044
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,3192
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,4300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,3192
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[5]:A,4510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[5]:B,3257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[5]:C,6872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[5]:D,6769
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[5]:Y,3257
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,11671
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:CLK,10798
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:D,11415
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:EN,6901
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:Q,10798
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:A,10151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:B,8776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:C,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:D,7739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:Y,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0:A,8351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0:B,8275
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0:Y,8275
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:A,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:B,10285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:C,11560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:D,11441
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:Y,10285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i_0:A,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i_0:B,11499
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i_0:C,6686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i_0:Y,6686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns:A,10578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns:B,11730
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns:C,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns:D,8234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns:Y,8130
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,8351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,9287
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,8351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:A,9470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:B,9379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:C,5250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:D,5130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:Y,5130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i_0[1]:A,11863
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i_0[1]:B,11804
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i_0[1]:C,10276
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i_0[1]:D,10517
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i_0[1]:Y,10276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:CLK,11684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:D,10578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:Q,11684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,8275
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,9199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,8275
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_a4_0:A,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_a4_0:B,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_a4_0:Y,10575
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:A,8968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:B,8802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:C,8784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:Y,8784
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:CLK,9306
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:Q,9306
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:A,10674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:B,10572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:Y,10572
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:A,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:B,995539
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCO,3013
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:CLK,10559
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:D,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:Q,10559
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config:A,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config:Y,10539
PWM_obuf[6]/U0/U_IOENFF:A,
PWM_obuf[6]/U0/U_IOENFF:Y,
GPIO_OUT_obuf[2]/U0/U_IOENFF:A,
GPIO_OUT_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:A,3401
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:B,996053
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:C,995963
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:D,3006
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCI,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCO,2921
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_1_190_i_a4_0:A,10509
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_1_190_i_a4_0:B,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_1_190_i_a4_0:C,10386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_1_190_i_a4_0:D,10281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_1_190_i_a4_0:Y,9319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_33:FCO,3064
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11902
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11812
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11753
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:B,996133
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SLn,
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:C,11415
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPC,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[1]:A,8620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[1]:B,8529
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[1]:C,4400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[1]:D,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[1]:Y,4280
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,11623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,11623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:B,996255
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:S,996038
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:CLK,9719
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:D,11254
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:EN,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:Q,9719
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[10]:A,7981
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[10]:B,8125
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[10]:C,6385
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[10]:D,4319
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[10]:Y,4319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:D,11332
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:A,3132
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:B,995607
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCO,3013
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:A,11817
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:B,10417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:C,9336
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:Y,9336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:B,11474
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:C,8575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:D,11117
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:S,8721
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,8676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,8660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,8676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:A,9470
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:B,9387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:C,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:D,9234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:Y,9234
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:CLK,9700
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:D,11417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:EN,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:Q,9700
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,4344
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,4344
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:A,7205
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:B,7114
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:C,4536
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:D,4844
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:Y,4536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCO,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:CLK,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:D,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:Q,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:B,996152
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:Y,3213
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[7]:A,6141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[7]:B,6086
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[7]:C,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[7]:D,3754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[7]:Y,3479
PWM_obuf[3]/U0/U_IOOUTFF:A,
PWM_obuf[3]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:B,11569
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:C,8660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:D,11212
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:S,8660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,12903
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[14]:A,7244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[14]:B,7189
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[14]:C,4582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[14]:D,4857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[14]:Y,4582
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a4[5]:A,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a4[5]:B,10580
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a4[5]:C,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a4[5]:Y,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:CLK,10626
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:D,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:Q,10626
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SLn,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCO,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:A,11902
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:B,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:C,10611
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:D,10085
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:Y,10085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[7]:A,4593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[7]:B,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[7]:C,9023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[7]:D,5535
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[7]:Y,3211
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:CLK,3158
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:Q,3158
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
PWM_obuf[7]/U0/U_IOOUTFF:A,
PWM_obuf[7]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[2]:A,6744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[2]:B,3555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[2]:C,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[2]:Y,3502
PWM_obuf[4]/U0/U_IOOUTFF:A,
PWM_obuf[4]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:A,10411
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCO,2603
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:A,11840
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:B,11776
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:C,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:Y,10496
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:A,8874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:B,8859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:C,4405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:D,4168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:Y,4168
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:B,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:CLK,9315
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:Q,9315
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:B,995953
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SLn,
PWM_obuf[7]/U0/U_IOENFF:A,
PWM_obuf[7]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:CLK,9325
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:Q,9325
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:A,11848
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:C,10490
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:D,9234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:Y,9234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_33:FCO,3064
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[0]:A,10787
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[0]:B,9012
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[0]:C,8548
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[0]:D,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[0]:Y,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,10690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,9257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,10690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:CLK,10567
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:D,5762
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:Q,10567
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:A,11737
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:C,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:Y,5681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:A,11760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:B,11684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:Y,11684
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:A,3090
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:B,2490
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:B,996065
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:S,996228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i_0[1]:A,11863
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i_0[1]:B,11804
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i_0[1]:C,10276
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i_0[1]:D,10505
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i_0[1]:Y,10276
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a4_0_0[4]:A,10682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a4_0_0[4]:B,10606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_a4_0_0[4]:Y,10606
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[2]:A,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[2]:B,9452
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[2]:C,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[2]:Y,6870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[11]:A,5843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[11]:B,4590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[11]:C,8205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[11]:D,8102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[11]:Y,4590
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:CLK,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:Q,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_2:A,8156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_2:B,4752
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_2:C,4162
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_2:Y,4162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:Y,2814
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_1[2]:A,9624
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_1[2]:B,9514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_1[2]:C,9418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns_1[2]:Y,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:CLK,10657
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:D,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:Q,10657
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:A,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:B,9520
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:C,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:D,9284
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE:Y,8130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:CLK,8159
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:D,10085
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:EN,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:Q,8159
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[9]:A,5894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[9]:B,4641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[9]:C,8256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[9]:D,8153
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[9]:Y,4641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:CLK,11531
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:D,11343
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:Q,11531
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,8206
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,11504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,8206
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:S,996133
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:CLK,2849
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:Q,2849
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[2]:A,4986
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[2]:B,7162
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[2]:C,4407
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[2]:D,5343
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[2]:Y,4407
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[9]:A,8013
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[9]:B,8155
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[9]:C,6417
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[9]:D,4351
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[9]:Y,4351
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,9602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,9602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config:A,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config:Y,10539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_76:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_76:B,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_76:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_76:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_76:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_76:FCO,995877
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[6]:A,3251
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[6]:B,2008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[6]:C,5589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[6]:D,5475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[6]:Y,2008
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:A,3183
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:B,995658
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCO,3013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:Y,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[1]:A,4494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[1]:B,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[1]:C,6856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[1]:D,6753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[1]:Y,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[1]:A,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[1]:B,9544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[1]:C,5522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[1]:Y,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[2]:A,6678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[2]:B,6560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[2]:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[2]:D,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[2]:Y,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:A,3158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:B,2558
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[3]:A,5533
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[3]:B,10797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[3]:C,6775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[3]:Y,5533
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:B,995961
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:S,996086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_1[2]:A,6806
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_1[2]:B,6688
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_1[2]:C,5761
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_1[2]:D,5602
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_1[2]:Y,5602
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[2]:A,9679
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[2]:B,5729
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[2]:C,4776
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[2]:Y,4776
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,12903
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
PWM_obuf[5]/U0/U_IOOUTFF:A,
PWM_obuf[5]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[12]:A,5658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[12]:B,4405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[12]:C,8020
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[12]:D,7917
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[12]:Y,4405
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a4:A,8949
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a4:B,9089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a4:C,6880
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a4:D,6686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a4:Y,6686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[6]:A,3448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[6]:B,2195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[6]:C,5810
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[6]:D,5707
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[6]:Y,2195
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[14]:A,8007
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[14]:B,8151
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[14]:C,6411
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[14]:D,4345
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[14]:Y,4345
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:A,11809
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:B,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:C,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[1]:Y,11673
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,8677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[7]:A,4464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[7]:B,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[7]:C,6826
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[7]:D,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[7]:Y,3211
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,11504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
PWM_obuf[7]/U0/U_IOPAD:D,
PWM_obuf[7]/U0/U_IOPAD:E,
PWM_obuf[7]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:A,9624
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:B,9131
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:C,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:D,7904
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:Y,7745
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:CLK,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:Q,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SLn,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:CLK,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:D,7960
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:EN,6686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:Q,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_1:A,5266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_1:B,5266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_1:Y,5266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[15]:A,7823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[15]:B,4634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[15]:C,4581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[15]:Y,4581
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:CLK,9679
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:D,11360
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:EN,6901
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:Q,9679
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[3]:A,5533
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[3]:B,8144
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[3]:C,4168
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[3]:D,3201
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[3]:Y,3201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:A,10360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:B,2815
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:A,10751
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:B,10660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:C,6531
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:D,6411
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:Y,6411
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[14]:A,5691
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[14]:B,4448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[14]:C,8029
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[14]:D,7915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[14]:Y,4448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[9]:A,7080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[9]:B,7024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[9]:C,4454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[9]:D,4730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[9]:Y,4454
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:A,11902
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:B,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:C,10611
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:D,10163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:Y,10163
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:D,11415
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:EN,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11767
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11684
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,9336
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,10413
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,9336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:CLK,9520
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:D,11722
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:EN,10285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:Q,9520
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_0_220_i_a4_0:A,10513
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_0_220_i_a4_0:B,9373
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_0_220_i_a4_0:C,10377
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_0_220_i_a4_0:D,10285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_0_220_i_a4_0:Y,9373
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:A,3333
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:B,995985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:C,995895
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:D,2938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCI,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCO,2921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[12]:A,7120
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[12]:B,7065
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[12]:C,4458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[12]:D,4733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[12]:Y,4458
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:B,995923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:S,996124
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:CLK,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:Q,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[0]:A,7030
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[0]:B,10798
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[0]:C,3856
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[0]:D,5894
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[0]:Y,3856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[4]:A,9773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[4]:B,9682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[4]:C,5553
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[4]:D,5433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[4]:Y,5433
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:A,11863
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:B,11804
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:C,10276
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:D,10505
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:Y,10276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:A,5447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:B,9237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:Y,5447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[15]:A,7073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[15]:B,7017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[15]:C,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[15]:D,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[15]:Y,4447
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:B,995942
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:S,996105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SF2_MSS_sys_sb_0/OR3_0/U0:A,
SF2_MSS_sys_sb_0/OR3_0/U0:B,
SF2_MSS_sys_sb_0/OR3_0/U0:C,
SF2_MSS_sys_sb_0/OR3_0/U0:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12778
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11753
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:CLK,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:Q,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[8]:A,5568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[8]:B,4315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[8]:C,7930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[8]:D,7827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[8]:Y,4315
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:CLK,2832
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:Q,2832
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:A,10151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:B,8776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:C,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:D,7739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:Y,7634
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7[2]:A,7828
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7[2]:B,6880
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7[2]:C,6475
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7[2]:D,4449
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7[2]:Y,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23[6]:A,7886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23[6]:B,9303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23[6]:C,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23[6]:D,5266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23[6]:Y,1905
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:A,3107
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:B,2507
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:CLK,2388
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:Q,2388
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,8721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:CLK,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:D,11254
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:Q,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[0]:A,6638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[0]:B,6520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[0]:C,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[0]:D,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[0]:Y,3194
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:CLK,2764
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:Q,2764
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[7]:A,7948
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[7]:B,7933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[7]:C,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[7]:D,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[7]:Y,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[6]:A,4804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[6]:B,4749
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[6]:C,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[6]:D,2417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[6]:Y,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:B,996256
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:S,996019
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:YL,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:CLK,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:D,11332
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:EN,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:Q,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,8361
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,11730
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,10285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,8361
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:A,3367
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:B,996019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:C,995929
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:D,2972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCI,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCO,2921
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2:A,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2:B,7647
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2:Y,5681
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[15]:A,8006
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[15]:B,8150
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[15]:C,6410
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[15]:D,4344
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[15]:Y,4344
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,10606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,9348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,10606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:CLK,11848
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:D,9234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:Q,11848
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:A,9021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:B,9006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:C,4552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:D,4315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:Y,4315
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,9152
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,8694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,9152
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[6]:A,3158
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[6]:B,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[6]:C,5520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[6]:D,5417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[6]:Y,1905
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[1]:A,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[1]:B,5848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[1]:C,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[1]:D,3516
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[1]:Y,3241
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[7]:A,6194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[7]:B,6139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[7]:C,3532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[7]:D,3807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[7]:Y,3532
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:Y,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[15]:A,7757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[15]:B,7639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[15]:C,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[15]:D,4344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[15]:Y,4344
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:CLK,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:D,11254
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:EN,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:Q,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:A,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:B,9287
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:C,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:D,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[2]:Y,9287
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:B,11626
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:C,8711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:D,11269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:S,8609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[5]:A,3535
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[5]:B,6560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[5]:C,3391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[5]:Y,3391
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:CLK,9305
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:D,12887
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:Q,9305
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv_0_125_a2:A,11848
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv_0_125_a2:B,11784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv_0_125_a2:C,10490
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv_0_125_a2:D,6691
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv_0_125_a2:Y,6691
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB:A,10036
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB:B,9139
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB:C,9485
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB:D,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB:Y,6840
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:A,10640
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:B,11776
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:Y,10640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCO,2940
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[6]:A,9549
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[6]:B,8461
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[6]:C,9478
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[6]:D,9319
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[6]:Y,8461
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_0:A,9241
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_0:B,9198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_0:Y,9198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[7]:A,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[7]:B,3532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[7]:C,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[7]:Y,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[4]:A,6636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[4]:B,6518
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[4]:C,3326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[4]:D,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[4]:Y,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0_a2:A,5137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0_a2:B,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0_a2:C,4564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0_a2:D,5392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0_a2:Y,4280
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:B,996010
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,8773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,8643
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,8773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[15]:A,5597
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[15]:B,4344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[15]:C,7959
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[15]:D,7856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[15]:Y,4344
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB_0:A,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB_0:B,8042
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIOCBB_0:Y,7076
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12778
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12911
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12778
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:B,996160
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:S,996133
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:CLK,2456
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:Q,2456
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:CLK,2524
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:Q,2524
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[7]:A,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[7]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[7]:C,6960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[7]:D,6857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[7]:Y,3345
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,9241
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,8380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,11590
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,9241
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_bm[2]:A,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_bm[2]:B,9408
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_bm[2]:C,9305
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_bm[2]:D,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_bm[2]:Y,8051
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[2]:A,4755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[2]:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[2]:C,7117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[2]:D,7014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[2]:Y,3502
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,8823
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,8773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,8676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,8558
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[2]:A,6030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[2]:B,5975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[2]:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[2]:D,3643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[2]:Y,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:A,8449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:B,8393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:C,8257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:D,8129
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm_1_1:Y,8129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:A,9090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:B,9075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:C,4621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:D,4384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:Y,4384
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ALn,12778
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:CLK,11812
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:EN,11684
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:Q,11812
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[11]:A,7779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[11]:B,4590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[11]:C,4537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[11]:Y,4537
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:B,11607
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:C,8694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:D,11250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:S,8626
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:CLK,8579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:EN,6761
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:Q,8579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2_0:A,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2_0:B,8855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2_0:C,7519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2_0:Y,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2:A,9461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2:B,9419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2:Y,9419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:CLK,2626
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:Q,2626
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,3194
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:A,10343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:B,2798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SLn,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:B,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:C,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:Y,2921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0_0:A,8901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0_0:B,7928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0_0:C,8777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0_0:D,8199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0_0:Y,7928
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:A,7145
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:B,6092
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:C,7117
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:D,6950
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:Y,6092
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:A,11737
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:B,10589
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:C,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:Y,5681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNITTBI[3]:A,4583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNITTBI[3]:B,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNITTBI[3]:C,9013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNITTBI[3]:D,5525
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNITTBI[3]:Y,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[4]:A,4713
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[4]:B,3460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[4]:C,7075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[4]:D,6972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[4]:Y,3460
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[6]:A,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[6]:B,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[6]:C,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[6]:D,9918
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[6]:Y,8116
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[11]:A,7713
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[11]:B,7595
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[11]:C,4403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[11]:D,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[11]:Y,4300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:A,3098
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:B,995573
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCO,3013
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11902
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12911
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11902
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:B,996018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:S,996029
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_0:A,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_0:B,5734
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_0:C,11590
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_0:Y,5734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:CLK,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:D,11332
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:EN,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:Q,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,8259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,9252
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,8259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SLn,
GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[1]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:A,9057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:B,9042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:C,4588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:D,4351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:Y,4351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[1]:A,5769
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[1]:B,5714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[1]:C,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[1]:D,3382
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[1]:Y,3107
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1:A,5886
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1:B,5553
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1:C,6108
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_1:Y,5553
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2[4]:A,5971
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2[4]:B,4536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2[4]:C,7793
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2[4]:Y,4536
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[1]:A,10665
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[1]:B,10497
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[1]:C,7969
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[1]:Y,7969
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:PAD,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:A,10630
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:B,5734
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:C,11590
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:Y,5734
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[1]:A,10666
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[1]:B,10567
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[1]:C,6968
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[1]:D,5553
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[1]:Y,5553
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a2:A,7566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a2:B,6686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a2:C,7049
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_i_i_a2:Y,6686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[10]:A,5665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[10]:B,4422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[10]:C,8003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[10]:D,7889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[10]:Y,4422
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:B,2388
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCO,2363
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:YWn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:A,10757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:B,10666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:C,6537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:D,6417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:Y,6417
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_0[5]:A,5974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_0[5]:B,5266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_0[5]:C,5401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_0[5]:D,6229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_0[5]:Y,5266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[15]:A,7296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[15]:B,7241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[15]:C,4634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[15]:D,4909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[15]:Y,4634
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:A,10258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:B,2713
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCO,2603
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIETJC1:A,6215
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIETJC1:B,4536
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIETJC1:C,8167
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIETJC1:D,5577
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIETJC1:Y,4536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[5]:A,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[5]:B,5864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[5]:C,3257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[5]:D,3532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[5]:Y,3257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:A,6723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:B,9313
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:Y,6723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:A,11528
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:B,10269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:C,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:Y,10186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2_2[11]:A,7830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2_2[11]:B,9121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2_2[11]:Y,7830
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:Y,2849
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:A,10417
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:B,5833
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:C,11753
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:D,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:Y,5833
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:CLK,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:Q,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[3]:A,9873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[3]:B,9782
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[3]:C,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[3]:D,5533
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[3]:Y,5533
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[5]:A,4376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[5]:B,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[5]:C,6738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[5]:D,6635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[5]:Y,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:CLK,3268
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:Q,3268
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:CLK,7114
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:EN,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:Q,7114
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[12]:A,5514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[12]:B,4271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[12]:C,7852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[12]:D,7738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[12]:Y,4271
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o2[1]:A,10702
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o2[1]:B,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o2[1]:Y,10654
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[0]:A,5990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[0]:B,5935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[0]:C,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[0]:D,3603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[0]:Y,3328
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[3]:A,10665
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[3]:B,10559
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[3]:C,7969
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2[3]:Y,7969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:A,9883
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:B,9792
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:C,5663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:D,5543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:Y,5543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:A,9653
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:B,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:C,8129
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:D,9294
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_bm:Y,8129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_21:FCO,3064
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:A,11817
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:B,11769
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:C,9336
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:D,10204
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO[1]:Y,9336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:A,8055
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:B,8702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:C,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:Y,7831
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns[2]:A,9418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns[2]:B,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns[2]:C,10435
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns[2]:D,10318
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_ns[2]:Y,8051
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:A,4272
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:B,10657
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:C,7050
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:Y,4272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:A,10574
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:B,10483
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:C,6354
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:D,6234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:Y,6234
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,9198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,9198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[7]:A,5873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[7]:B,5818
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[7]:C,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[7]:D,3486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[7]:Y,3211
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:A,10756
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:B,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:C,10572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:D,10380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:Y,10380
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:A,9602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:B,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:C,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:D,9251
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am:Y,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:CLK,11455
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:D,11415
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:Q,11455
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:CLK,8159
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:D,10163
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:EN,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:Q,8159
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:A,11737
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:C,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:Y,5681
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12911
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12911
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[10]:A,5862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[10]:B,4609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[10]:C,8224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[10]:D,8121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[10]:Y,4609
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[0]:A,4581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[0]:B,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[0]:C,6943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[0]:D,6840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[0]:Y,3328
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:CLK,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:Q,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_1[1]:A,8514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_1[1]:B,8416
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_1[1]:C,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_1[1]:Y,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:C,11455
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPC,11455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[12]:A,6897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[12]:B,6841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[12]:C,4271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[12]:D,4547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[12]:Y,4271
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,10380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:Q,10380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[5]:A,11886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[5]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[5]:C,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[5]:D,10316
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[5]:Y,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:CLK,10538
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:D,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:Q,10538
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[13]:A,7046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[13]:B,6991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[13]:C,4384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[13]:D,4659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[13]:Y,4384
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0[0]:A,4473
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0[0]:B,4449
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0[0]:Y,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCO,2940
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[6]:A,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[6]:B,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[6]:C,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[6]:D,8391
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[6]:Y,8116
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:CLK,9624
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:D,10163
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:EN,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:Q,9624
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:A,3030
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:B,995505
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCO,3013
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:CLK,7205
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:EN,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:Q,7205
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SLn,
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[6]:A,4857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[6]:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[6]:C,2195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[6]:D,2470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[6]:Y,2195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[1]:A,6037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[1]:B,5982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[1]:C,3375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[1]:D,3650
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[1]:Y,3375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:CLK,10568
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:D,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:Q,10568
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d_1[1]:A,5647
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d_1[1]:B,5788
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d_1[1]:C,9384
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d_1[1]:D,7810
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d_1[1]:Y,5647
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:D,11254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:A,10725
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:B,10634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:C,6505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:D,6385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:Y,6385
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:A,3149
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:B,995624
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCO,3013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[15]:A,5690
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[15]:B,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[15]:C,8028
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[15]:D,7914
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[15]:Y,4447
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:CLK,10616
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:D,7969
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:Q,10616
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:Y,2849
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3_0_a2:A,9469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3_0_a2:B,9377
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3_0_a2:Y,9377
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:A,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:B,995480
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCO,3013
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_1[2]:A,8257
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_1[2]:B,8159
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_1[2]:C,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_1[2]:Y,8051
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[5]:A,5455
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[5]:B,8066
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[5]:C,4111
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[5]:D,3123
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[5]:Y,3123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:A,11886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:B,10540
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:C,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:D,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:Y,10540
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:Y,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SLn,
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,10391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:A,11902
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:B,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:C,10623
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:D,10085
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:Y,10085
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[2]:A,8747
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[2]:B,8656
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[2]:C,4527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[2]:D,4407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1_0[2]:Y,4407
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config:A,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config:B,10589
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config:Y,10589
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:B,2456
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:B,996076
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:B,996086
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:Y,3213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,9043
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,8575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,9043
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i[3]:A,9567
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i[3]:B,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i[3]:C,9348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i[3]:Y,9348
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[6]:A,4567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[6]:B,4512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[6]:C,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[6]:D,2180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[6]:Y,1905
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:CLK,8257
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:D,10163
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:EN,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:Q,8257
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:CLK,10719
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:D,11417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:EN,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:Q,10719
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:CLK,9810
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:D,11249
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:EN,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:Q,9810
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[15]:A,7006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[15]:B,6951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[15]:C,4344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[15]:D,4619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[15]:Y,4344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_PWM_int_91_f0_85_i_i_a2:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_PWM_int_91_f0_85_i_i_a2:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_PWM_int_91_f0_85_i_i_a2:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_PWM_int_91_f0_85_i_i_a2:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_PWM_int_91_f0_85_i_i_a2:Y,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:A,9189
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:B,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:Y,9141
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:CLK,8514
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:D,10276
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:EN,5734
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:Q,8514
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[4]:A,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[4]:B,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[4]:C,6807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[4]:D,6704
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[4]:Y,3192
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:B,996247
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:A,10637
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:B,10589
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:Y,10589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_i_a2[7]:A,9340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_i_a2[7]:B,9257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_i_a2[7]:Y,9257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,8234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,8234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:CLK,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:Q,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,8427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,10285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,8427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:A,9137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:B,9513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:C,8784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:D,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:Y,6602
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[11]:A,7029
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[11]:B,6973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[11]:C,4403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[11]:D,4679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[11]:Y,4403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[1]:A,7844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[1]:B,7829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[1]:C,3375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[1]:D,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[1]:Y,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[4]:A,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[4]:B,3326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[4]:C,6941
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[4]:D,6838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[4]:Y,3326
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:C,11621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPC,11621
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,10321
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:D,12887
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:Q,10321
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[6]:A,5384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[6]:B,2195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[6]:C,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[6]:Y,2142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[9]:A,7013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[9]:B,6958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[9]:C,4351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[9]:D,4626
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[9]:Y,4351
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:B,996056
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:S,995991
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:CLK,3047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:Q,3047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[14]:A,5835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[14]:B,4582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[14]:C,8197
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[14]:D,8094
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[14]:Y,4582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[0]:A,7931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[0]:B,7916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[0]:C,3462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[0]:D,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[0]:Y,3194
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[8]:A,7977
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[8]:B,8121
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[8]:C,6381
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[8]:D,4315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[8]:Y,4315
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:B,11493
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:C,8592
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:D,11136
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:S,8721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[12]:A,7647
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[12]:B,4458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[12]:C,4405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[12]:Y,4405
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:B,996095
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:Y,3213
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[11]:A,7252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[11]:B,7197
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[11]:C,4590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[11]:D,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[11]:Y,4590
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_75:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_75:B,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_75:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_75:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_75:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_75:FCO,996000
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[1]:A,4859
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[1]:B,7035
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[1]:C,4280
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[1]:D,5193
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[1]:Y,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0:A,6723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0:B,7773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0:Y,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:CO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:FCI,2603
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21:FCO,3064
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[2]:A,5896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[2]:B,5841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[2]:C,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[2]:D,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[2]:Y,3234
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[13]:A,7113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[13]:B,7057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[13]:C,4487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[13]:D,4763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[13]:Y,4487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[14]:A,7074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[14]:B,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[14]:C,4448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[14]:D,4724
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[14]:Y,4448
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[2]:A,10710
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[2]:B,10662
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[2]:C,9252
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[2]:D,10310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[2]:Y,9252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:CLK,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:Q,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[3]:A,7938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[3]:B,7923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[3]:C,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[3]:D,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[3]:Y,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[0]:A,4715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[0]:B,3462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[0]:C,7077
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[0]:D,6974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[0]:Y,3462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[12]:A,7067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[12]:B,7012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[12]:C,4405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[12]:D,4680
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[12]:Y,4405
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:A,9045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:B,8072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:C,8921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:D,8283
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:Y,8072
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[2]:A,7971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[2]:B,7956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[2]:C,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[2]:D,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[2]:Y,3234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,12903
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[1]:A,9552
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[1]:B,5602
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[1]:C,4649
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4[1]:Y,4649
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:A,10690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:B,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:C,9419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:D,9257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:Y,9257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,8393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,8393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:CLK,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:Q,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:B,996190
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d[1]:A,5647
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d[1]:B,3107
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d[1]:C,8944
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d[1]:D,4225
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_d[1]:Y,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:A,5535
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:B,9325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:Y,5535
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[5]:A,6075
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[5]:B,4111
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[5]:C,10538
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[5]:D,6866
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[5]:Y,4111
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:A,10706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:B,10615
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:C,6486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:D,6366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:Y,6366
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:CLK,9305
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:D,12887
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:Q,9305
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SLn,
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:C,11413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPC,11413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:B,11512
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:C,8609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:D,11155
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:S,8711
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[7]:A,4732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[7]:B,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[7]:C,7094
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[7]:D,6991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[7]:Y,3479
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:A,997426
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:B,3304
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:Y,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:Y,2814
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,1905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[0],6425
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],5487
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],5307
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],4473
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[1],6454
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],2180
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],1905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],4280
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[5],4778
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[6],4445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[7],4611
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,6918
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],3194
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],4319
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],4300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],4168
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],4384
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],4345
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],4344
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],3107
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],3234
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],3201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],3192
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],3123
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],1905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],3211
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],4315
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],4351
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,5537
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],10163
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],11388
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],11356
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],11401
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],11253
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],11469
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],11357
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],10162
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],10085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],11517
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],11343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],11332
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],11254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],11249
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],11310
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],11333
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,6723
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_OUT,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_MGPIO8A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_MGPIO9A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_MGPIO10A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,8501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,9252
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,8501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:A,10151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:B,8776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:C,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:D,7739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:Y,7696
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:CLK,9460
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:D,11343
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:Q,9460
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:CLK,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:Q,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[9]:A,5697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[9]:B,4454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[9]:C,8035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[9]:D,7921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[9]:Y,4454
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_2_0[0]:A,3856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_2_0[0]:B,4540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_2_0[0]:C,8579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_2_0[0]:D,8443
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_2_0[0]:Y,3856
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:B,995991
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:Y,3213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,10540
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:A,11894
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:C,11737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:D,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:Y,11665
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:B,996029
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:Y,3213
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[0]:A,5734
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[0]:B,5875
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[0]:C,9471
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[0]:D,7897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[0]:Y,5734
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[1]:A,10719
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[1]:B,10597
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[1]:C,4649
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[1]:D,4449
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_3[1]:Y,4449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:CLK,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:D,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:Q,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[12]:A,5421
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[12]:B,4168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[12]:C,7783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[12]:D,7680
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[12]:Y,4168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:A,10156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:B,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCO,2603
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:D,11415
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:EN,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:IPENn,
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:B,995896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[4]:A,7929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[4]:B,7914
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[4]:C,3460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[4]:D,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[4]:Y,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:A,3435
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:B,996087
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:C,995997
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:D,3040
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCI,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCO,2921
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:CLK,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:D,11249
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:Q,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2:A,9198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2:B,9574
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2:C,8838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2:D,6663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2:Y,6663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[2]:A,4808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[2]:B,3555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[2]:C,7170
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[2]:D,7067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[2]:Y,3555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:A,3005
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:B,2405
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCO,2363
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:A,9589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:B,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:C,9199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:D,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[0]:Y,9199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:CLK,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:Q,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:CLK,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:D,11332
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:EN,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:Q,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2:A,7892
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2:B,6901
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2:C,8823
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2:Y,6901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_33:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:A,10386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:B,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:Y,10386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[9]:A,7250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[9]:B,7195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[9]:C,4588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[9]:D,4863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[9]:Y,4588
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[1]:A,6551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[1]:B,6433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[1]:C,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[1]:D,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[1]:Y,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:A,10309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:B,2764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCO,2603
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3_0_a4:A,9355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3_0_a4:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3_0_a4:C,10592
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3_0_a4:Y,9355
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GEN_un41_psel_0_o2:A,6612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GEN_un41_psel_0_o2:B,6582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GEN_un41_psel_0_o2:C,6579
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GEN_un41_psel_0_o2:D,5553
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GEN_un41_psel_0_o2:Y,5553
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a4_2:A,9721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a4_2:B,9665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a4_2:C,9562
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a4_2:D,9427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a4_2:Y,9427
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_33:FCO,3064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:A,9805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:B,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:C,7881
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:D,8121
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:Y,7881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:B,995999
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:S,996048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,12903
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_9:A,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_9:B,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_9:C,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_9:D,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_9:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_9:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[2]:A,6164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[2]:B,6109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[2]:C,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[2]:D,3777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[2]:Y,3502
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a4:A,10462
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a4:B,10404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a4:C,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a4:Y,10186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2_1:A,4915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2_1:B,5020
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2_1:C,4870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2_1:D,3856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2_1:Y,3856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:A,10377
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:B,2832
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCO,2603
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:IPENn,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2:A,9655
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2:B,9131
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2:C,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2:D,7904
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2:Y,7745
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[11]:A,5646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[11]:B,4403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[11]:C,7984
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[11]:D,7870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[11]:Y,4403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[1]:A,6090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[1]:B,6035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[1]:C,3428
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[1]:D,3703
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[1]:Y,3428
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:CLK,9482
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:D,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:EN,7076
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:Q,9482
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_33:FCO,3064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,8898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,8721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,8898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:A,8146
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:B,4742
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:C,4168
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:Y,4168
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:CLK,8257
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:D,10085
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:EN,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:Q,8257
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[3]:A,4722
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[3]:B,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[3]:C,7084
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[3]:D,6981
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_0[3]:Y,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[15]:A,7243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[15]:B,7188
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[15]:C,4581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[15]:D,4856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[15]:Y,4581
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:EN,7145
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:IPENn,7145
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[3]:A,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[3]:B,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[3]:C,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[3]:D,8728
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[3]:Y,8028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:CLK,2747
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:Q,2747
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:C,11600
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPC,11600
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[4]:A,8226
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[4]:B,5433
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[4]:C,4536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[4]:D,3192
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[4]:Y,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:A,3141
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:B,2541
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCO,2363
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[4]:A,7197
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[4]:B,10660
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[4]:C,5278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[4]:D,4536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[4]:Y,4536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[13]:A,7797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[13]:B,7679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[13]:C,4487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[13]:D,4384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[13]:Y,4384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:A,10241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:B,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:B,995934
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:CLK,9552
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:D,11417
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:EN,6901
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:Q,9552
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1ANQ:A,11704
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1ANQ:B,10209
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1ANQ:C,8050
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1ANQ:D,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1ANQ:Y,7892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[8]:A,5805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[8]:B,4552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[8]:C,8167
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[8]:D,8064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[8]:Y,4552
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:CLK,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:D,11254
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:Q,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:D,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[2]:A,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[2]:B,9012
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[2]:C,8548
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[2]:D,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_0[2]:Y,6870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:A,9563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:B,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:C,9017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:D,9875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:Y,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:D,11415
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:EN,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0[0]:A,9760
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0[0]:B,9700
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_3_0[0]:Y,9700
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:CLK,2696
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:Q,2696
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:CLK,10561
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D,9248
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:Q,10561
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:CLK,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:EN,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:Q,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[4]:A,6122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[4]:B,6067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[4]:C,3460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[4]:D,3735
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[4]:Y,3460
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPC,
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
GPIO_OUT_obuf[2]/U0/U_IOPAD:D,
GPIO_OUT_obuf[2]/U0/U_IOPAD:E,
GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,3107
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,4315
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,3107
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,4315
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[4]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[4]:B,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[4]:C,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[4]:D,9150
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[4]:Y,6870
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:A,11737
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:C,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:Y,5681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[5]:A,6053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[5]:B,5998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[5]:C,3391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[5]:D,3666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[5]:Y,3391
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:CLK,9303
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:Q,9303
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,8451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,11504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,8451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,11704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,11578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,10654
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:A,3234
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:B,995709
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCO,3013
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:CLK,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:Q,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:CLK,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:Q,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SLn,
PWM_obuf[4]/U0/U_IOPAD:D,
PWM_obuf[4]/U0/U_IOPAD:E,
PWM_obuf[4]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:CLK,3013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:Q,3013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:B,996019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1_0[0]:A,7754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1_0[0]:B,6300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1_0[0]:C,4225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1_0[0]:Y,4225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[11]:A,5790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[11]:B,4537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[11]:C,8152
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[11]:D,8049
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[11]:Y,4537
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:A,8275
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:B,8234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:Y,8234
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2_1_0:A,8501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2_1_0:B,8425
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2_1_0:C,8365
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2_1_0:Y,8365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:B,11455
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:C,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:D,11098
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCI,9808
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:S,8721
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:A,10339
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:B,5833
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:C,11753
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:D,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:Y,5833
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[14]:A,7007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[14]:B,6952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[14]:C,4345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[14]:D,4620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[14]:Y,4345
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,9152
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,9096
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,9008
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,8898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,8898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_33:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:CLK,3124
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:Q,3124
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[5]:A,6567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[5]:B,6449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[5]:C,3257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[5]:D,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[5]:Y,3123
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:A,11902
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:B,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:C,10611
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:D,10163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:Y,10163
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,3201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,4319
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,3201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_21:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:CLK,9340
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:D,11417
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:Q,9340
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5:A,10657
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5:B,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5:C,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5:D,9199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5:Y,9199
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:CLK,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:D,11249
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:Q,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[14]:A,7758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[14]:B,7640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[14]:C,4448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[14]:D,4345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[14]:Y,4345
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:A,11801
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:C,9199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:D,9373
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[1]:Y,9199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_2[6]:A,5645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_2[6]:B,9523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_2[6]:Y,5645
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:A,3166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:B,995641
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCO,3013
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:C,11494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPC,11494
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2_1[3]:A,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2_1[3]:B,8451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2_1[3]:C,8339
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2_1[3]:Y,8339
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:CO,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:FCI,2921
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,11504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:A,8157
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:B,11792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:C,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:Y,8157
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,10665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,12903
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,10665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[11]:A,7199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[11]:B,7144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[11]:C,4537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[11]:D,4812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[11]:Y,4537
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_1:A,8427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_1:B,8361
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_1:C,8259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_1:D,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_un47_baud_clock_NE_1:Y,8130
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[6]:A,5318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[6]:B,5200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[6]:C,2008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[6]:D,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[6]:Y,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:A,10275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:B,2730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCO,2603
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[7]:A,5543
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[7]:B,8150
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[7]:C,4162
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[7]:D,3211
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[7]:Y,3211
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:A,10579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:B,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:C,8234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:D,10321
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:Y,8234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_33:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_33:B,995823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_33:C,995733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_33:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_33:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_33:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[0]:A,3606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[0]:B,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[0]:C,3462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[0]:Y,3462
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[2]:A,4487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[2]:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[2]:C,6849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[2]:D,6746
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[2]:Y,3234
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:A,7938
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:B,7772
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:C,7723
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:D,7620
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:Y,7620
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[1]:A,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[1]:B,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[1]:C,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[1]:D,8728
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns_1[1]:Y,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[0]:A,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[0]:B,9406
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[0]:C,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0_m2[0]:Y,6870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[12]:A,6830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[12]:B,6775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[12]:C,4168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[12]:D,4443
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[12]:Y,4168
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,11646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,8721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,11295
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,8558
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[14]:A,5888
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[14]:B,4635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[14]:C,8250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[14]:D,8147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[14]:Y,4635
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:C,11500
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPC,11500
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:CLK,8416
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:D,10276
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:EN,5734
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:Q,8416
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:CLK,9624
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:D,10085
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:EN,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:Q,9624
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[5]:A,6197
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[5]:B,6142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[5]:C,3535
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[5]:D,3810
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[5]:Y,3535
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:B,996209
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:B,996217
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:S,996076
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:CLK,9237
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:Q,9237
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[3]:A,6153
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[3]:B,4168
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[3]:C,10616
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[3]:D,6944
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[3]:Y,4168
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:A,9427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:B,8365
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:C,10591
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:D,10422
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:Y,8365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[13]:A,5874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[13]:B,4621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[13]:C,8236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[13]:D,8133
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[13]:Y,4621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1_1:A,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1_1:B,9589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1_1:Y,9589
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:CLK,11493
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:D,11360
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:Q,11493
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:A,8602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:B,8126
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:C,6723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:D,6882
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:Y,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:A,5516
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:B,9306
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:Y,5516
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:CLK,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:Q,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_0_sqmuxa_i_o3_i_a4:A,9313
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_0_sqmuxa_i_o3_i_a4:B,10492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_0_sqmuxa_i_o3_i_a4:Y,9313
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:B,11531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:C,8626
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:D,11174
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:S,8694
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12911
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12911
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:A,10394
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:B,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:A,3115
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:B,995590
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCO,3013
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[0]:A,5856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[0]:B,5801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[0]:C,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[0]:D,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[0]:Y,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:A,11671
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:B,11784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:Y,11671
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:CLK,9384
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:Q,9384
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[5]:A,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[5]:B,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[5]:C,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[5]:D,8391
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[5]:Y,8116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[0]:A,6124
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[0]:B,6069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[0]:C,3462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[0]:D,3737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[0]:Y,3462
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2_1:A,8404
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2_1:B,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2_1:C,7858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2_1:D,8659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2_1:Y,7696
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:B,996132
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:S,995915
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:D,11417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c_1[0]:A,8626
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c_1[0]:B,8570
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c_1[0]:C,4513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c_1[0]:D,4286
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c_1[0]:Y,4286
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,8342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,8342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[13]:A,8046
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[13]:B,8190
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[13]:C,6450
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[13]:D,4384
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[13]:Y,4384
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[9]:A,7303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[9]:B,7248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[9]:C,4641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[9]:D,4916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[9]:Y,4641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[13]:A,7863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[13]:B,4674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[13]:C,4621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[13]:Y,4621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[5]:A,5785
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[5]:B,5730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[5]:C,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[5]:D,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[5]:Y,3123
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:CLK,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:Q,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:A,10750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:B,10659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:C,6530
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:D,6410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:Y,6410
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:A,11737
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:B,10539
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:C,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:Y,5681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1:A,10780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1:B,9589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1:C,10656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1:D,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_247_i_a5_1:Y,9589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,10186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[13]:A,5730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[13]:B,4487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[13]:C,8068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[13]:D,7954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[13]:Y,4487
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,8955
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,8592
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,8955
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:Y,2849
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,10640
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[11]:A,7962
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[11]:B,8106
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[11]:C,6366
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[11]:D,4300
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[11]:Y,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[2]:A,6217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[2]:B,6162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[2]:C,3555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[2]:D,3830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[2]:Y,3555
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:B,996256
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:S,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:A,3251
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:B,995726
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCO,3013
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_0:A,6723
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_0:B,6918
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_a2_0:Y,6723
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[7]:A,6655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[7]:B,6537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[7]:C,3345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[7]:D,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8[7]:Y,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:A,8072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:B,8702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:C,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:Y,7831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3[0]:A,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3[0]:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3[0]:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[3]:A,4588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[3]:B,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[3]:C,6950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[3]:D,6847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[3]:Y,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1[2]:A,6717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1[2]:B,6716
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1[2]:C,6475
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_7_1[2]:Y,6475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[2]:A,4407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[2]:B,9671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[2]:C,5646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[2]:Y,4407
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,8845
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,8609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,8845
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[7]:A,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[7]:B,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[7]:C,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[7]:D,9918
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5[7]:Y,8116
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:A,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:B,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:C,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:D,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:Y,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:CLK,9452
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:D,11360
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:Q,9452
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:B,996179
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:S,996114
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12911
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12911
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4:A,10578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4:B,10623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4:Y,10578
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,9203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:Y,3213
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:A,8050
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:B,8900
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:C,8731
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:Y,8050
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2:A,9594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2:B,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2:C,9017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2:D,9875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_2_a2:Y,6845
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:A,11894
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:B,10623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:C,10548
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:D,10391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:Y,10391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[8]:A,7214
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[8]:B,7159
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[8]:C,4552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[8]:D,4827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[8]:Y,4552
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:IPC,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,3123
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,4168
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,3123
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,4168
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,9653
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,9653
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:A,8365
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:B,6783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:C,9432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:Y,6783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:A,9050
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:B,9035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:C,4581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:D,4344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:Y,4344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_33:FCO,3064
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns[0]:A,9418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns[0]:B,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns[0]:C,10435
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns[0]:D,10318
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns[0]:Y,8051
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIVVBI[4]:A,4574
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIVVBI[4]:B,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIVVBI[4]:C,9004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIVVBI[4]:D,5516
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIVVBI[4]:Y,3192
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[7]:A,4785
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[7]:B,3532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[7]:C,7147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[7]:D,7044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[7]:Y,3532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[10]:A,5809
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[10]:B,4556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[10]:C,8171
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[10]:D,8068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[10]:Y,4556
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:B,996046
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:S,996247
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:CLK,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:D,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:Q,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:CLK,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:EN,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:Q,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0:A,8901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0:B,7911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0:C,8777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0:D,8199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0:Y,7911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2:A,5596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2:B,3856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2:C,5918
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un25_psel_0_o2:Y,3856
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_39:A,3561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_39:B,3502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_39:C,3412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_39:D,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_39:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_39:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[8]:A,7794
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[8]:B,4605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[8]:C,4552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[8]:Y,4552
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:A,3200
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:B,995675
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCO,3013
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:CLK,10435
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:D,11249
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:EN,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:Q,10435
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:C,11488
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPC,11488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2_i:A,11840
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2_i:B,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2_i:Y,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:CLK,10793
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:D,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:Q,10793
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,10660
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[0]:A,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[0]:B,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[0]:C,6809
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[0]:D,6706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[0]:Y,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:CLK,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:D,11717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:EN,6833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:Q,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[0]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[0]:B,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[0]:C,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[0]:D,9150
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[0]:Y,6870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:B,996048
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[6]:A,6611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[6]:B,6596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[6]:C,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[6]:D,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[6]:Y,1905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:CLK,10435
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:D,11249
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:EN,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:Q,10435
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_statece[1]:A,11590
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_statece[1]:B,11622
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_statece[1]:Y,11590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:CLK,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:Q,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[14]:A,7824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[14]:B,4635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[14]:C,4582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[14]:Y,4582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11753
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12911
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11753
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:Y,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[3]:A,3613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[3]:B,6638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[3]:C,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[3]:Y,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[13]:A,7336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[13]:B,7281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[13]:C,4674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[13]:D,4949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[13]:Y,4674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:CLK,10846
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:D,11417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:EN,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:Q,10846
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_0:A,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_0:B,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_0:C,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_0:D,8659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_0:Y,7696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m18:A,9355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m18:B,8380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m18:C,11642
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m18:Y,8380
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCO,2940
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a4:A,10561
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a4:B,10470
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a4:C,10425
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a4:Y,10425
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:A,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:B,11804
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:C,5762
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:D,10162
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:Y,5762
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:B,996141
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:S,996152
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:CLK,10318
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:D,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:EN,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:Q,10318
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_33:A,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_33:B,3485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_33:C,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_33:D,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_33:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_33:FCO,3064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:CLK,10318
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:D,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:EN,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:Q,10318
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_1_a2:A,9563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_1_a2:B,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_1_a2:C,8990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_1_a2:D,9875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_1_a2:Y,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:CLK,3251
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:Q,3251
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:A,7620
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:B,8897
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:C,6840
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:D,7433
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:Y,6840
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,10787
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:D,7881
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,6723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,10787
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:CLK,10570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:D,10380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:Q,10570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:B,996094
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:S,995953
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[5]:A,7860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[5]:B,7845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[5]:C,3391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[5]:D,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[5]:Y,3123
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:CLK,10753
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:D,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:Q,10753
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2[3]:A,8339
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2[3]:B,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2[3]:C,9340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2[3]:D,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_i_o2[3]:Y,8218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
PWM_obuf[5]/U0/U_IOENFF:A,
PWM_obuf[5]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:B,996256
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:Y,3213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:A,8398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:B,8342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:C,8206
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:D,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_am_1_1:Y,8053
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:CLK,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:D,5833
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:Q,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:CLK,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:D,11332
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:Q,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:A,11737
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:B,10589
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:C,5681
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:Y,5681
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:B,996038
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:Y,3213
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:CLK,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:D,7969
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:Q,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[1]:A,4628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[1]:B,3375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[1]:C,6990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[1]:D,6887
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am[1]:Y,3375
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:CLK,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:Q,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,8284
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,9199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,8284
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:B,996084
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:S,996209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[10]:A,6981
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[10]:B,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[10]:C,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[10]:D,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO_0[10]:Y,4319
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:CLK,10694
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:D,5833
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:Q,10694
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un11_psel_0_a2:A,8936
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un11_psel_0_a2:B,6870
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un11_psel_0_a2:C,10073
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un11_psel_0_a2:D,7703
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un11_psel_0_a2:Y,6870
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,3211
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,4345
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,3211
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,4345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:A,3384
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:B,996036
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:C,995946
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:D,2989
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCI,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCO,2921
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[8]:A,5858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[8]:B,4605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[8]:C,8220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[8]:D,8117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[8]:Y,4605
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:CLK,2558
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:Q,2558
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:CLK,2422
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:Q,2422
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,10660
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,1905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,4384
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,1905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,4384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:A,3022
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:B,2422
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,9096
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,8711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,9096
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,9099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,9099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2_i_m2[4]:A,9566
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2_i_m2[4]:B,9460
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2_i_m2[4]:C,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_2_i_m2[4]:Y,6870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:B,996228
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[7]:A,6163
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[7]:B,4162
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[7]:C,10626
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[7]:D,6954
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2[7]:Y,4162
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:A,3192
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:B,2592
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:A,3418
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:B,996070
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:C,995980
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCI,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCO,2921
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:CLK,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:D,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:EN,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:Q,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:B,11646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:C,8721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:D,11295
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:S,8575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:A,11801
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:B,11784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:C,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:D,10425
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:Y,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:A,10800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:B,10756
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:Y,10756
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:B,996027
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:S,996256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:A,11848
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:B,11784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:C,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:D,10386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:Y,10386
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:A,3047
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:B,995522
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCO,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:CLK,2592
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:Q,2592
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,10386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:A,10524
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:B,10441
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:C,10380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:Y,10380
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[9]:A,7830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[9]:B,4641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[9]:C,4588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[9]:Y,4588
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:B,4111
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:C,4686
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPB,4111
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPC,4686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:A,9594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:B,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:C,8990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:D,9875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:Y,6845
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK,10425
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:D,8157
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:EN,10398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:Q,10425
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns_1[0]:A,9624
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns_1[0]:B,9514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns_1[0]:C,9418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_ns_1[0]:Y,9418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:B,996057
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:Y,3213
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:A,5325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:B,4513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:C,5766
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:D,4687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:Y,4513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[2]:A,5774
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[2]:B,5915
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[2]:C,9511
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[2]:D,7919
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d_1[2]:Y,5774
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sm_un5_xmit_pulse_i_a3_i:A,11759
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sm_un5_xmit_pulse_i_a3_i:B,10398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sm_un5_xmit_pulse_i_a3_i:C,11623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sm_un5_xmit_pulse_i_a3_i:Y,10398
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:D,11360
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[5]:A,9795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[5]:B,9704
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[5]:C,5575
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[5]:D,5455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[5]:Y,5455
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:A,3316
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:B,995960
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:C,995878
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:D,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCO,2921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:CLK,2609
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:Q,2609
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:D,11343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,8365
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,9336
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,8365
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:A,3454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:C,995893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:D,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:B,996133
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:Y,3213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns_1:A,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns_1:B,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns_1:C,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns_1:D,10363
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_ns_1:Y,8130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:CLK,2473
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:Q,2473
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[10]:A,7732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[10]:B,7614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[10]:C,4422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[10]:D,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[10]:Y,4319
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:B,996067
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21:FCO,3064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:CLK,9511
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:Q,9511
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2:A,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2:B,8305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2:Y,8218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[12]:A,7830
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[12]:B,7974
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[12]:C,6234
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[12]:D,4168
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[12]:Y,4168
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:CLK,9471
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:EN,6663
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:Q,9471
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SLn,
PWM_obuf[5]/U0/U_IOPAD:D,
PWM_obuf[5]/U0/U_IOPAD:E,
PWM_obuf[5]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:CLK,2713
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:Q,2713
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:B,11645
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:C,8721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:D,11288
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:S,8592
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:A,10674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:B,8129
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:C,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_ns:Y,8053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:B,995856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[0]:A,3856
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[0]:B,4508
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[0]:C,5640
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[0]:D,3194
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[0]:Y,3194
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m3:A,9604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m3:B,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m3:C,9452
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m3:D,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m3:Y,9335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[10]:A,7798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[10]:B,4609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[10]:C,4556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[10]:Y,4556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21:B,995857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21:C,995767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_21:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:B,996113
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:S,995934
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[2]:A,5774
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[2]:B,3234
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[2]:C,9071
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[2]:D,4352
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[2]:Y,3234
GPIO_IN_ibuf[2]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[2]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[11]:A,5553
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[11]:B,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[11]:C,7915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[11]:D,7812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[11]:Y,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_15:A,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_15:B,995772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_15:C,995682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_15:D,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_15:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_15:FCO,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:A,3039
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:B,2439
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:CLK,2507
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:Q,2507
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:D,11249
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[1]:A,6617
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[1]:B,3428
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[1]:C,3375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[1]:Y,3375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:CLK,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:Q,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:A,9161
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:B,9503
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:C,8784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:D,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:Y,6602
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[8]:A,7267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[8]:B,7212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[8]:C,4605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[8]:D,4880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[8]:Y,4605
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:Y,3213
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:A,11902
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:C,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:Y,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,11784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,11784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:CLK,3030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:Q,3030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[0]:A,9700
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[0]:B,4764
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[0]:C,5300
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[0]:D,4508
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_2[0]:Y,4508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:B,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[5]:A,4788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[5]:B,3535
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[5]:C,7150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[5]:D,7047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[5]:Y,3535
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_0[2]:A,5631
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_0[2]:B,5602
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_5_0[2]:Y,5602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:A,10326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:B,2781
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_45:A,3527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_45:B,3468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_45:C,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_45:D,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_45:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_45:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:A,8793
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:B,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:C,7911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:Y,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[0]:A,10753
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[0]:B,10654
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[0]:C,7055
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[0]:D,5640
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[0]:Y,5640
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:A,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:B,10631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:C,9257
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:D,10396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:Y,9257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:CLK,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:Q,3395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[14]:A,7297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[14]:B,7242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[14]:C,4635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[14]:D,4910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[14]:Y,4635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:CLK,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:D,11249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:Q,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:CLK,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:Q,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:CLK,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:Q,3328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[9]:A,7764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[9]:B,7646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[9]:C,4454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[9]:D,4351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns[9]:Y,4351
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:A,9482
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:B,8308
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:C,10687
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:D,10569
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:Y,8308
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[1]:A,4360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[1]:B,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[1]:C,6722
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[1]:D,6619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_0[1]:Y,3107
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:CLK,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:Q,12911
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_1:A,9478
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_1:B,9430
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_1:Y,9430
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,9008
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,8721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,9008
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[1]:A,4280
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[1]:B,4449
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[1]:C,5553
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[1]:D,3107
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[1]:Y,3107
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[2]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[2]:B,6870
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[2]:C,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[2]:D,9150
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_0[2]:Y,6870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNI12CI[5]:A,4505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNI12CI[5]:B,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNI12CI[5]:C,8935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNI12CI[5]:D,5447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNI12CI[5]:Y,3123
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:A,3268
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:B,995743
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCO,3013
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:A,8461
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:B,7209
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:C,4272
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:D,1905
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:Y,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:Y,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0:A,7585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0:B,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0:C,8559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PWM_STRETCH_0_sqmuxa_0_a2_0:Y,6602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,8449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,8449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:CLK,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:Q,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:CLK,2490
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:Q,2490
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:D,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:E,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:A,9006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:B,8991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:C,4537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:D,4300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:Y,4300
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[2]:A,10793
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[2]:B,10694
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[2]:C,7089
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[2]:D,5671
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[2]:Y,5671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:CLK,10687
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:D,10276
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:EN,5734
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:Q,10687
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,8398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,8398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:B,996124
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:CLK,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:Q,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:A,8091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:B,8892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:C,6761
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:Y,6761
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:CLK,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:D,11356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:Q,3294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[3]:A,6131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[3]:B,6076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[3]:C,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[3]:D,3744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_2[3]:Y,3469
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,10441
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:D,12887
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:Q,10441
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:A,9051
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:B,9036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:C,4582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:D,4345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:Y,4345
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:A,11794
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:B,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:C,9199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:D,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO[3]:Y,9141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:D,11310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:A,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:B,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:Y,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[13]:A,5927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[13]:B,4674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[13]:C,8289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[13]:D,8186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[13]:Y,4674
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:B,996198
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:S,996095
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:CLK,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:D,9355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:Q,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3_0_a4[1]:A,11832
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3_0_a4[1]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3_0_a4[1]:Y,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,11607
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,11607
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[3]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[3]:B,10126
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[3]:C,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[3]:D,7969
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[3]:Y,7969
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:CLK,2781
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:Q,2781
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SLn,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:B,996236
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:S,996057
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:CLK,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:Q,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_bm[0]:A,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_bm[0]:B,9408
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_bm[0]:C,9305
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_bm[0]:D,8051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_bm[0]:Y,8051
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21:A,3578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21:B,3519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21:C,3429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21:D,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_0_I_21:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:A,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:B,996105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:C,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:Y,3213
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:A,11902
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:B,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:C,10611
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:D,10085
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:Y,10085
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,8305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:D,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:EN,12605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:Q,8305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[3]:A,5863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[3]:B,5808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[3]:C,3201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[3]:D,3476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[3]:Y,3201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21_FCINST1:CO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_21_FCINST1:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:CLK,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:D,11415
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:Q,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,10660
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:CLK,2730
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:EN,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:Q,2730
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:A,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:B,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:C,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[2]:Y,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:B,11588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:C,8677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:D,11231
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:S,8643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:A,9161
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:B,9513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:C,8784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:D,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:Y,6602
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:B,996133
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:S,995896
GPIO_IN_ibuf[2]/U0/U_IOINFF:A,
GPIO_IN_ibuf[2]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:A,10190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:B,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCO,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:B,995966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:C,995876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:D,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[1]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[1]:B,10126
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[1]:C,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[1]:D,7969
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_ns[1]:Y,7969
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:CLK,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:Q,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:A,3350
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:B,996002
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:C,995912
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:D,2955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCI,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCO,2921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:B,995980
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCO,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:S,996067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[5]:A,5455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[5]:B,10719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[5]:C,6697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[5]:Y,5455
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:A,3073
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:B,2473
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCO,2363
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:D,11343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,7738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,12911
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_o2[7]:A,6092
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_o2[7]:B,6075
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_o2[7]:Y,6075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:D,11469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[8]:A,7044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[8]:B,6988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[8]:C,4418
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[8]:D,4694
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[8]:Y,4418
PWM_obuf[6]/U0/U_IOOUTFF:A,
PWM_obuf[6]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:B,11550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:C,8643
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:D,11193
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCI,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCO,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:S,8677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[2]:A,4621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[2]:B,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[2]:C,6983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[2]:D,6880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO[2]:Y,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:Y,2814
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:A,7145
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:B,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:Y,7145
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:A,10721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:B,10630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:C,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:D,6381
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:Y,6381
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[4]:A,3604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[4]:B,6629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[4]:C,3460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns[4]:Y,3460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:B,996103
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:S,996190
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0:A,10606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0:B,10398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0:C,11607
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0:Y,10398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_39:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_39:B,995840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_39:C,995750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_39:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_39:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_39:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:CLK,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:D,11332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:Q,3243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:A,8036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:B,8837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:C,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:Y,7591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[3]:A,4866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[3]:B,3613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[3]:C,7228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[3]:D,7125
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[3]:Y,3613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:D,11360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:A,8068
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:B,4664
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:C,4111
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:Y,4111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_9:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_9:B,995755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_9:C,995665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_9:D,2831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_9:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_0_I_9:FCO,2814
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:A,3175
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:B,2575
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:CLK,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:D,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:EN,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:Q,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:D,11357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:CLK,2541
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:Q,2541
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:D,11388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:EN,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[0]:A,6268
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[0]:B,6213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[0]:C,3606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[0]:D,3881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[0]:Y,3606
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_15:A,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_15:B,3434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_15:C,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_15:D,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_15:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_0_I_15:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:C,995859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:D,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:A,3217
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:B,995692
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCI,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCO,3013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:CO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2_0:A,4611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2_0:B,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2_0:C,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2_0:Y,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:D,11417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:CLK,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:Q,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:Y,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:A,5543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:B,10807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:C,6779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:Y,5543
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ALn,12778
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:CLK,11684
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:EN,12782
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:Q,11684
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[13]:A,5637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[13]:B,4384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[13]:C,7999
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[13]:D,7896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[13]:Y,4384
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:A,10224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:B,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCI,2603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCO,2603
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:CLK,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:Q,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_1:A,3459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_1:B,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_1:C,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_1:D,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_0_I_1:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[10]:A,5572
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[10]:B,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[10]:C,7934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[10]:D,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_RNO[10]:Y,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:CLK,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:D,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:EN,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:Q,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[10]:A,7218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[10]:B,7163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[10]:C,4556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[10]:D,4831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_am_1_1[10]:Y,4556
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:B,996133
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:FCI,995877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:S,995877
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_a2:A,10622
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_a2:B,10505
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_a2:Y,10505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[10]:A,7271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[10]:B,7216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[10]:C,4609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[10]:D,4884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm_1_1[10]:Y,4609
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:CLK,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:EN,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:Q,3378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[4]:A,5854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[4]:B,5799
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[4]:C,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[4]:D,3467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_2[4]:Y,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:A,5525
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:B,9315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:Y,5525
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:B,995932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:C,995842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:D,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:B,996122
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCI,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCO,996000
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:S,996171
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[10]:A,7048
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[10]:B,6992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[10]:C,4422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[10]:D,4698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1_1_1[10]:Y,4422
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:CLK,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:D,11417
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:Q,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2:A,7975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2:B,8776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2:C,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2:Y,7423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2:A,9584
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2:B,8365
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2:C,9463
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2:D,9351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_o2:Y,8365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_27:A,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_27:B,3451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_27:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_27:D,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_27:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_27:FCO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:A,997565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:B,4802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:C,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:D,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:Y,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[0]:A,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[0]:B,3606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[0]:C,7221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[0]:D,7118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO[0]:Y,3606
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:B,2609
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCO,2363
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_a2:A,10568
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_a2:B,10517
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_a2:Y,10517
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[2]:A,4407
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[2]:B,4576
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[2]:C,5671
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[2]:D,3234
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[2]:Y,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:CLK,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:Q,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:D,11401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:EN,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c[0]:A,3856
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c[0]:B,4286
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c[0]:C,5910
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_c[0]:Y,3856
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1[7]:A,5537
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1[7]:B,4449
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1[7]:C,5487
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1[7]:D,5307
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1[7]:Y,4449
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:B,2626
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:B,3037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:C,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:Y,2814
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:A,3124
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:B,2524
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCI,2363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCO,2363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[4]:A,6266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[4]:B,6211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[4]:C,3604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[4]:D,3879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_ns_RNO_1[4]:Y,3604
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:A,6876
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:B,5788
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:C,6805
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:D,6646
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:Y,5788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[3]:A,5997
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[3]:B,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[3]:C,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[3]:D,3610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[3]:Y,3335
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:CLK,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:EN,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:Q,12911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:CLK,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:D,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:Q,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:A,9137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:B,9503
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:C,8784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:D,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:Y,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:CLK,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:D,11254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:EN,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:Q,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SLn,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:D,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:E,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[7]:A,6007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[7]:B,5952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[7]:C,3345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[7]:D,3620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_RNO_1[7]:Y,3345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2:A,5288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2:B,4400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2:C,4684
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2:D,5512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0_a2:Y,4400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[1]:A,4681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[1]:B,3428
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[1]:C,7043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[1]:D,6940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_bm[1]:Y,3428
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ALn,3452
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:CLK,2405
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:D,3213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:Q,2405
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21_FCINST1:CO,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_21_FCINST1:FCI,3064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[4]:A,5433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[4]:B,10697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[4]:C,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_1[4]:Y,5433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:B,995915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:C,995825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:D,2991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_45:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_45:B,995806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_45:C,995716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_45:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_45:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_0_I_45:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0_0:A,7647
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0_0:B,7781
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0_0:C,7519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0_0:D,7713
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0_0:Y,7519
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[0]:A,5734
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[0]:B,3194
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[0]:C,9031
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[0]:D,4312
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_1_d[0]:Y,3194
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:A,9234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:B,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:Y,9234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_1_0:A,9045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_1_0:B,8055
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_1_0:C,8921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_1_0:D,8283
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_1_0:Y,8055
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[7]:A,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[7]:B,10736
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[7]:C,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[7]:D,8391
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_5_1[7]:Y,8116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ALn,10446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:CLK,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:D,11253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:EN,7634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:Q,3311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCI,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCO,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[8]:A,5661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[8]:B,4418
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[8]:C,7999
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[8]:D,7885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_8_ns_1[8]:Y,4418
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ALn,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:CLK,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:D,11332
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:EN,7745
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:Q,10786
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_27:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_27:B,995789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_27:C,995699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_27:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_27:FCI,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_0_I_27:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_1:A,3209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_1:B,995730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_1:C,995648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_1:D,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_0_I_1:FCO,2814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:A,8793
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:B,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:C,7928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:Y,7884
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
PWM_obuf[3]/U0/U_IOENFF:A,
PWM_obuf[3]/U0/U_IOENFF:Y,
DEVRST_N,
GPIO_IN<0>,
GPIO_IN<1>,
GPIO_IN<2>,
RX,
SPI_0_CLK_F2M,
SPI_0_DI_F2M,
SPI_0_SS0_F2M,
GPIO_OUT<0>,
GPIO_OUT<1>,
GPIO_OUT<2>,
PWM<0>,
PWM<1>,
PWM<2>,
PWM<3>,
PWM<4>,
PWM<5>,
PWM<6>,
PWM<7>,
SPI_0_CLK_M2F,
SPI_0_DO_M2F,
SPI_0_SS0_M2F,
SPI_0_SS0_M2F_OE,
SPI_0_SS1_M2F,
SPI_0_SS2_M2F,
SPI_0_SS3_M2F,
SPI_0_SS4_M2F,
TX,
