Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: ABORT_RETRY_TIME is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: BENCHMARK_CONTAINS_MEMBAR is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIMETRACE_ENABLED is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERADDR_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERPC_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_LENGTH is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_SIZE is not set in configuration file.
Parsing command line arguments:
  g_PROCS_PER_CHIP: 1
  tracefile = little.trace
  debug start cycle = 1
  verbosity string = high
  component filter string = lS
Ruby Timing Mode
  Debug: Adding to filter: 'l' (SLICC)
  Debug: Adding to filter: 'S' (Sequencer)
Creating event queue...
Creating event queue done
Creating system...
  Processors: 1
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=128
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: MOESI_CMP_directory
compiled_at: 00:07:22, Oct 14 2014
RUBY_DEBUG: true
hostname: cs-amoeba.cs.surrey.sfu.ca
g_RANDOM_SEED: 1
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lS
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: debugname
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: false
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: true
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 4
L1_CACHE_NUM_SETS_BITS: 6
L2_CACHE_ASSOC: 8
L2_CACHE_NUM_SETS_BITS: 9
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
g_MEMORY_SIZE_BYTES: 4294967296
g_DATA_BLOCK_BYTES: 128
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: PSEDUO_LRU
g_DATA_MESSAGE_SIZE: 128
g_NUM_PROCESSORS: 1
g_NUM_L2_BANKS: 1
g_NUM_MEMORIES: 1
g_PROCS_PER_CHIP: 1
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 32
g_DATA_BLOCK_BITS: 7
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 0
g_PROCS_PER_CHIP_BITS: 0
g_NUM_L2_BANKS_BITS: 0
g_NUM_L2_BANKS_PER_CHIP_BITS: 0
g_NUM_L2_BANKS_PER_CHIP: 1
g_NUM_MEMORIES_BITS: 0
g_NUM_MEMORIES_PER_CHIP: 1
g_MEMORY_MODULE_BITS: 25
g_MEMORY_MODULE_BLOCKS: 33554432
MAP_L2BANKS_TO_LOWEST_BITS: true
L1_to_L2_MSG_LATENCY: 70
L1_to_L2_DATA_LATENCY: 70
L2_to_L1_MSG_LATENCY: 1
L2_to_L1_DATA_LATENCY: 1
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 1
MEM_to_L2_DATA_LATENCY: 1
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 158
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 16
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 32
NUMBER_OF_L2_TBES: 32
FINITE_BUFFERING: true
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 8
PROTOCOL_BUFFER_SIZE: 20
TSO: false
g_NETWORK_TOPOLOGY: HIERARCHICAL_SWITCH
g_CACHE_DESIGN: NUCA
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 6
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: false
g_DETAIL_NETWORK: false
g_NETWORK_TESTING: false
g_FLIT_SIZE: 16
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 1
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 1
BANK_BIT_0: 10
RANK_BIT_0: 13
DIMM_BIT_0: 13
BANK_QUEUE_SIZE: 32
BANK_BUSY_TIME: 35
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 7
BASIC_BUS_BUSY_TIME: 4
MEM_CTL_LATENCY: 22
REFRESH_PERIOD: 100000
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 800
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L2Cache_L2_TBEs numberPerChip: 1
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 1
Cache config: L2Cache_0_L2
  cache_associativity: 8
  num_cache_sets_bits: 9
  num_cache_sets: 512
  cache_set_size_bytes: 65536
  cache_set_size_Kbytes: 64
  cache_set_size_Mbytes: 0.0625
  cache_size_bytes: 524288
  cache_size_Kbytes: 512
  cache_size_Mbytes: 0.5

L2Cache_localDirectory numberPerChip: 1

L2Cache_triggerQueue numberPerChip: 1

L1Cache_mandatoryQueue numberPerChip: 1

L1Cache_sequencer numberPerChip: 1
sequencer: Sequencer - SC
  max_outstanding_requests: 16

L1Cache_TBEs numberPerChip: 1
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 1
Cache config: L1Cache_0_L1I
  cache_associativity: 4
  num_cache_sets_bits: 6
  num_cache_sets: 64
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 32768
  cache_size_Kbytes: 32
  cache_size_Mbytes: 0.03125

L1Cache_L1DcacheMemory numberPerChip: 1
Cache config: L1Cache_0_L1D
  cache_associativity: 4
  num_cache_sets_bits: 6
  num_cache_sets: 64
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 32768
  cache_size_Kbytes: 32
  cache_size_Mbytes: 0.03125

L1Cache_useTimerTable numberPerChip: 1

L1Cache_triggerQueue numberPerChip: 1

Directory_directory numberPerChip: 1
Memory config:
  memory_bits: 32
  memory_size_bytes: 4294967296
  memory_size_Kbytes: 4.1943e+06
  memory_size_Mbytes: 4096
  memory_size_Gbytes: 4
  module_bits: 25
  module_size_lines: 33554432
  module_size_bytes: 4294967296
  module_size_Kbytes: 4.1943e+06
  module_size_Mbytes: 4096


Network Configuration
---------------------
network: SIMPLE_NETWORK
topology: HIERARCHICAL_SWITCH

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: inactive
virtual_net_4: inactive
virtual_net_5: inactive

--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L2Cache-0 Network Latencies
  L2Cache-0 -> L1Cache-0 net_lat: 5
  L2Cache-0 -> Directory-0 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L2Cache-0 net_lat: 5
  L1Cache-0 -> Directory-0 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L1Cache-0 net_lat: 5

--- End Topology Print ---
Gpusim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
Reading trace from file 'little.trace'...
playbackTrace: 0.0666667 minutes
(1 requests read)
Real time: Oct/14/2014 00:17:54

Profiler Stats
--------------
Elapsed_time_in_seconds: 4
Elapsed_time_in_minutes: 0.0666667
Elapsed_time_in_hours: 0.00111111
Elapsed_time_in_days: 4.62963e-05

Virtual_time_in_seconds: 0.03
Virtual_time_in_minutes: 0.0005
Virtual_time_in_hours:   8.33333e-06
Virtual_time_in_days:    8.33333e-06

Ruby_current_time: 1201
Ruby_start_time: 1
Ruby_cycles: 1200

mbytes_resident: 4.83203
mbytes_total: 18.1289
resident_ratio: 0.266753

Total_misses: 0
total_misses: 0 [ 0 ]
user_misses: 0 [ 0 ]
supervisor_misses: 0 [ 0 ]

instruction_executed: 1 [ 1 ]
simics_cycles_executed: 1 [ 1 ]
cycles_per_instruction: 1200 [ 1200 ]
misses_per_thousand_instructions: 0 [ 0 ]

transactions_started: 0 [ 0 ]
transactions_ended: 0 [ 0 ]
instructions_per_transaction: 0 [ 0 ]
cycles_per_transaction: 0 [ 0 ]
misses_per_transaction: 0 [ 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 0
  L1D_cache_total_misses: 0
  L1D_cache_total_demand_misses: 0
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 0
  L1D_cache_misses_per_instruction: 0
  L1D_cache_instructions_per_misses: NaN

  L1D_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L2_cache cache stats: 
  L2_cache_total_requests: 0
  L2_cache_total_misses: 0
  L2_cache_total_demand_misses: 0
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 0
  L2_cache_misses_per_instruction: 0
  L2_cache_instructions_per_misses: NaN

  L2_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]


TBE Queries: 2
Busy TBE Counts: 0
Busy Controller Counts:
L2Cache-0:0  
L1Cache-0:0  
Directory-0:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 0 count: 2 average:     0 | standard deviation: 0 | 2 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 193 count: 1 average:   193 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
prefetch_latency_LD: [binsize: 1 max: 193 count: 1 average:   193 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
prefetch_latency_NULL: [binsize: 1 max: 193 count: 1 average:   193 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 0
system_time: 0
page_reclaims: 1674
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 48

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 0
L2_DATA_GX = 0
L1_DATA_GX = 0
L2_DATA_S = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 0
L1_DATA_F = 0
L1_DATA_PX = 0
L2_COHMSG_RCL = 0
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L1_DATA = 0
L1_COHMSG = 0
L1_COHMSG_INVACK = 0
----------------------
total_flits_messages = 0
----------------------

DATA_GX_OW = 0
DATA_PX_C = 0
DATA_PX_D = 0
DATA_GX_C = 0
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]

Network Stats
-------------

switch_0_inlinks: 1
switch_0_outlinks: 1
links_utilized_percent_switch_0: 1.26667
  links_utilized_percent_switch_0_link_0: 1.26667 bw: 10000 base_latency: 1

  outgoing_messages_switch_0_link_0_Request_Control: 1 8 [ 0 1 0 0 0 0 ] base_latency: 1
  outgoing_messages_switch_0_link_0_Response_Data: 1 136 [ 0 0 1 0 0 0 ] base_latency: 1
  outgoing_messages_switch_0_link_0_Unblock_Control: 1 8 [ 0 0 1 0 0 0 ] base_latency: 1

switch_1_inlinks: 1
switch_1_outlinks: 1
links_utilized_percent_switch_1: 0.133333
  links_utilized_percent_switch_1_link_0: 0.133333 bw: 10000 base_latency: 1

  outgoing_messages_switch_1_link_0_Request_Control: 1 8 [ 1 0 0 0 0 0 ] base_latency: 1
  outgoing_messages_switch_1_link_0_Unblock_Control: 1 8 [ 0 0 1 0 0 0 ] base_latency: 1

switch_2_inlinks: 1
switch_2_outlinks: 1
links_utilized_percent_switch_2: 1.13333
  links_utilized_percent_switch_2_link_0: 1.13333 bw: 10000 base_latency: 1

  outgoing_messages_switch_2_link_0_Response_Data: 1 136 [ 0 0 1 0 0 0 ] base_latency: 1

switch_3_inlinks: 3
switch_3_outlinks: 3
links_utilized_percent_switch_3: 0.844444
  links_utilized_percent_switch_3_link_0: 1.26667 bw: 10000 base_latency: 1
  links_utilized_percent_switch_3_link_1: 1.13333 bw: 10000 base_latency: 1
  links_utilized_percent_switch_3_link_2: 0.133333 bw: 10000 base_latency: 1

  outgoing_messages_switch_3_link_0_Request_Control: 1 8 [ 1 0 0 0 0 0 ] base_latency: 1
  outgoing_messages_switch_3_link_0_Response_Data: 1 136 [ 0 0 1 0 0 0 ] base_latency: 1
  outgoing_messages_switch_3_link_0_Unblock_Control: 1 8 [ 0 0 1 0 0 0 ] base_latency: 1
  outgoing_messages_switch_3_link_1_Response_Data: 1 136 [ 0 0 1 0 0 0 ] base_latency: 1
  outgoing_messages_switch_3_link_2_Request_Control: 1 8 [ 0 1 0 0 0 0 ] base_latency: 1
  outgoing_messages_switch_3_link_2_Unblock_Control: 1 8 [ 0 0 1 0 0 0 ] base_latency: 1


Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L2Cache ---
 - Event Counts -
L1_GETS  1
L1_GETX  0
L1_PUTO  0
L1_PUTX  0
L1_PUTS_only  0
L1_PUTS  0
Fwd_GETX  0
Fwd_GETS  0
Own_GETX  0
Inv  0
IntAck  0
ExtAck  0
All_Acks  0
Data  0
Data_Exclusive  1
L1_WBCLEANDATA  0
L1_WBDIRTYDATA  0
Writeback_Ack  0
Writeback_Nack  0
Unblock  0
Exclusive_Unblock  1
L2_Replacement  0

 - Transitions -
NP  L1_GETS  1
NP  L1_GETX  0 <-- 
NP  L1_PUTO  0 <-- 
NP  L1_PUTX  0 <-- 
NP  L1_PUTS  0 <-- 
NP  Inv  0 <-- 

I  L1_GETS  0 <-- 
I  L1_GETX  0 <-- 
I  L1_PUTO  0 <-- 
I  L1_PUTX  0 <-- 
I  L1_PUTS  0 <-- 
I  Inv  0 <-- 
I  L2_Replacement  0 <-- 

ILS  L1_GETS  0 <-- 
ILS  L1_GETX  0 <-- 
ILS  L1_PUTO  0 <-- 
ILS  L1_PUTX  0 <-- 
ILS  L1_PUTS_only  0 <-- 
ILS  L1_PUTS  0 <-- 
ILS  Inv  0 <-- 
ILS  L2_Replacement  0 <-- 

ILX  L1_GETS  0 <-- 
ILX  L1_GETX  0 <-- 
ILX  L1_PUTO  0 <-- 
ILX  L1_PUTX  0 <-- 
ILX  L1_PUTS_only  0 <-- 
ILX  L1_PUTS  0 <-- 
ILX  Fwd_GETX  0 <-- 
ILX  Fwd_GETS  0 <-- 
ILX  Inv  0 <-- 
ILX  L2_Replacement  0 <-- 

ILO  L1_GETS  0 <-- 
ILO  L1_GETX  0 <-- 
ILO  L1_PUTO  0 <-- 
ILO  L1_PUTX  0 <-- 
ILO  L1_PUTS  0 <-- 
ILO  Fwd_GETX  0 <-- 
ILO  Fwd_GETS  0 <-- 
ILO  Inv  0 <-- 
ILO  L2_Replacement  0 <-- 

ILOX  L1_GETS  0 <-- 
ILOX  L1_GETX  0 <-- 
ILOX  L1_PUTO  0 <-- 
ILOX  L1_PUTX  0 <-- 
ILOX  L1_PUTS  0 <-- 
ILOX  Fwd_GETX  0 <-- 
ILOX  Fwd_GETS  0 <-- 

ILOS  L1_GETS  0 <-- 
ILOS  L1_GETX  0 <-- 
ILOS  L1_PUTO  0 <-- 
ILOS  L1_PUTX  0 <-- 
ILOS  L1_PUTS_only  0 <-- 
ILOS  L1_PUTS  0 <-- 
ILOS  Fwd_GETX  0 <-- 
ILOS  Fwd_GETS  0 <-- 
ILOS  L2_Replacement  0 <-- 

ILOSX  L1_GETS  0 <-- 
ILOSX  L1_GETX  0 <-- 
ILOSX  L1_PUTO  0 <-- 
ILOSX  L1_PUTX  0 <-- 
ILOSX  L1_PUTS_only  0 <-- 
ILOSX  L1_PUTS  0 <-- 
ILOSX  Fwd_GETX  0 <-- 
ILOSX  Fwd_GETS  0 <-- 

S  L1_GETS  0 <-- 
S  L1_GETX  0 <-- 
S  L1_PUTX  0 <-- 
S  L1_PUTS  0 <-- 
S  Inv  0 <-- 
S  L2_Replacement  0 <-- 

O  L1_GETS  0 <-- 
O  L1_GETX  0 <-- 
O  L1_PUTX  0 <-- 
O  Fwd_GETX  0 <-- 
O  Fwd_GETS  0 <-- 
O  L2_Replacement  0 <-- 

OLS  L1_GETS  0 <-- 
OLS  L1_GETX  0 <-- 
OLS  L1_PUTX  0 <-- 
OLS  L1_PUTS_only  0 <-- 
OLS  L1_PUTS  0 <-- 
OLS  Fwd_GETX  0 <-- 
OLS  Fwd_GETS  0 <-- 
OLS  L2_Replacement  0 <-- 

OLSX  L1_GETS  0 <-- 
OLSX  L1_GETX  0 <-- 
OLSX  L1_PUTO  0 <-- 
OLSX  L1_PUTX  0 <-- 
OLSX  L1_PUTS_only  0 <-- 
OLSX  L1_PUTS  0 <-- 
OLSX  Fwd_GETX  0 <-- 
OLSX  Fwd_GETS  0 <-- 
OLSX  L2_Replacement  0 <-- 

SLS  L1_GETS  0 <-- 
SLS  L1_GETX  0 <-- 
SLS  L1_PUTX  0 <-- 
SLS  L1_PUTS_only  0 <-- 
SLS  L1_PUTS  0 <-- 
SLS  Inv  0 <-- 
SLS  L2_Replacement  0 <-- 

M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTO  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTS  0 <-- 
M  Fwd_GETX  0 <-- 
M  Fwd_GETS  0 <-- 
M  L2_Replacement  0 <-- 

IFGX  L1_GETS  0 <-- 
IFGX  L1_GETX  0 <-- 
IFGX  L1_PUTO  0 <-- 
IFGX  L1_PUTX  0 <-- 
IFGX  L1_PUTS_only  0 <-- 
IFGX  L1_PUTS  0 <-- 
IFGX  Fwd_GETX  0 <-- 
IFGX  Fwd_GETS  0 <-- 
IFGX  Inv  0 <-- 
IFGX  Data  0 <-- 
IFGX  Data_Exclusive  0 <-- 
IFGX  L2_Replacement  0 <-- 

IFGS  L1_GETS  0 <-- 
IFGS  L1_GETX  0 <-- 
IFGS  L1_PUTO  0 <-- 
IFGS  L1_PUTX  0 <-- 
IFGS  L1_PUTS_only  0 <-- 
IFGS  L1_PUTS  0 <-- 
IFGS  Fwd_GETX  0 <-- 
IFGS  Fwd_GETS  0 <-- 
IFGS  Inv  0 <-- 
IFGS  Data  0 <-- 
IFGS  Data_Exclusive  0 <-- 
IFGS  L2_Replacement  0 <-- 

ISFGS  L1_GETS  0 <-- 
ISFGS  L1_GETX  0 <-- 
ISFGS  L1_PUTO  0 <-- 
ISFGS  L1_PUTX  0 <-- 
ISFGS  L1_PUTS_only  0 <-- 
ISFGS  L1_PUTS  0 <-- 
ISFGS  Fwd_GETX  0 <-- 
ISFGS  Fwd_GETS  0 <-- 
ISFGS  Inv  0 <-- 
ISFGS  Data  0 <-- 
ISFGS  L2_Replacement  0 <-- 

IFGXX  L1_GETS  0 <-- 
IFGXX  L1_GETX  0 <-- 
IFGXX  L1_PUTO  0 <-- 
IFGXX  L1_PUTX  0 <-- 
IFGXX  L1_PUTS_only  0 <-- 
IFGXX  L1_PUTS  0 <-- 
IFGXX  Fwd_GETX  0 <-- 
IFGXX  Fwd_GETS  0 <-- 
IFGXX  Inv  0 <-- 
IFGXX  IntAck  0 <-- 
IFGXX  All_Acks  0 <-- 
IFGXX  Data_Exclusive  0 <-- 
IFGXX  L2_Replacement  0 <-- 

OFGX  L1_GETS  0 <-- 
OFGX  L1_GETX  0 <-- 
OFGX  L1_PUTO  0 <-- 
OFGX  L1_PUTX  0 <-- 
OFGX  L1_PUTS_only  0 <-- 
OFGX  L1_PUTS  0 <-- 
OFGX  Fwd_GETX  0 <-- 
OFGX  Fwd_GETS  0 <-- 
OFGX  Inv  0 <-- 
OFGX  L2_Replacement  0 <-- 

OLSF  L1_GETS  0 <-- 
OLSF  L1_GETX  0 <-- 
OLSF  L1_PUTO  0 <-- 
OLSF  L1_PUTX  0 <-- 
OLSF  L1_PUTS_only  0 <-- 
OLSF  L1_PUTS  0 <-- 
OLSF  Fwd_GETX  0 <-- 
OLSF  Fwd_GETS  0 <-- 
OLSF  Inv  0 <-- 
OLSF  IntAck  0 <-- 
OLSF  All_Acks  0 <-- 
OLSF  L2_Replacement  0 <-- 

ILOW  L1_GETS  0 <-- 
ILOW  L1_GETX  0 <-- 
ILOW  L1_PUTO  0 <-- 
ILOW  L1_PUTX  0 <-- 
ILOW  L1_PUTS_only  0 <-- 
ILOW  L1_PUTS  0 <-- 
ILOW  Fwd_GETX  0 <-- 
ILOW  Fwd_GETS  0 <-- 
ILOW  Inv  0 <-- 
ILOW  L1_WBCLEANDATA  0 <-- 
ILOW  L1_WBDIRTYDATA  0 <-- 
ILOW  Unblock  0 <-- 
ILOW  L2_Replacement  0 <-- 

ILOXW  L1_GETS  0 <-- 
ILOXW  L1_GETX  0 <-- 
ILOXW  L1_PUTO  0 <-- 
ILOXW  L1_PUTX  0 <-- 
ILOXW  L1_PUTS_only  0 <-- 
ILOXW  L1_PUTS  0 <-- 
ILOXW  Fwd_GETX  0 <-- 
ILOXW  Fwd_GETS  0 <-- 
ILOXW  Inv  0 <-- 
ILOXW  L1_WBCLEANDATA  0 <-- 
ILOXW  L1_WBDIRTYDATA  0 <-- 
ILOXW  Unblock  0 <-- 
ILOXW  L2_Replacement  0 <-- 

ILOSW  L1_GETS  0 <-- 
ILOSW  L1_GETX  0 <-- 
ILOSW  L1_PUTO  0 <-- 
ILOSW  L1_PUTX  0 <-- 
ILOSW  L1_PUTS_only  0 <-- 
ILOSW  L1_PUTS  0 <-- 
ILOSW  Fwd_GETX  0 <-- 
ILOSW  Fwd_GETS  0 <-- 
ILOSW  Inv  0 <-- 
ILOSW  L1_WBCLEANDATA  0 <-- 
ILOSW  L1_WBDIRTYDATA  0 <-- 
ILOSW  Unblock  0 <-- 
ILOSW  L2_Replacement  0 <-- 

ILOSXW  L1_GETS  0 <-- 
ILOSXW  L1_GETX  0 <-- 
ILOSXW  L1_PUTO  0 <-- 
ILOSXW  L1_PUTX  0 <-- 
ILOSXW  L1_PUTS_only  0 <-- 
ILOSXW  L1_PUTS  0 <-- 
ILOSXW  Fwd_GETX  0 <-- 
ILOSXW  Fwd_GETS  0 <-- 
ILOSXW  Inv  0 <-- 
ILOSXW  L1_WBCLEANDATA  0 <-- 
ILOSXW  L1_WBDIRTYDATA  0 <-- 
ILOSXW  Unblock  0 <-- 
ILOSXW  L2_Replacement  0 <-- 

SLSW  L1_GETS  0 <-- 
SLSW  L1_GETX  0 <-- 
SLSW  L1_PUTO  0 <-- 
SLSW  L1_PUTX  0 <-- 
SLSW  L1_PUTS_only  0 <-- 
SLSW  L1_PUTS  0 <-- 
SLSW  Fwd_GETX  0 <-- 
SLSW  Fwd_GETS  0 <-- 
SLSW  Inv  0 <-- 
SLSW  Unblock  0 <-- 
SLSW  L2_Replacement  0 <-- 

OLSW  L1_GETS  0 <-- 
OLSW  L1_GETX  0 <-- 
OLSW  L1_PUTO  0 <-- 
OLSW  L1_PUTX  0 <-- 
OLSW  L1_PUTS_only  0 <-- 
OLSW  L1_PUTS  0 <-- 
OLSW  Fwd_GETX  0 <-- 
OLSW  Fwd_GETS  0 <-- 
OLSW  Inv  0 <-- 
OLSW  Unblock  0 <-- 
OLSW  L2_Replacement  0 <-- 

ILSW  L1_GETS  0 <-- 
ILSW  L1_GETX  0 <-- 
ILSW  L1_PUTO  0 <-- 
ILSW  L1_PUTX  0 <-- 
ILSW  L1_PUTS_only  0 <-- 
ILSW  L1_PUTS  0 <-- 
ILSW  Fwd_GETX  0 <-- 
ILSW  Fwd_GETS  0 <-- 
ILSW  Inv  0 <-- 
ILSW  L1_WBCLEANDATA  0 <-- 
ILSW  Unblock  0 <-- 
ILSW  L2_Replacement  0 <-- 

IW  L1_GETS  0 <-- 
IW  L1_GETX  0 <-- 
IW  L1_PUTO  0 <-- 
IW  L1_PUTX  0 <-- 
IW  L1_PUTS_only  0 <-- 
IW  L1_PUTS  0 <-- 
IW  Fwd_GETX  0 <-- 
IW  Fwd_GETS  0 <-- 
IW  Inv  0 <-- 
IW  L1_WBCLEANDATA  0 <-- 
IW  L2_Replacement  0 <-- 

OW  L1_GETS  0 <-- 
OW  L1_GETX  0 <-- 
OW  L1_PUTO  0 <-- 
OW  L1_PUTX  0 <-- 
OW  L1_PUTS_only  0 <-- 
OW  L1_PUTS  0 <-- 
OW  Fwd_GETX  0 <-- 
OW  Fwd_GETS  0 <-- 
OW  Inv  0 <-- 
OW  Unblock  0 <-- 
OW  L2_Replacement  0 <-- 

SW  L1_GETS  0 <-- 
SW  L1_GETX  0 <-- 
SW  L1_PUTO  0 <-- 
SW  L1_PUTX  0 <-- 
SW  L1_PUTS_only  0 <-- 
SW  L1_PUTS  0 <-- 
SW  Fwd_GETX  0 <-- 
SW  Fwd_GETS  0 <-- 
SW  Inv  0 <-- 
SW  Unblock  0 <-- 
SW  L2_Replacement  0 <-- 

OXW  L1_GETS  0 <-- 
OXW  L1_GETX  0 <-- 
OXW  L1_PUTO  0 <-- 
OXW  L1_PUTX  0 <-- 
OXW  L1_PUTS_only  0 <-- 
OXW  L1_PUTS  0 <-- 
OXW  Fwd_GETX  0 <-- 
OXW  Fwd_GETS  0 <-- 
OXW  Inv  0 <-- 
OXW  Unblock  0 <-- 
OXW  L2_Replacement  0 <-- 

OLSXW  L1_GETS  0 <-- 
OLSXW  L1_GETX  0 <-- 
OLSXW  L1_PUTO  0 <-- 
OLSXW  L1_PUTX  0 <-- 
OLSXW  L1_PUTS_only  0 <-- 
OLSXW  L1_PUTS  0 <-- 
OLSXW  Fwd_GETX  0 <-- 
OLSXW  Fwd_GETS  0 <-- 
OLSXW  Inv  0 <-- 
OLSXW  Unblock  0 <-- 
OLSXW  L2_Replacement  0 <-- 

ILXW  L1_GETS  0 <-- 
ILXW  L1_GETX  0 <-- 
ILXW  L1_PUTO  0 <-- 
ILXW  L1_PUTX  0 <-- 
ILXW  L1_PUTS_only  0 <-- 
ILXW  L1_PUTS  0 <-- 
ILXW  Fwd_GETX  0 <-- 
ILXW  Fwd_GETS  0 <-- 
ILXW  Inv  0 <-- 
ILXW  L1_WBCLEANDATA  0 <-- 
ILXW  L1_WBDIRTYDATA  0 <-- 
ILXW  Unblock  0 <-- 
ILXW  L2_Replacement  0 <-- 

IFLS  L1_GETS  0 <-- 
IFLS  L1_GETX  0 <-- 
IFLS  L1_PUTO  0 <-- 
IFLS  L1_PUTX  0 <-- 
IFLS  L1_PUTS_only  0 <-- 
IFLS  L1_PUTS  0 <-- 
IFLS  Fwd_GETX  0 <-- 
IFLS  Fwd_GETS  0 <-- 
IFLS  Inv  0 <-- 
IFLS  Unblock  0 <-- 
IFLS  L2_Replacement  0 <-- 

IFLO  L1_GETS  0 <-- 
IFLO  L1_GETX  0 <-- 
IFLO  L1_PUTO  0 <-- 
IFLO  L1_PUTX  0 <-- 
IFLO  L1_PUTS_only  0 <-- 
IFLO  L1_PUTS  0 <-- 
IFLO  Fwd_GETX  0 <-- 
IFLO  Fwd_GETS  0 <-- 
IFLO  Inv  0 <-- 
IFLO  Unblock  0 <-- 
IFLO  L2_Replacement  0 <-- 

IFLOX  L1_GETS  0 <-- 
IFLOX  L1_GETX  0 <-- 
IFLOX  L1_PUTO  0 <-- 
IFLOX  L1_PUTX  0 <-- 
IFLOX  L1_PUTS_only  0 <-- 
IFLOX  L1_PUTS  0 <-- 
IFLOX  Fwd_GETX  0 <-- 
IFLOX  Fwd_GETS  0 <-- 
IFLOX  Inv  0 <-- 
IFLOX  Unblock  0 <-- 
IFLOX  Exclusive_Unblock  0 <-- 
IFLOX  L2_Replacement  0 <-- 

IFLOXX  L1_GETS  0 <-- 
IFLOXX  L1_GETX  0 <-- 
IFLOXX  L1_PUTO  0 <-- 
IFLOXX  L1_PUTX  0 <-- 
IFLOXX  L1_PUTS_only  0 <-- 
IFLOXX  L1_PUTS  0 <-- 
IFLOXX  Fwd_GETX  0 <-- 
IFLOXX  Fwd_GETS  0 <-- 
IFLOXX  Inv  0 <-- 
IFLOXX  Unblock  0 <-- 
IFLOXX  Exclusive_Unblock  0 <-- 
IFLOXX  L2_Replacement  0 <-- 

IFLOSX  L1_GETS  0 <-- 
IFLOSX  L1_GETX  0 <-- 
IFLOSX  L1_PUTO  0 <-- 
IFLOSX  L1_PUTX  0 <-- 
IFLOSX  L1_PUTS_only  0 <-- 
IFLOSX  L1_PUTS  0 <-- 
IFLOSX  Fwd_GETX  0 <-- 
IFLOSX  Fwd_GETS  0 <-- 
IFLOSX  Inv  0 <-- 
IFLOSX  Unblock  0 <-- 
IFLOSX  Exclusive_Unblock  0 <-- 
IFLOSX  L2_Replacement  0 <-- 

IFLXO  L1_GETS  0 <-- 
IFLXO  L1_GETX  0 <-- 
IFLXO  L1_PUTO  0 <-- 
IFLXO  L1_PUTX  0 <-- 
IFLXO  L1_PUTS_only  0 <-- 
IFLXO  L1_PUTS  0 <-- 
IFLXO  Fwd_GETX  0 <-- 
IFLXO  Fwd_GETS  0 <-- 
IFLXO  Inv  0 <-- 
IFLXO  Exclusive_Unblock  0 <-- 
IFLXO  L2_Replacement  0 <-- 

IGS  L1_GETS  0 <-- 
IGS  L1_GETX  0 <-- 
IGS  L1_PUTO  0 <-- 
IGS  L1_PUTX  0 <-- 
IGS  L1_PUTS_only  0 <-- 
IGS  L1_PUTS  0 <-- 
IGS  Inv  0 <-- 
IGS  Data  0 <-- 
IGS  Data_Exclusive  1
IGS  Unblock  0 <-- 
IGS  Exclusive_Unblock  1
IGS  L2_Replacement  0 <-- 

IGM  L1_GETS  0 <-- 
IGM  L1_GETX  0 <-- 
IGM  L1_PUTO  0 <-- 
IGM  L1_PUTX  0 <-- 
IGM  L1_PUTS_only  0 <-- 
IGM  L1_PUTS  0 <-- 
IGM  Inv  0 <-- 
IGM  ExtAck  0 <-- 
IGM  Data  0 <-- 
IGM  Data_Exclusive  0 <-- 
IGM  L2_Replacement  0 <-- 

IGMLS  L1_GETS  0 <-- 
IGMLS  L1_GETX  0 <-- 
IGMLS  L1_PUTO  0 <-- 
IGMLS  L1_PUTX  0 <-- 
IGMLS  L1_PUTS_only  0 <-- 
IGMLS  L1_PUTS  0 <-- 
IGMLS  Inv  0 <-- 
IGMLS  IntAck  0 <-- 
IGMLS  ExtAck  0 <-- 
IGMLS  All_Acks  0 <-- 
IGMLS  Data  0 <-- 
IGMLS  Data_Exclusive  0 <-- 
IGMLS  L2_Replacement  0 <-- 

IGMO  L1_GETS  0 <-- 
IGMO  L1_GETX  0 <-- 
IGMO  L1_PUTO  0 <-- 
IGMO  L1_PUTX  0 <-- 
IGMO  L1_PUTS_only  0 <-- 
IGMO  L1_PUTS  0 <-- 
IGMO  Fwd_GETX  0 <-- 
IGMO  Fwd_GETS  0 <-- 
IGMO  Own_GETX  0 <-- 
IGMO  ExtAck  0 <-- 
IGMO  All_Acks  0 <-- 
IGMO  Exclusive_Unblock  0 <-- 
IGMO  L2_Replacement  0 <-- 

IGMIO  L1_GETS  0 <-- 
IGMIO  L1_GETX  0 <-- 
IGMIO  L1_PUTO  0 <-- 
IGMIO  L1_PUTX  0 <-- 
IGMIO  L1_PUTS_only  0 <-- 
IGMIO  L1_PUTS  0 <-- 
IGMIO  Fwd_GETX  0 <-- 
IGMIO  Fwd_GETS  0 <-- 
IGMIO  Own_GETX  0 <-- 
IGMIO  ExtAck  0 <-- 
IGMIO  All_Acks  0 <-- 

OGMIO  L1_GETS  0 <-- 
OGMIO  L1_GETX  0 <-- 
OGMIO  L1_PUTO  0 <-- 
OGMIO  L1_PUTX  0 <-- 
OGMIO  L1_PUTS_only  0 <-- 
OGMIO  L1_PUTS  0 <-- 
OGMIO  Fwd_GETX  0 <-- 
OGMIO  Fwd_GETS  0 <-- 
OGMIO  Own_GETX  0 <-- 
OGMIO  ExtAck  0 <-- 
OGMIO  All_Acks  0 <-- 

IGMIOF  L1_GETS  0 <-- 
IGMIOF  L1_GETX  0 <-- 
IGMIOF  L1_PUTO  0 <-- 
IGMIOF  L1_PUTX  0 <-- 
IGMIOF  L1_PUTS_only  0 <-- 
IGMIOF  L1_PUTS  0 <-- 
IGMIOF  IntAck  0 <-- 
IGMIOF  All_Acks  0 <-- 
IGMIOF  Data_Exclusive  0 <-- 

IGMIOFS  L1_GETS  0 <-- 
IGMIOFS  L1_GETX  0 <-- 
IGMIOFS  L1_PUTO  0 <-- 
IGMIOFS  L1_PUTX  0 <-- 
IGMIOFS  L1_PUTS_only  0 <-- 
IGMIOFS  L1_PUTS  0 <-- 
IGMIOFS  Fwd_GETX  0 <-- 
IGMIOFS  Fwd_GETS  0 <-- 
IGMIOFS  Inv  0 <-- 
IGMIOFS  Data  0 <-- 
IGMIOFS  L2_Replacement  0 <-- 

OGMIOF  L1_GETS  0 <-- 
OGMIOF  L1_GETX  0 <-- 
OGMIOF  L1_PUTO  0 <-- 
OGMIOF  L1_PUTX  0 <-- 
OGMIOF  L1_PUTS_only  0 <-- 
OGMIOF  L1_PUTS  0 <-- 
OGMIOF  IntAck  0 <-- 
OGMIOF  All_Acks  0 <-- 

II  L1_GETS  0 <-- 
II  L1_GETX  0 <-- 
II  L1_PUTO  0 <-- 
II  L1_PUTX  0 <-- 
II  L1_PUTS_only  0 <-- 
II  L1_PUTS  0 <-- 
II  IntAck  0 <-- 
II  All_Acks  0 <-- 

MM  L1_GETS  0 <-- 
MM  L1_GETX  0 <-- 
MM  L1_PUTO  0 <-- 
MM  L1_PUTX  0 <-- 
MM  L1_PUTS_only  0 <-- 
MM  L1_PUTS  0 <-- 
MM  Fwd_GETX  0 <-- 
MM  Fwd_GETS  0 <-- 
MM  Inv  0 <-- 
MM  Exclusive_Unblock  0 <-- 
MM  L2_Replacement  0 <-- 

SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_PUTO  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTS_only  0 <-- 
SS  L1_PUTS  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 
SS  Unblock  0 <-- 
SS  L2_Replacement  0 <-- 

OO  L1_GETS  0 <-- 
OO  L1_GETX  0 <-- 
OO  L1_PUTO  0 <-- 
OO  L1_PUTX  0 <-- 
OO  L1_PUTS_only  0 <-- 
OO  L1_PUTS  0 <-- 
OO  Fwd_GETX  0 <-- 
OO  Fwd_GETS  0 <-- 
OO  Inv  0 <-- 
OO  Unblock  0 <-- 
OO  Exclusive_Unblock  0 <-- 
OO  L2_Replacement  0 <-- 

OLSS  L1_GETS  0 <-- 
OLSS  L1_GETX  0 <-- 
OLSS  L1_PUTO  0 <-- 
OLSS  L1_PUTX  0 <-- 
OLSS  L1_PUTS_only  0 <-- 
OLSS  L1_PUTS  0 <-- 
OLSS  Fwd_GETX  0 <-- 
OLSS  Fwd_GETS  0 <-- 
OLSS  Inv  0 <-- 
OLSS  Unblock  0 <-- 
OLSS  L2_Replacement  0 <-- 

OLSXS  L1_GETS  0 <-- 
OLSXS  L1_GETX  0 <-- 
OLSXS  L1_PUTO  0 <-- 
OLSXS  L1_PUTX  0 <-- 
OLSXS  L1_PUTS_only  0 <-- 
OLSXS  L1_PUTS  0 <-- 
OLSXS  Fwd_GETX  0 <-- 
OLSXS  Fwd_GETS  0 <-- 
OLSXS  Inv  0 <-- 
OLSXS  Unblock  0 <-- 
OLSXS  L2_Replacement  0 <-- 

SLSS  L1_GETS  0 <-- 
SLSS  L1_GETX  0 <-- 
SLSS  L1_PUTO  0 <-- 
SLSS  L1_PUTX  0 <-- 
SLSS  L1_PUTS_only  0 <-- 
SLSS  L1_PUTS  0 <-- 
SLSS  Fwd_GETX  0 <-- 
SLSS  Fwd_GETS  0 <-- 
SLSS  Inv  0 <-- 
SLSS  Unblock  0 <-- 
SLSS  L2_Replacement  0 <-- 

OI  L1_GETS  0 <-- 
OI  L1_GETX  0 <-- 
OI  L1_PUTO  0 <-- 
OI  L1_PUTX  0 <-- 
OI  L1_PUTS_only  0 <-- 
OI  L1_PUTS  0 <-- 
OI  Fwd_GETX  0 <-- 
OI  Fwd_GETS  0 <-- 
OI  Writeback_Ack  0 <-- 
OI  Writeback_Nack  0 <-- 
OI  L2_Replacement  0 <-- 

MI  L1_GETS  0 <-- 
MI  L1_GETX  0 <-- 
MI  L1_PUTO  0 <-- 
MI  L1_PUTX  0 <-- 
MI  L1_PUTS_only  0 <-- 
MI  L1_PUTS  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Writeback_Ack  0 <-- 
MI  L2_Replacement  0 <-- 

MII  L1_GETS  0 <-- 
MII  L1_GETX  0 <-- 
MII  L1_PUTO  0 <-- 
MII  L1_PUTX  0 <-- 
MII  L1_PUTS_only  0 <-- 
MII  L1_PUTS  0 <-- 
MII  Writeback_Ack  0 <-- 
MII  Writeback_Nack  0 <-- 
MII  L2_Replacement  0 <-- 

OLSI  L1_GETS  0 <-- 
OLSI  L1_GETX  0 <-- 
OLSI  L1_PUTO  0 <-- 
OLSI  L1_PUTX  0 <-- 
OLSI  L1_PUTS_only  0 <-- 
OLSI  L1_PUTS  0 <-- 
OLSI  Fwd_GETX  0 <-- 
OLSI  Fwd_GETS  0 <-- 
OLSI  Writeback_Ack  0 <-- 
OLSI  L2_Replacement  0 <-- 

ILSI  L1_GETS  0 <-- 
ILSI  L1_GETX  0 <-- 
ILSI  L1_PUTO  0 <-- 
ILSI  L1_PUTX  0 <-- 
ILSI  L1_PUTS_only  0 <-- 
ILSI  L1_PUTS  0 <-- 
ILSI  IntAck  0 <-- 
ILSI  All_Acks  0 <-- 
ILSI  Writeback_Ack  0 <-- 
ILSI  L2_Replacement  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  1
Ifetch  0
Store  0
L1_Replacement  0
Own_GETX  0
Fwd_GETX  0
Fwd_GETS  0
Inv  0
Ack  0
Data  0
Exclusive_Data  1
Writeback_Ack  0
Writeback_Ack_Data  0
Writeback_Nack  0
All_acks  0
Use_Timeout  1

 - Transitions -
I  Load  1
I  Ifetch  0 <-- 
I  Store  0 <-- 
I  L1_Replacement  0 <-- 
I  Inv  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  L1_Replacement  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

O  Load  0 <-- 
O  Ifetch  0 <-- 
O  Store  0 <-- 
O  L1_Replacement  0 <-- 
O  Fwd_GETX  0 <-- 
O  Fwd_GETS  0 <-- 

M  Load  0 <-- 
M  Ifetch  0 <-- 
M  Store  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  0 <-- 
M  Fwd_GETS  0 <-- 

M_W  Load  0 <-- 
M_W  Ifetch  0 <-- 
M_W  Store  0 <-- 
M_W  L1_Replacement  0 <-- 
M_W  Own_GETX  0 <-- 
M_W  Fwd_GETX  0 <-- 
M_W  Fwd_GETS  0 <-- 
M_W  Inv  0 <-- 
M_W  Use_Timeout  1

MM  Load  0 <-- 
MM  Ifetch  0 <-- 
MM  Store  0 <-- 
MM  L1_Replacement  0 <-- 
MM  Fwd_GETX  0 <-- 
MM  Fwd_GETS  0 <-- 

MM_W  Load  0 <-- 
MM_W  Ifetch  0 <-- 
MM_W  Store  0 <-- 
MM_W  L1_Replacement  0 <-- 
MM_W  Own_GETX  0 <-- 
MM_W  Fwd_GETX  0 <-- 
MM_W  Fwd_GETS  0 <-- 
MM_W  Inv  0 <-- 
MM_W  Use_Timeout  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Inv  0 <-- 
IM  Ack  0 <-- 
IM  Data  0 <-- 
IM  Exclusive_Data  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Fwd_GETS  0 <-- 
SM  Inv  0 <-- 
SM  Ack  0 <-- 
SM  Data  0 <-- 
SM  Exclusive_Data  0 <-- 

OM  Load  0 <-- 
OM  Ifetch  0 <-- 
OM  Store  0 <-- 
OM  L1_Replacement  0 <-- 
OM  Own_GETX  0 <-- 
OM  Fwd_GETX  0 <-- 
OM  Fwd_GETS  0 <-- 
OM  Ack  0 <-- 
OM  All_acks  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Inv  0 <-- 
IS  Data  0 <-- 
IS  Exclusive_Data  1

SI  Load  0 <-- 
SI  Ifetch  0 <-- 
SI  Store  0 <-- 
SI  L1_Replacement  0 <-- 
SI  Fwd_GETS  0 <-- 
SI  Inv  0 <-- 
SI  Writeback_Ack  0 <-- 
SI  Writeback_Ack_Data  0 <-- 
SI  Writeback_Nack  0 <-- 

OI  Load  0 <-- 
OI  Ifetch  0 <-- 
OI  Store  0 <-- 
OI  L1_Replacement  0 <-- 
OI  Fwd_GETX  0 <-- 
OI  Fwd_GETS  0 <-- 
OI  Writeback_Ack  0 <-- 
OI  Writeback_Ack_Data  0 <-- 
OI  Writeback_Nack  0 <-- 

MI  Load  0 <-- 
MI  Ifetch  0 <-- 
MI  Store  0 <-- 
MI  L1_Replacement  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Writeback_Ack  0 <-- 
MI  Writeback_Ack_Data  0 <-- 
MI  Writeback_Nack  0 <-- 

II  Load  0 <-- 
II  Ifetch  0 <-- 
II  Store  0 <-- 
II  L1_Replacement  0 <-- 
II  Inv  0 <-- 
II  Writeback_Ack  0 <-- 
II  Writeback_Ack_Data  0 <-- 
II  Writeback_Nack  0 <-- 

 --- Directory ---
 - Event Counts -
GETX  0
GETS  1
PUTX  0
PUTO  0
PUTO_SHARERS  0
Unblock  0
Last_Unblock  0
Exclusive_Unblock  1
Clean_Writeback  0
Dirty_Writeback  0

 - Transitions -
I  GETX  0 <-- 
I  GETS  1
I  PUTX  0 <-- 
I  PUTO  0 <-- 

S  GETX  0 <-- 
S  GETS  0 <-- 
S  PUTX  0 <-- 
S  PUTO  0 <-- 

O  GETX  0 <-- 
O  GETS  0 <-- 
O  PUTX  0 <-- 
O  PUTO  0 <-- 
O  PUTO_SHARERS  0 <-- 

M  GETX  0 <-- 
M  GETS  0 <-- 
M  PUTX  0 <-- 
M  PUTO  0 <-- 
M  PUTO_SHARERS  0 <-- 

IS  GETX  0 <-- 
IS  GETS  0 <-- 
IS  PUTX  0 <-- 
IS  PUTO  0 <-- 
IS  PUTO_SHARERS  0 <-- 
IS  Unblock  0 <-- 
IS  Exclusive_Unblock  1

SS  GETX  0 <-- 
SS  GETS  0 <-- 
SS  PUTX  0 <-- 
SS  PUTO  0 <-- 
SS  PUTO_SHARERS  0 <-- 
SS  Unblock  0 <-- 
SS  Last_Unblock  0 <-- 

OO  GETX  0 <-- 
OO  GETS  0 <-- 
OO  PUTX  0 <-- 
OO  PUTO  0 <-- 
OO  PUTO_SHARERS  0 <-- 
OO  Unblock  0 <-- 
OO  Last_Unblock  0 <-- 

MO  GETX  0 <-- 
MO  GETS  0 <-- 
MO  PUTX  0 <-- 
MO  PUTO  0 <-- 
MO  PUTO_SHARERS  0 <-- 
MO  Unblock  0 <-- 
MO  Exclusive_Unblock  0 <-- 

MM  GETX  0 <-- 
MM  GETS  0 <-- 
MM  PUTX  0 <-- 
MM  PUTO  0 <-- 
MM  PUTO_SHARERS  0 <-- 
MM  Exclusive_Unblock  0 <-- 

MI  GETX  0 <-- 
MI  GETS  0 <-- 
MI  PUTX  0 <-- 
MI  PUTO  0 <-- 
MI  PUTO_SHARERS  0 <-- 
MI  Unblock  0 <-- 
MI  Clean_Writeback  0 <-- 
MI  Dirty_Writeback  0 <-- 

MIS  GETX  0 <-- 
MIS  GETS  0 <-- 
MIS  PUTX  0 <-- 
MIS  PUTO  0 <-- 
MIS  PUTO_SHARERS  0 <-- 
MIS  Unblock  0 <-- 
MIS  Clean_Writeback  0 <-- 
MIS  Dirty_Writeback  0 <-- 

OS  GETX  0 <-- 
OS  GETS  0 <-- 
OS  PUTX  0 <-- 
OS  PUTO  0 <-- 
OS  PUTO_SHARERS  0 <-- 
OS  Unblock  0 <-- 
OS  Clean_Writeback  0 <-- 
OS  Dirty_Writeback  0 <-- 

OSS  GETX  0 <-- 
OSS  GETS  0 <-- 
OSS  PUTX  0 <-- 
OSS  PUTO  0 <-- 
OSS  PUTO_SHARERS  0 <-- 
OSS  Unblock  0 <-- 
OSS  Clean_Writeback  0 <-- 
OSS  Dirty_Writeback  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, GlobalRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, L2Cache, GlobalRequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, L1Cache, foo] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, goo] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, Directory, foo1] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 0, Directory, goo1] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, forwardFromDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
