###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:37:54 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin FIFO/RD/rempty_reg/CK 
Endpoint:   FIFO/RD/rempty_reg/SN        (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: RSTSYNC2/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.154
  Arrival Time                  0.192
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |           | 0.100 |       |   0.000 |   -0.038 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.038 | 
     | RSTSYNC2/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M | 0.022 | 0.146 |   0.146 |    0.108 | 
     | U7_mux2X1/U1              | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.192 |    0.154 | 
     | FIFO/RD/rempty_reg        | SN ^        | SDFFSQX1M | 0.017 | 0.000 |   0.192 |    0.154 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                      |             |               |       |       |  Time   |   Time   | 
     |----------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29 | Y ^         |               | 0.100 |       |   0.000 |    0.038 | 
     | clock_divider_TX     | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.038 | 
     | U4_mux2X1/U1         | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |    0.038 | 
     | FIFO/RD/rempty_reg   | CK ^        | SDFFSQX1M     | 0.100 | 0.000 |   0.000 |    0.038 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin clock_divider_TX/flag_reg/CK 
Endpoint:   clock_divider_TX/flag_reg/SI   (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: clock_divider_TX/div_clk_reg/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.144
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.103 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.103 | 
     | clock_divider_TX/div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.144 |   0.144 |    0.041 | 
     | clock_divider_TX/flag_reg    | SI ^        | SDFFRQX2M | 0.022 | 0.000 |   0.144 |    0.041 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.103 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.103 | 
     | clock_divider_TX/flag_reg | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin clock_divider_RX/flag_reg/CK 
Endpoint:   clock_divider_RX/flag_reg/SI   (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: clock_divider_RX/div_clk_reg/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.144
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.103 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.103 | 
     | clock_divider_RX/div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.144 |   0.144 |    0.041 | 
     | clock_divider_RX/flag_reg    | SI ^        | SDFFRQX2M | 0.022 | 0.000 |   0.144 |    0.041 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.103 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.103 | 
     | clock_divider_RX/flag_reg | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RX/DUT1/\current_state_reg[0] /CK 
Endpoint:   RX/DUT1/\current_state_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RSTSYNC2/\sync_reg_reg[1] /Q      (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.105 | 
     | U1_mux2X1/U1                  | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.105 | 
     | RSTSYNC2/\sync_reg_reg[1]     | CK ^ -> Q ^ | SDFFRQX1M | 0.022 | 0.146 |   0.146 |    0.041 | 
     | RX/DUT1/\current_state_reg[0] | SI ^        | SDFFRQX2M | 0.022 | 0.000 |   0.146 |    0.041 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.100 |       |   0.000 |    0.105 | 
     | U3_mux2X1/U1                  | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.105 | 
     | RX/DUT1/\current_state_reg[0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.105 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.153
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |   -0.105 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.105 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |   -0.105 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.034 | 0.153 |   0.153 |    0.048 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.034 | 0.000 |   0.153 |    0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |    0.105 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.105 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |    0.105 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.100 | 0.000 |   0.000 |    0.105 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[2][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.153
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |   -0.105 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.105 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |   -0.105 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.153 |   0.153 |    0.048 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.153 |    0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |    0.105 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.105 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |    0.105 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.100 | 0.000 |   0.000 |    0.105 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.153
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.100 |       |   0.000 |   -0.105 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.105 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.153 |   0.153 |    0.048 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M | 0.035 | 0.000 |   0.153 |    0.048 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.105 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.105 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.105 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][0] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[1] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.156
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.108 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.108 | 
     | FIFO/WR/\wptr_reg[1]              | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.156 |   0.156 |    0.047 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M | 0.038 | 0.000 |   0.156 |    0.048 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.108 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.108 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[1] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.156
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.108 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.108 | 
     | FIFO/RD/\rptr_reg[1]              | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.156 |   0.156 |    0.047 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M | 0.038 | 0.000 |   0.156 |    0.048 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.108 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.108 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.156
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.100 |       |   0.000 |   -0.109 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.109 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.156 |   0.156 |    0.047 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M | 0.039 | 0.000 |   0.156 |    0.048 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.109 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.109 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[2][0] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[2][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[2] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.156
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.109 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.109 | 
     | FIFO/WR/\wptr_reg[2]              | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.156 |   0.156 |    0.048 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M | 0.039 | 0.000 |   0.156 |    0.048 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.109 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.109 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.157
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.100 |       |   0.000 |   -0.109 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.109 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.157 |   0.157 |    0.047 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M | 0.039 | 0.000 |   0.157 |    0.048 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.109 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.109 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin RSTSYNC1/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[1] /D (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RSTSYNC1/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.154
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.100 |       |   0.000 |   -0.110 | 
     | U0_mux2X1/U1              | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.110 | 
     | RSTSYNC1/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.154 |   0.154 |    0.044 | 
     | RSTSYNC1/\sync_reg_reg[1] | D ^         | SDFFRQX1M | 0.035 | 0.000 |   0.154 |    0.044 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.110 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.110 | 
     | RSTSYNC1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.100 | 0.000 |   0.000 |    0.110 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.157
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.100 |       |   0.000 |   -0.110 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.110 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.157 |   0.157 |    0.047 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M | 0.040 | 0.000 |   0.157 |    0.047 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.110 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.110 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[13] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[13] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.157
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M                 | ECK ^       |           | 0.100 |       |   0.000 |   -0.110 | 
     | CLK_GATE                                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.110 | 
     | ALU/\ALU_OUT_reg[13]                    | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.157 |   0.157 |    0.047 | 
     | U_system_control/\store_ALU_OUT_reg[13] | D ^         | SDFFRQX2M | 0.040 | 0.000 |   0.157 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.110 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.110 | 
     | U_system_control/\store_ALU_OUT_reg[13] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[0][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.158
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |   -0.110 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.110 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |   -0.110 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.041 | 0.158 |   0.158 |    0.047 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.041 | 0.000 |   0.158 |    0.047 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |    0.110 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.110 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |    0.110 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.100 | 0.000 |   0.000 |    0.110 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[3][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.158
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |   -0.110 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.110 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |   -0.110 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.041 | 0.158 |   0.158 |    0.047 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.041 | 0.000 |   0.158 |    0.047 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | clock_divider_TX/U29              | Y ^         |               | 0.100 |       |   0.000 |    0.110 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.110 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.000 |   0.000 |    0.110 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.100 | 0.000 |   0.000 |    0.110 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[0][0] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[0][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[0] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.112 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.112 | 
     | FIFO/WR/\wptr_reg[0]              | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.159 |   0.159 |    0.047 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M | 0.042 | 0.000 |   0.159 |    0.047 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.112 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.112 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[12] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[12] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M                 | ECK ^       |           | 0.100 |       |   0.000 |   -0.112 | 
     | CLK_GATE                                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.112 | 
     | ALU/\ALU_OUT_reg[12]                    | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.159 |   0.159 |    0.047 | 
     | U_system_control/\store_ALU_OUT_reg[12] | D ^         | SDFFRQX2M | 0.042 | 0.000 |   0.159 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.112 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.112 | 
     | U_system_control/\store_ALU_OUT_reg[12] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[0] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.112 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.112 | 
     | FIFO/RD/\rptr_reg[0]              | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.047 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.047 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.112 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.112 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[10] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[10] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M                 | ECK ^       |           | 0.100 |       |   0.000 |   -0.112 | 
     | CLK_GATE                                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.112 | 
     | ALU/\ALU_OUT_reg[10]                    | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.047 | 
     | U_system_control/\store_ALU_OUT_reg[10] | D ^         | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.112 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.112 | 
     | U_system_control/\store_ALU_OUT_reg[10] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[11] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[11] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M                 | ECK ^       |           | 0.100 |       |   0.000 |   -0.112 | 
     | CLK_GATE                                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.112 | 
     | ALU/\ALU_OUT_reg[11]                    | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.047 | 
     | U_system_control/\store_ALU_OUT_reg[11] | D ^         | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.112 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.112 | 
     | U_system_control/\store_ALU_OUT_reg[11] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[1][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.034 | 0.153 |   0.153 |    0.041 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M | 0.034 | 0.000 |   0.153 |    0.041 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[2][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[2][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.153 |   0.153 |    0.041 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.153 |    0.041 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[2][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.153 |   0.153 |    0.041 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.153 |    0.041 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin FIFO/RD/rempty_reg/CK 
Endpoint:   FIFO/RD/rempty_reg/SI       (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/RD/\r_binary_reg[3] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.053
  Arrival Time                  0.167
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | U4_mux2X1/U1             | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | FIFO/RD/\r_binary_reg[3] | CK ^ -> Q ^ | SDFFRQX2M | 0.054 | 0.167 |   0.167 |    0.053 | 
     | FIFO/RD/rempty_reg       | SI ^        | SDFFSQX1M | 0.054 | 0.000 |   0.167 |    0.053 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | U4_mux2X1/U1       | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | FIFO/RD/rempty_reg | CK ^       | SDFFSQX1M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[9] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[9] /D (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q                    (^) triggered by  leading 
edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.160
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M                | ECK ^       |           | 0.100 |       |   0.000 |   -0.113 | 
     | CLK_GATE                               | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.113 | 
     | ALU/\ALU_OUT_reg[9]                    | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.160 |   0.160 |    0.047 | 
     | U_system_control/\store_ALU_OUT_reg[9] | D ^         | SDFFRQX2M | 0.045 | 0.000 |   0.160 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.113 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | U_system_control/\store_ALU_OUT_reg[9] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Data_sync/\sync_reg_reg[1] /CK 
Endpoint:   Data_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: Data_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.161
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | REF_CLK ^   |           | 0.100 |       |   0.000 |   -0.113 | 
     | U0_mux2X1/U1               | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | Data_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.160 |   0.160 |    0.047 | 
     | Data_sync/\sync_reg_reg[1] | D ^         | SDFFRQX2M | 0.045 | 0.000 |   0.161 |    0.047 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.113 | 
     | U0_mux2X1/U1               | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | Data_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[3] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.161
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.114 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.114 | 
     | FIFO/RD/\rptr_reg[3]              | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.161 |   0.161 |    0.047 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M | 0.045 | 0.000 |   0.161 |    0.047 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.114 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.114 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[2] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.161
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.114 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.114 | 
     | FIFO/RD/\rptr_reg[2]              | CK ^ -> Q ^ | SDFFRQX2M | 0.046 | 0.161 |   0.161 |    0.047 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M | 0.046 | 0.000 |   0.161 |    0.047 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.114 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.114 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin RSTSYNC2/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC2/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RSTSYNC2/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.158
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |           | 0.100 |       |   0.000 |   -0.115 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.115 | 
     | RSTSYNC2/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.158 |   0.158 |    0.043 | 
     | RSTSYNC2/\sync_reg_reg[1] | D ^         | SDFFRQX1M | 0.042 | 0.000 |   0.158 |    0.043 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |           | 0.100 |       |   0.000 |    0.115 | 
     | U1_mux2X1/U1              | A ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.115 | 
     | RSTSYNC2/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.100 | 0.000 |   0.000 |    0.115 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin FIFO/RD/\rptr_reg[2] /CK 
Endpoint:   FIFO/RD/\rptr_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/RD/\rptr_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.115 | 
     | U4_mux2X1/U1         | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.115 | 
     | FIFO/RD/\rptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.156 |   0.156 |    0.040 | 
     | FIFO/RD/\rptr_reg[2] | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.156 |    0.040 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.100 |       |   0.000 |    0.115 | 
     | U4_mux2X1/U1         | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.115 | 
     | FIFO/RD/\rptr_reg[2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.115 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin FIFO/WR/\wptr_reg[2] /CK 
Endpoint:   FIFO/WR/\wptr_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/WR/\wptr_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.115 | 
     | U0_mux2X1/U1         | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.115 | 
     | FIFO/WR/\wptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.156 |   0.156 |    0.040 | 
     | FIFO/WR/\wptr_reg[2] | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.156 |    0.040 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.100 |       |   0.000 |    0.115 | 
     | U0_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.115 | 
     | FIFO/WR/\wptr_reg[2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.115 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |   -0.116 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.116 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.156 |   0.156 |    0.040 | 
     | ALU/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.156 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |    0.116 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.116 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.116 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[1][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.116 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.116 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.156 |   0.156 |    0.040 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.156 |    0.040 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.116 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.116 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin FIFO/WR/\wptr_reg[3] /CK 
Endpoint:   FIFO/WR/\wptr_reg[3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/WR/\wptr_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.116 | 
     | U0_mux2X1/U1         | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.116 | 
     | FIFO/WR/\wptr_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.156 |   0.156 |    0.040 | 
     | FIFO/WR/\wptr_reg[3] | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.156 |    0.040 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.100 |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.116 | 
     | FIFO/WR/\wptr_reg[3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.116 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.157
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |   -0.116 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.116 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.157 |   0.157 |    0.040 | 
     | ALU/\ALU_OUT_reg[2]     | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.157 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |    0.116 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.116 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.116 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[0][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.157
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.157 |   0.157 |    0.040 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.157 |    0.040 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[3][0] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[3][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[3] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.163
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | FIFO/WR/\wptr_reg[3]              | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.163 |   0.163 |    0.047 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M | 0.049 | 0.000 |   0.163 |    0.047 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[14] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[14] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.163
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M                 | ECK ^       |           | 0.100 |       |   0.000 |   -0.117 | 
     | CLK_GATE                                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.117 | 
     | ALU/\ALU_OUT_reg[14]                    | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.163 |   0.163 |    0.047 | 
     | U_system_control/\store_ALU_OUT_reg[14] | D ^         | SDFFRQX2M | 0.049 | 0.000 |   0.163 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |           | 0.100 |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | U_system_control/\store_ALU_OUT_reg[14] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin RSTSYNC1/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RSTSYNC1/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.154
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | RSTSYNC1/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.154 |   0.154 |    0.037 | 
     | RSTSYNC1/\sync_reg_reg[1] | SI ^        | SDFFRQX1M | 0.035 | 0.000 |   0.154 |    0.037 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | RSTSYNC1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[3][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.157
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.157 |   0.157 |    0.040 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M | 0.040 | 0.000 |   0.157 |    0.040 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.157
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |   -0.117 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.117 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.157 |   0.157 |    0.040 | 
     | ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M | 0.040 | 0.000 |   0.157 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |    0.117 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.117 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[0][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[0][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.158
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.158 |   0.158 |    0.040 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.158 |    0.040 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[3][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[3][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.158
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.158 |   0.158 |    0.040 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.158 |    0.040 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[11] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[11] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U_system_control/\store_ALU_OUT_reg[10] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.158
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | U_system_control/\store_ALU_OUT_reg[10] | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.158 |   0.158 |    0.040 | 
     | U_system_control/\store_ALU_OUT_reg[11] | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.158 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | U_system_control/\store_ALU_OUT_reg[11] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Data_sync/enable_pulse_reg/CK 
Endpoint:   Data_sync/enable_pulse_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Data_sync/enable_flop_reg/Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.118 | 
     | U0_mux2X1/U1               | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.118 | 
     | Data_sync/enable_flop_reg  | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.158 |   0.158 |    0.040 | 
     | Data_sync/enable_pulse_reg | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.159 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |           | 0.100 |       |   0.000 |    0.118 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.118 | 
     | Data_sync/enable_pulse_reg | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[14] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[14] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U_system_control/\store_ALU_OUT_reg[13] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.119 | 
     | U_system_control/\store_ALU_OUT_reg[13] | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.159 |   0.159 |    0.040 | 
     | U_system_control/\store_ALU_OUT_reg[14] | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.159 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |           | 0.100 |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.119 | 
     | U_system_control/\store_ALU_OUT_reg[14] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.119 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin FIFO/WR/\wptr_reg[1] /CK 
Endpoint:   FIFO/WR/\wptr_reg[1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/WR/\wptr_reg[0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1         | B ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   -0.119 | 
     | FIFO/WR/\wptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.159 |   0.159 |    0.040 | 
     | FIFO/WR/\wptr_reg[1] | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.159 |    0.040 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.100 |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |    0.119 | 
     | FIFO/WR/\wptr_reg[1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.119 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |   -0.119 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.119 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.159 |   0.159 |    0.040 | 
     | ALU/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.159 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |    0.119 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.119 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.119 | 
     +----------------------------------------------------------------------------------------+ 

