
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001d6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000024a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800060  00800060  0000024a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000024a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000027c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000050  00000000  00000000  000002b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000069e  00000000  00000000  00000308  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000055a  00000000  00000000  000009a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000003e5  00000000  00000000  00000f00  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000a4  00000000  00000000  000012e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003ca  00000000  00000000  0000138c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000102  00000000  00000000  00001756  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000040  00000000  00000000  00001858  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	1d c0       	rjmp	.+58     	; 0x3e <__bad_interrupt>
   4:	1c c0       	rjmp	.+56     	; 0x3e <__bad_interrupt>
   6:	1b c0       	rjmp	.+54     	; 0x3e <__bad_interrupt>
   8:	1a c0       	rjmp	.+52     	; 0x3e <__bad_interrupt>
   a:	19 c0       	rjmp	.+50     	; 0x3e <__bad_interrupt>
   c:	18 c0       	rjmp	.+48     	; 0x3e <__bad_interrupt>
   e:	17 c0       	rjmp	.+46     	; 0x3e <__bad_interrupt>
  10:	16 c0       	rjmp	.+44     	; 0x3e <__bad_interrupt>
  12:	15 c0       	rjmp	.+42     	; 0x3e <__bad_interrupt>
  14:	6a c0       	rjmp	.+212    	; 0xea <__vector_10>
  16:	13 c0       	rjmp	.+38     	; 0x3e <__bad_interrupt>
  18:	12 c0       	rjmp	.+36     	; 0x3e <__bad_interrupt>
  1a:	11 c0       	rjmp	.+34     	; 0x3e <__bad_interrupt>
  1c:	7d c0       	rjmp	.+250    	; 0x118 <__vector_14>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d2 e0       	ldi	r29, 0x02	; 2
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_clear_bss>:
  2a:	20 e0       	ldi	r18, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	01 c0       	rjmp	.+2      	; 0x34 <.do_clear_bss_start>

00000032 <.do_clear_bss_loop>:
  32:	1d 92       	st	X+, r1

00000034 <.do_clear_bss_start>:
  34:	a3 36       	cpi	r26, 0x63	; 99
  36:	b2 07       	cpc	r27, r18
  38:	e1 f7       	brne	.-8      	; 0x32 <.do_clear_bss_loop>
  3a:	c1 d0       	rcall	.+386    	; 0x1be <main>
  3c:	ca c0       	rjmp	.+404    	; 0x1d2 <_exit>

0000003e <__bad_interrupt>:
  3e:	e0 cf       	rjmp	.-64     	; 0x0 <__vectors>

00000040 <attiny_timer_init>:
	//note that frec_scl = fclk/2 => frec_scl = 100KHz , fclk = 200KHz


	//Select the "compare match" mode
	
	TCCR0A &= ~(0x01 << 0); //write 0 to WGM00
  40:	8a b5       	in	r24, 0x2a	; 42
  42:	8e 7f       	andi	r24, 0xFE	; 254
  44:	8a bd       	out	0x2a, r24	; 42
	TCCR0A |= (0x01 << 1);  //write 1 to WGM01
  46:	8a b5       	in	r24, 0x2a	; 42
  48:	82 60       	ori	r24, 0x02	; 2
  4a:	8a bd       	out	0x2a, r24	; 42
	TCCR0B &= ~(0x01 << 3); //write 0 to WGM02
  4c:	83 b7       	in	r24, 0x33	; 51
  4e:	87 7f       	andi	r24, 0xF7	; 247
  50:	83 bf       	out	0x33, r24	; 51

	//set the TOP value for the counter
	OCR0A = 0x27;
  52:	87 e2       	ldi	r24, 0x27	; 39
  54:	89 bd       	out	0x29, r24	; 41
	//OCR0A = 0x05;

	//set the prescaler to 1
	TCCR0B = 0x01;
  56:	81 e0       	ldi	r24, 0x01	; 1
  58:	83 bf       	out	0x33, r24	; 51

	//set the count to 0
	TCNT0 = 0x00;
  5a:	12 be       	out	0x32, r1	; 50

	//habilita TIMER0 COMPA interrupt
	TIMSK |= (1 << OCIE0A);
  5c:	89 b7       	in	r24, 0x39	; 57
  5e:	80 61       	ori	r24, 0x10	; 16
  60:	89 bf       	out	0x39, r24	; 57
  62:	08 95       	ret

00000064 <attiny_i2c_init>:
Para liberar:  DDRB = 0 (entrada) y PORTB = 0 (la línea se va a alto)
Para conducir: DDRB = 1 (salida)  y PORTB = 0 (la línea se va a bajo)
*/

  //Free SDA and SCL lines
  DDRB &= ~(0x01<<SDA);
  64:	87 b3       	in	r24, 0x17	; 23
  66:	8e 7f       	andi	r24, 0xFE	; 254
  68:	87 bb       	out	0x17, r24	; 23
  DDRB &= ~(0x01<<SCL);
  6a:	87 b3       	in	r24, 0x17	; 23
  6c:	8b 7f       	andi	r24, 0xFB	; 251
  6e:	87 bb       	out	0x17, r24	; 23
  //Write a 0 to release the lines (lines HIGH)
  //SDA High
  PORTB &= ~(0x01<<SDA);
  70:	88 b3       	in	r24, 0x18	; 24
  72:	8e 7f       	andi	r24, 0xFE	; 254
  74:	88 bb       	out	0x18, r24	; 24
  //SCL High
  PORTB &= ~(0x01<<SCL);
  76:	88 b3       	in	r24, 0x18	; 24
  78:	8b 7f       	andi	r24, 0xFB	; 251
  7a:	88 bb       	out	0x18, r24	; 24
  b5-4: Wire Mode (10 = Two Wire)
  b3-2: Clock Source Select (01 = Timer 0 (config del timer) | 00 = Software clock strobe (USICLK))
  b1: Clock Strobe (1 = Software clock strobe (USICLK))
  b0: 0
  */
  USICR = 0x68; 
  7c:	88 e6       	ldi	r24, 0x68	; 104
  7e:	8d b9       	out	0x0d, r24	; 13
  80:	08 95       	ret

00000082 <attiny_i2c_tx>:
	uint8_t i2c_data = 0x78; //0xC4; //(0x62<<1) | 0x00;


	
	//Free SDA and SCL lines
	DDRB &= ~(0x01<<SDA);
  82:	87 b3       	in	r24, 0x17	; 23
  84:	8e 7f       	andi	r24, 0xFE	; 254
  86:	87 bb       	out	0x17, r24	; 23
	DDRB &= ~(0x01<<SCL);
  88:	87 b3       	in	r24, 0x17	; 23
  8a:	8b 7f       	andi	r24, 0xFB	; 251
  8c:	87 bb       	out	0x17, r24	; 23
	//Write a 0 to release the lines (lines HIGH)
	//SDA High
	PORTB &= ~(0x01<<SDA);
  8e:	88 b3       	in	r24, 0x18	; 24
  90:	8e 7f       	andi	r24, 0xFE	; 254
  92:	88 bb       	out	0x18, r24	; 24
	//SCL High
	PORTB &= ~(0x01<<SCL);
  94:	88 b3       	in	r24, 0x18	; 24
  96:	8b 7f       	andi	r24, 0xFB	; 251
  98:	88 bb       	out	0x18, r24	; 24

	
	//generate start condition: SDA low, SCL High
	DDRB |= (1<<SDA); //SDA as Output
  9a:	87 b3       	in	r24, 0x17	; 23
  9c:	81 60       	ori	r24, 0x01	; 1
  9e:	87 bb       	out	0x17, r24	; 23
	PORTB &= ~(0x01<<SDA);   //SDA Low
  a0:	88 b3       	in	r24, 0x18	; 24
  a2:	8e 7f       	andi	r24, 0xFE	; 254
  a4:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  a6:	8d e0       	ldi	r24, 0x0D	; 13
  a8:	8a 95       	dec	r24
  aa:	f1 f7       	brne	.-4      	; 0xa8 <attiny_i2c_tx+0x26>
  ac:	00 00       	nop
	TWI_DELAY();
	DDRB |= (0x01 << SCL); //set SCL as output so it can toogle
  ae:	87 b3       	in	r24, 0x17	; 23
  b0:	84 60       	ori	r24, 0x04	; 4
  b2:	87 bb       	out	0x17, r24	; 23
  b4:	8d e0       	ldi	r24, 0x0D	; 13
  b6:	8a 95       	dec	r24
  b8:	f1 f7       	brne	.-4      	; 0xb6 <attiny_i2c_tx+0x34>
  ba:	00 00       	nop
	TWI_DELAY();

	// Free SDA so the USI takes control of the line
	//DDRB &= ~(1<<SDA);
	PORTB |= (0x01<<SDA);
  bc:	88 b3       	in	r24, 0x18	; 24
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	88 bb       	out	0x18, r24	; 24

	//set the address to be tx
	USIDR = i2c_data;
  c2:	88 e7       	ldi	r24, 0x78	; 120
  c4:	8f b9       	out	0x0f, r24	; 15

	//clean flag counter OV and restart counter to start transmission
	USISR = (1 << USISIF) | (1 << USIOIF) | (0x00 << USICNT3);
  c6:	80 ec       	ldi	r24, 0xC0	; 192
  c8:	8e b9       	out	0x0e, r24	; 14

	usi_state = usi_start;
  ca:	81 e0       	ldi	r24, 0x01	; 1
  cc:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <usi_state>
  d0:	08 95       	ret

000000d2 <attiny_init>:
	Attiny Init
*/
void attiny_init()
{
	  //init Timer 0
	  attiny_timer_init();
  d2:	b6 df       	rcall	.-148    	; 0x40 <attiny_timer_init>
	  //init USI 
	  attiny_i2c_init();
  d4:	c7 df       	rcall	.-114    	; 0x64 <attiny_i2c_init>

	  // enable interrupts 
	  sei();
  d6:	78 94       	sei


	  //initialize usi STATE
	  usi_state = usi_idle;
  d8:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <usi_state>


	  //Test LED
	  DDRB |= (0x01<<LED); //LED as Out
  dc:	87 b3       	in	r24, 0x17	; 23
  de:	80 61       	ori	r24, 0x10	; 16
  e0:	87 bb       	out	0x17, r24	; 23
	  PORTB&=~(0x01<<LED); //LED off
  e2:	88 b3       	in	r24, 0x18	; 24
  e4:	8f 7e       	andi	r24, 0xEF	; 239
  e6:	88 bb       	out	0x18, r24	; 24
  e8:	08 95       	ret

000000ea <__vector_10>:
}

//ISRs
ISR(TIMER0_COMPA_vect)
{
  ea:	1f 92       	push	r1
  ec:	0f 92       	push	r0
  ee:	0f b6       	in	r0, 0x3f	; 63
  f0:	0f 92       	push	r0
  f2:	11 24       	eor	r1, r1
  f4:	8f 93       	push	r24
	//  USICR |= (1<<USITC);
	
	//clean the interrupt flag ()
	TIFR |= (1<<OCF0A);
  f6:	88 b7       	in	r24, 0x38	; 56
  f8:	80 61       	ori	r24, 0x10	; 16
  fa:	88 bf       	out	0x38, r24	; 56
	
	if(usi_state!=usi_idle)
  fc:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <usi_state>
 100:	88 23       	and	r24, r24
 102:	19 f0       	breq	.+6      	; 0x10a <__vector_10+0x20>
	{
		
		USICR |= (1<<USITC);   // un tick del USI
 104:	8d b1       	in	r24, 0x0d	; 13
 106:	81 60       	ori	r24, 0x01	; 1
 108:	8d b9       	out	0x0d, r24	; 13
	}

	//set the count to 0
	TCNT0 = 0x00;
 10a:	12 be       	out	0x32, r1	; 50
}
 10c:	8f 91       	pop	r24
 10e:	0f 90       	pop	r0
 110:	0f be       	out	0x3f, r0	; 63
 112:	0f 90       	pop	r0
 114:	1f 90       	pop	r1
 116:	18 95       	reti

00000118 <__vector_14>:

ISR(USI_OVF_vect)
{
 118:	1f 92       	push	r1
 11a:	0f 92       	push	r0
 11c:	0f b6       	in	r0, 0x3f	; 63
 11e:	0f 92       	push	r0
 120:	11 24       	eor	r1, r1
 122:	8f 93       	push	r24
	//do something
	//PORTB|=(0x01<<LED); //LED on
	usi_status = USISR;
 124:	8e b1       	in	r24, 0x0e	; 14
 126:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <usi_status>

	
	//USI counter OVF
	if(((usi_status&0x40)>>6)==1)
 12a:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <usi_status>
 12e:	86 ff       	sbrs	r24, 6
 130:	02 c0       	rjmp	.+4      	; 0x136 <__vector_14+0x1e>
	{
		//clean USI counter OVF flag
		USISR = (1 << USIOIF);
 132:	80 e4       	ldi	r24, 0x40	; 64
 134:	8e b9       	out	0x0e, r24	; 14

	}


	switch (usi_state)
 136:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <usi_state>
 13a:	82 30       	cpi	r24, 0x02	; 2
 13c:	99 f1       	breq	.+102    	; 0x1a4 <__vector_14+0x8c>
 13e:	28 f4       	brcc	.+10     	; 0x14a <__vector_14+0x32>
 140:	88 23       	and	r24, r24
 142:	41 f0       	breq	.+16     	; 0x154 <__vector_14+0x3c>
 144:	81 30       	cpi	r24, 0x01	; 1
 146:	49 f0       	breq	.+18     	; 0x15a <__vector_14+0x42>
 148:	32 c0       	rjmp	.+100    	; 0x1ae <__vector_14+0x96>
 14a:	85 30       	cpi	r24, 0x05	; 5
 14c:	71 f1       	breq	.+92     	; 0x1aa <__vector_14+0x92>
 14e:	86 30       	cpi	r24, 0x06	; 6
 150:	91 f0       	breq	.+36     	; 0x176 <__vector_14+0x5e>
 152:	2d c0       	rjmp	.+90     	; 0x1ae <__vector_14+0x96>
	{

		case usi_idle:
		usi_state = usi_idle;
 154:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <usi_state>
		break;
 158:	2c c0       	rjmp	.+88     	; 0x1b2 <__vector_14+0x9a>
		case usi_start:
		
		//we sent the start and address, now we prepare to read de ACK
		
		USISR = (USISR&0xF0)|(0x0E); //set the counter at 14, to read 1 bit of ack
 15a:	8e b1       	in	r24, 0x0e	; 14
 15c:	80 7f       	andi	r24, 0xF0	; 240
 15e:	8e 60       	ori	r24, 0x0E	; 14
 160:	8e b9       	out	0x0e, r24	; 14
		DDRB&=~(0x01<<SDA); //set SDA as input...
 162:	87 b3       	in	r24, 0x17	; 23
 164:	8e 7f       	andi	r24, 0xFE	; 254
 166:	87 bb       	out	0x17, r24	; 23
		PORTB&=~(0x01<<SDA); //an release the line
 168:	88 b3       	in	r24, 0x18	; 24
 16a:	8e 7f       	andi	r24, 0xFE	; 254
 16c:	88 bb       	out	0x18, r24	; 24

		usi_state = usi_read_ack;
 16e:	86 e0       	ldi	r24, 0x06	; 6
 170:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <usi_state>
		

		break;
 174:	1e c0       	rjmp	.+60     	; 0x1b2 <__vector_14+0x9a>

		case usi_read_ack:
		if(!(USIDR&0x01))
 176:	78 99       	sbic	0x0f, 0	; 15
 178:	11 c0       	rjmp	.+34     	; 0x19c <__vector_14+0x84>
		{
			LED_ON;
 17a:	88 b3       	in	r24, 0x18	; 24
 17c:	80 61       	ori	r24, 0x10	; 16
 17e:	88 bb       	out	0x18, r24	; 24
			//ACK
			//prepare to send next byte
			DDRB |= (1<<SDA); //SDA as Output
 180:	87 b3       	in	r24, 0x17	; 23
 182:	81 60       	ori	r24, 0x01	; 1
 184:	87 bb       	out	0x17, r24	; 23
			// Free SDA so the USI takes control of the line
			//DDRB &= ~(1<<SDA);
			PORTB |= (0x01<<SDA);
 186:	88 b3       	in	r24, 0x18	; 24
 188:	81 60       	ori	r24, 0x01	; 1
 18a:	88 bb       	out	0x18, r24	; 24

			//set counter to original value

			USIDR = 0xBA;
 18c:	8a eb       	ldi	r24, 0xBA	; 186
 18e:	8f b9       	out	0x0f, r24	; 15
			USISR = (1 << USISIF) | (1 << USIOIF) | (0x00 << USICNT3);
 190:	80 ec       	ldi	r24, 0xC0	; 192
 192:	8e b9       	out	0x0e, r24	; 14
			usi_state = usi_address_sent;
 194:	82 e0       	ldi	r24, 0x02	; 2
 196:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <usi_state>
 19a:	0b c0       	rjmp	.+22     	; 0x1b2 <__vector_14+0x9a>
		}
		else
		{
			//NACK
			usi_state = usi_nack_start;
 19c:	85 e0       	ldi	r24, 0x05	; 5
 19e:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <usi_state>
 1a2:	07 c0       	rjmp	.+14     	; 0x1b2 <__vector_14+0x9a>
		}


		break;
		case usi_address_sent:
		usi_state = usi_idle;
 1a4:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <usi_state>
		break;
 1a8:	04 c0       	rjmp	.+8      	; 0x1b2 <__vector_14+0x9a>
		case usi_nack_start:
		usi_state = usi_idle;
 1aa:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <usi_state>
		default:
		usi_state = usi_idle;
 1ae:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <usi_state>
	}




}
 1b2:	8f 91       	pop	r24
 1b4:	0f 90       	pop	r0
 1b6:	0f be       	out	0x3f, r0	; 63
 1b8:	0f 90       	pop	r0
 1ba:	1f 90       	pop	r1
 1bc:	18 95       	reti

000001be <main>:


int main(void)
{
	//Init ATtiny
	attiny_init();
 1be:	89 df       	rcall	.-238    	; 0xd2 <attiny_init>
	
    /* Replace with your application code */
    while (1) 
    {
		if (a==0)
 1c0:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 1c4:	81 11       	cpse	r24, r1
 1c6:	fc cf       	rjmp	.-8      	; 0x1c0 <main+0x2>
		{
			attiny_i2c_tx();
 1c8:	5c df       	rcall	.-328    	; 0x82 <attiny_i2c_tx>
			a=1;
 1ca:	81 e0       	ldi	r24, 0x01	; 1
 1cc:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
 1d0:	f7 cf       	rjmp	.-18     	; 0x1c0 <main+0x2>

000001d2 <_exit>:
 1d2:	f8 94       	cli

000001d4 <__stop_program>:
 1d4:	ff cf       	rjmp	.-2      	; 0x1d4 <__stop_program>
