--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml BH_com.twx BH_com.ncd -o BH_com.twr BH_com.pcf -ucf
BPC3003-Papilio_One-general.ucf

Design file:              BH_com.ncd
Physical constraint file: BH_com.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3226344 paths analyzed, 20747 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.389ns.
--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X1Y6.ADDRA13), 605397 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_5 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      22.389ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_5 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.YQ      Tcko                  0.587   ppu_linecnt<4>
                                                       ppu_linecnt_5
    SLICE_X55Y54.F2      net (fanout=5)        1.015   ppu_linecnt<5>
    SLICE_X55Y54.COUT    Topcyf                1.162   vram_1_addra_sub0000<5>
                                                       ppu_linecnt<5>_rt
                                                       Msub_vram_1_addra_sub0000_cy<5>
                                                       Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.COUT    Tbyp                  0.118   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.Y        Topy                  1.641   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_cy<10>
                                                       Madd_vram_1_addra_add0000_xor<11>
    SLICE_X53Y4.F2       net (fanout=1)        0.428   vram_1_addra_add0000<11>
    SLICE_X53Y4.Y        Topy                  1.641   vram_1_addra_addsub0002<8>
                                                       vram_1_addra_not0005<8>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_cy<8>
                                                       Madd_vram_1_addra_addsub0002_xor<9>
    SLICE_X54Y7.F2       net (fanout=1)        0.398   vram_1_addra_addsub0002<9>
    SLICE_X54Y7.X        Tilo                  0.759   vram_1_addra_mux0000<9>
                                                       vram_1_addra_mux0000<9>1
    MULT18X18_X1Y2.A9    net (fanout=1)        1.537   vram_1_addra_mux0000<9>
    MULT18X18_X1Y2.P9    Tmult                 4.525   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y33.G3      net (fanout=1)        1.169   Mmult_vram_1_addra_mult0001_P_to_Adder_A_9
    SLICE_X55Y33.Y       Topgy                 1.231   vram_1_addra<8>
                                                       Madd_vram_1_addra_lut<9>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X1Y6.ADDRA13  net (fanout=1)        1.548   vram_1_addra<9>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     22.389ns (12.910ns logic, 9.479ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_7 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      22.248ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_7 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.YQ      Tcko                  0.587   ppu_linecnt<6>
                                                       ppu_linecnt_7
    SLICE_X55Y55.F4      net (fanout=5)        0.992   ppu_linecnt<7>
    SLICE_X55Y55.COUT    Topcyf                1.162   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_lut<7>_INV_0
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.Y        Topy                  1.641   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_cy<10>
                                                       Madd_vram_1_addra_add0000_xor<11>
    SLICE_X53Y4.F2       net (fanout=1)        0.428   vram_1_addra_add0000<11>
    SLICE_X53Y4.Y        Topy                  1.641   vram_1_addra_addsub0002<8>
                                                       vram_1_addra_not0005<8>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_cy<8>
                                                       Madd_vram_1_addra_addsub0002_xor<9>
    SLICE_X54Y7.F2       net (fanout=1)        0.398   vram_1_addra_addsub0002<9>
    SLICE_X54Y7.X        Tilo                  0.759   vram_1_addra_mux0000<9>
                                                       vram_1_addra_mux0000<9>1
    MULT18X18_X1Y2.A9    net (fanout=1)        1.537   vram_1_addra_mux0000<9>
    MULT18X18_X1Y2.P9    Tmult                 4.525   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y33.G3      net (fanout=1)        1.169   Mmult_vram_1_addra_mult0001_P_to_Adder_A_9
    SLICE_X55Y33.Y       Topgy                 1.231   vram_1_addra<8>
                                                       Madd_vram_1_addra_lut<9>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X1Y6.ADDRA13  net (fanout=1)        1.548   vram_1_addra<9>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     22.248ns (12.792ns logic, 9.456ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_6 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      21.973ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_6 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.XQ      Tcko                  0.591   ppu_linecnt<6>
                                                       ppu_linecnt_6
    SLICE_X55Y54.G4      net (fanout=5)        0.756   ppu_linecnt<6>
    SLICE_X55Y54.COUT    Topcyg                1.001   vram_1_addra_sub0000<5>
                                                       Msub_vram_1_addra_sub0000_lut<6>_INV_0
                                                       Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.COUT    Tbyp                  0.118   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.Y        Topy                  1.641   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_cy<10>
                                                       Madd_vram_1_addra_add0000_xor<11>
    SLICE_X53Y4.F2       net (fanout=1)        0.428   vram_1_addra_add0000<11>
    SLICE_X53Y4.Y        Topy                  1.641   vram_1_addra_addsub0002<8>
                                                       vram_1_addra_not0005<8>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_cy<8>
                                                       Madd_vram_1_addra_addsub0002_xor<9>
    SLICE_X54Y7.F2       net (fanout=1)        0.398   vram_1_addra_addsub0002<9>
    SLICE_X54Y7.X        Tilo                  0.759   vram_1_addra_mux0000<9>
                                                       vram_1_addra_mux0000<9>1
    MULT18X18_X1Y2.A9    net (fanout=1)        1.537   vram_1_addra_mux0000<9>
    MULT18X18_X1Y2.P9    Tmult                 4.525   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y33.G3      net (fanout=1)        1.169   Mmult_vram_1_addra_mult0001_P_to_Adder_A_9
    SLICE_X55Y33.Y       Topgy                 1.231   vram_1_addra<8>
                                                       Madd_vram_1_addra_lut<9>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X1Y6.ADDRA13  net (fanout=1)        1.548   vram_1_addra<9>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     21.973ns (12.753ns logic, 9.220ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X1Y6.ADDRA11), 443496 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_5 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      21.719ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_5 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.YQ      Tcko                  0.587   ppu_linecnt<4>
                                                       ppu_linecnt_5
    SLICE_X55Y54.F2      net (fanout=5)        1.015   ppu_linecnt<5>
    SLICE_X55Y54.COUT    Topcyf                1.162   vram_1_addra_sub0000<5>
                                                       ppu_linecnt<5>_rt
                                                       Msub_vram_1_addra_sub0000_cy<5>
                                                       Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.COUT    Tbyp                  0.118   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.X        Topx                  1.060   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_xor<10>
    SLICE_X53Y3.G4       net (fanout=1)        0.348   vram_1_addra_add0000<10>
    SLICE_X53Y3.Y        Topgy                 1.231   vram_1_addra_addsub0002<6>
                                                       vram_1_addra_not0005<7>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_xor<7>
    SLICE_X55Y10.F1      net (fanout=1)        0.954   vram_1_addra_addsub0002<7>
    SLICE_X55Y10.X       Tilo                  0.704   vram_1_addra_mux0000<7>
                                                       vram_1_addra_mux0000<7>1
    MULT18X18_X1Y2.A7    net (fanout=1)        0.919   vram_1_addra_mux0000<7>
    MULT18X18_X1Y2.P7    Tmult                 4.344   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y32.G2      net (fanout=1)        1.268   Mmult_vram_1_addra_mult0001_P_to_Adder_A_7
    SLICE_X55Y32.Y       Topgy                 1.231   vram_1_addra<6>
                                                       Madd_vram_1_addra_lut<7>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X1Y6.ADDRA11  net (fanout=1)        2.148   vram_1_addra<7>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     21.719ns (11.683ns logic, 10.036ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_7 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      21.578ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_7 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.YQ      Tcko                  0.587   ppu_linecnt<6>
                                                       ppu_linecnt_7
    SLICE_X55Y55.F4      net (fanout=5)        0.992   ppu_linecnt<7>
    SLICE_X55Y55.COUT    Topcyf                1.162   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_lut<7>_INV_0
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.X        Topx                  1.060   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_xor<10>
    SLICE_X53Y3.G4       net (fanout=1)        0.348   vram_1_addra_add0000<10>
    SLICE_X53Y3.Y        Topgy                 1.231   vram_1_addra_addsub0002<6>
                                                       vram_1_addra_not0005<7>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_xor<7>
    SLICE_X55Y10.F1      net (fanout=1)        0.954   vram_1_addra_addsub0002<7>
    SLICE_X55Y10.X       Tilo                  0.704   vram_1_addra_mux0000<7>
                                                       vram_1_addra_mux0000<7>1
    MULT18X18_X1Y2.A7    net (fanout=1)        0.919   vram_1_addra_mux0000<7>
    MULT18X18_X1Y2.P7    Tmult                 4.344   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y32.G2      net (fanout=1)        1.268   Mmult_vram_1_addra_mult0001_P_to_Adder_A_7
    SLICE_X55Y32.Y       Topgy                 1.231   vram_1_addra<6>
                                                       Madd_vram_1_addra_lut<7>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X1Y6.ADDRA11  net (fanout=1)        2.148   vram_1_addra<7>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     21.578ns (11.565ns logic, 10.013ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      21.281ns (Levels of Logic = 20)
  Clock Path Skew:      -0.036ns (0.085 - 0.121)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y76.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X65Y49.F1      net (fanout=6)        2.059   ppu_clkcnt<9>
    SLICE_X65Y49.COUT    Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X65Y50.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X65Y51.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X65Y51.COUT    Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X65Y52.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X65Y52.COUT    Tbyp                  0.118   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X65Y53.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X65Y53.COUT    Tbyp                  0.118   vram_1_addra_sub0001<17>
                                                       Msub_vram_1_addra_sub0001_cy<17>
                                                       Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X65Y54.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X65Y54.COUT    Tbyp                  0.118   vram_1_addra_sub0001<19>
                                                       Msub_vram_1_addra_sub0001_cy<19>
                                                       Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X65Y55.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X65Y55.COUT    Tbyp                  0.118   vram_1_addra_sub0001<21>
                                                       Msub_vram_1_addra_sub0001_cy<21>
                                                       Msub_vram_1_addra_sub0001_cy<22>
    SLICE_X65Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<22>
    SLICE_X65Y56.Y       Tciny                 0.869   vram_1_addra_sub0001<23>
                                                       Msub_vram_1_addra_sub0001_cy<23>
                                                       Msub_vram_1_addra_sub0001_xor<24>
    SLICE_X67Y47.F1      net (fanout=1)        1.064   vram_1_addra_sub0001<24>
    SLICE_X67Y47.COUT    Topcyf                1.162   vram_1_addra_add0001<24>
                                                       vram_1_addra_sub0001<24>_rt
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X67Y48.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X67Y48.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y43.G2      net (fanout=1)        0.643   vram_1_addra_add0001<27>
    SLICE_X65Y43.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y44.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y44.Y       Tciny                 0.869   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_xor<29>
    SLICE_X64Y43.G4      net (fanout=1)        0.374   vram_1_addra_add0002<29>
    SLICE_X64Y43.COUT    Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<27>
                                                       vram_1_addra_not0004<27>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X64Y44.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X64Y44.COUT    Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X64Y45.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X64Y45.Y       Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X55Y37.F4      net (fanout=20)       1.206   vram_1_addra_addsub0001<32>
    SLICE_X55Y37.X       Tilo                  0.704   N266
                                                       vram_1_addra_mux0002<1>1_SW0
    SLICE_X55Y29.G4      net (fanout=1)        1.229   N266
    SLICE_X55Y29.COUT    Topcyg                1.001   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<1>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X55Y30.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X55Y30.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X55Y31.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X55Y31.COUT    Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X55Y32.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X55Y32.Y       Tciny                 0.869   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X1Y6.ADDRA11  net (fanout=1)        2.148   vram_1_addra<7>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     21.281ns (12.558ns logic, 8.723ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X1Y6.ADDRA12), 520460 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_5 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      21.694ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_5 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.YQ      Tcko                  0.587   ppu_linecnt<4>
                                                       ppu_linecnt_5
    SLICE_X55Y54.F2      net (fanout=5)        1.015   ppu_linecnt<5>
    SLICE_X55Y54.COUT    Topcyf                1.162   vram_1_addra_sub0000<5>
                                                       ppu_linecnt<5>_rt
                                                       Msub_vram_1_addra_sub0000_cy<5>
                                                       Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.COUT    Tbyp                  0.118   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.X        Topx                  1.060   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_xor<10>
    SLICE_X53Y3.G4       net (fanout=1)        0.348   vram_1_addra_add0000<10>
    SLICE_X53Y3.Y        Topgy                 1.231   vram_1_addra_addsub0002<6>
                                                       vram_1_addra_not0005<7>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_xor<7>
    SLICE_X55Y10.F1      net (fanout=1)        0.954   vram_1_addra_addsub0002<7>
    SLICE_X55Y10.X       Tilo                  0.704   vram_1_addra_mux0000<7>
                                                       vram_1_addra_mux0000<7>1
    MULT18X18_X1Y2.A7    net (fanout=1)        0.919   vram_1_addra_mux0000<7>
    MULT18X18_X1Y2.P7    Tmult                 4.344   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y32.G2      net (fanout=1)        1.268   Mmult_vram_1_addra_mult0001_P_to_Adder_A_7
    SLICE_X55Y32.COUT    Topcyg                1.001   vram_1_addra<6>
                                                       Madd_vram_1_addra_lut<7>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X55Y33.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X55Y33.X       Tcinx                 0.462   vram_1_addra<8>
                                                       Madd_vram_1_addra_xor<8>
    RAMB16_X1Y6.ADDRA12  net (fanout=1)        1.891   vram_1_addra<8>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     21.694ns (11.915ns logic, 9.779ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_5 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      21.581ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_5 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.YQ      Tcko                  0.587   ppu_linecnt<4>
                                                       ppu_linecnt_5
    SLICE_X55Y54.F2      net (fanout=5)        1.015   ppu_linecnt<5>
    SLICE_X55Y54.COUT    Topcyf                1.162   vram_1_addra_sub0000<5>
                                                       ppu_linecnt<5>_rt
                                                       Msub_vram_1_addra_sub0000_cy<5>
                                                       Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<6>
    SLICE_X55Y55.COUT    Tbyp                  0.118   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.X        Topx                  1.060   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_xor<10>
    SLICE_X53Y3.G4       net (fanout=1)        0.348   vram_1_addra_add0000<10>
    SLICE_X53Y3.Y        Topgy                 1.231   vram_1_addra_addsub0002<6>
                                                       vram_1_addra_not0005<7>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_xor<7>
    SLICE_X55Y10.F1      net (fanout=1)        0.954   vram_1_addra_addsub0002<7>
    SLICE_X55Y10.X       Tilo                  0.704   vram_1_addra_mux0000<7>
                                                       vram_1_addra_mux0000<7>1
    MULT18X18_X1Y2.A7    net (fanout=1)        0.919   vram_1_addra_mux0000<7>
    MULT18X18_X1Y2.P7    Tmult                 4.344   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y32.G2      net (fanout=1)        1.268   Mmult_vram_1_addra_mult0001_P_to_Adder_A_7
    SLICE_X55Y32.COUT    Topcyg                0.888   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X55Y33.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X55Y33.X       Tcinx                 0.462   vram_1_addra<8>
                                                       Madd_vram_1_addra_xor<8>
    RAMB16_X1Y6.ADDRA12  net (fanout=1)        1.891   vram_1_addra<8>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     21.581ns (11.802ns logic, 9.779ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_linecnt_7 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      21.553ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_linecnt_7 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.YQ      Tcko                  0.587   ppu_linecnt<6>
                                                       ppu_linecnt_7
    SLICE_X55Y55.F4      net (fanout=5)        0.992   ppu_linecnt<7>
    SLICE_X55Y55.COUT    Topcyf                1.162   vram_1_addra_sub0000<7>
                                                       Msub_vram_1_addra_sub0000_lut<7>_INV_0
                                                       Msub_vram_1_addra_sub0000_cy<7>
                                                       Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0000_cy<8>
    SLICE_X55Y56.Y       Tciny                 0.869   vram_1_addra_sub0000<9>
                                                       Msub_vram_1_addra_sub0000_cy<9>
                                                       Msub_vram_1_addra_sub0000_xor<10>
    SLICE_X55Y5.F4       net (fanout=2)        3.384   vram_1_addra_sub0000<10>
    SLICE_X55Y5.X        Topx                  1.060   vram_1_addra_add0000<10>
                                                       Madd_vram_1_addra_not0002<10>1_INV_0
                                                       Madd_vram_1_addra_add0000_xor<10>
    SLICE_X53Y3.G4       net (fanout=1)        0.348   vram_1_addra_add0000<10>
    SLICE_X53Y3.Y        Topgy                 1.231   vram_1_addra_addsub0002<6>
                                                       vram_1_addra_not0005<7>1_INV_0
                                                       Madd_vram_1_addra_addsub0002_xor<7>
    SLICE_X55Y10.F1      net (fanout=1)        0.954   vram_1_addra_addsub0002<7>
    SLICE_X55Y10.X       Tilo                  0.704   vram_1_addra_mux0000<7>
                                                       vram_1_addra_mux0000<7>1
    MULT18X18_X1Y2.A7    net (fanout=1)        0.919   vram_1_addra_mux0000<7>
    MULT18X18_X1Y2.P7    Tmult                 4.344   Mmult_vram_1_addra_mult0001
                                                       Mmult_vram_1_addra_mult0001
    SLICE_X55Y32.G2      net (fanout=1)        1.268   Mmult_vram_1_addra_mult0001_P_to_Adder_A_7
    SLICE_X55Y32.COUT    Topcyg                1.001   vram_1_addra<6>
                                                       Madd_vram_1_addra_lut<7>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X55Y33.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X55Y33.X       Tcinx                 0.462   vram_1_addra<8>
                                                       Madd_vram_1_addra_xor<8>
    RAMB16_X1Y6.ADDRA12  net (fanout=1)        1.891   vram_1_addra<8>
    RAMB16_X1Y6.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     21.553ns (11.797ns logic, 9.756ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_stack395.SLICEM_G (SLICE_X12Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_12 (FF)
  Destination:          Mram_stack395.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_12 to Mram_stack395.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.XQ      Tcko                  0.473   cpu_wdata<12>
                                                       cpu_wdata_12
    SLICE_X12Y22.BY      net (fanout=62)       0.449   cpu_wdata<12>
    SLICE_X12Y22.CLK     Tdh         (-Th)     0.127   N1399
                                                       Mram_stack395.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.346ns logic, 0.449ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_cpu_greg98.SLICEM_G (SLICE_X12Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_12 (FF)
  Destination:          Mram_cpu_greg98.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_12 to Mram_cpu_greg98.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.XQ      Tcko                  0.473   cpu_wdata<12>
                                                       cpu_wdata_12
    SLICE_X12Y23.BY      net (fanout=62)       0.449   cpu_wdata<12>
    SLICE_X12Y23.CLK     Tdh         (-Th)     0.127   N261
                                                       Mram_cpu_greg98.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.346ns logic, 0.449ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_stack395.SLICEM_F (SLICE_X12Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_12 (FF)
  Destination:          Mram_stack395.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_12 to Mram_stack395.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.XQ      Tcko                  0.473   cpu_wdata<12>
                                                       cpu_wdata_12
    SLICE_X12Y22.BY      net (fanout=62)       0.449   cpu_wdata<12>
    SLICE_X12Y22.CLK     Tdh         (-Th)     0.112   N1399
                                                       Mram_stack395.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.361ns logic, 0.449ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_0/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_0/CLK
  Location pin: MULT18X18_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_1/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_1/CLK
  Location pin: MULT18X18_X0Y1.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_A)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_01/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_01/CLK
  Location pin: MULT18X18_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.389|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3226344 paths, 0 nets, and 16316 connections

Design statistics:
   Minimum period:  22.389ns{1}   (Maximum frequency:  44.665MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  9 21:02:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



