$date
  Thu Aug 14 15:53:22 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_shift_left $end
$var reg 8 ! tb_operand_1[7:0] $end
$var reg 8 " tb_result[7:0] $end
$scope module shiftleft_module $end
$var reg 8 # operand_1[7:0] $end
$var reg 8 $ result[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10000001 !
b00000010 "
b10000001 #
b00000010 $
#10000000
b11000000 !
b10000000 "
b11000000 #
b10000000 $
#20000000
b00000011 !
b00000110 "
b00000011 #
b00000110 $
#30000000
