<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>
      
        RK3588 DXB LP4 V10 Device Tree Source - infoBAG
      
    </title>
    <meta name="title" content="RK3588 DXB LP4 V10 Device Tree Source - infoBAG" />
    <meta name="description" content="">
    <meta property="og:type" content="article">
    <meta property="og:url" content="https://ib.bsb.br/rk3588-dts/">
    <meta property="og:title" content="RK3588 DXB LP4 V10 Device Tree Source - infoBAG">
    <meta property="og:description" content="">
    <meta property="og:image" content="/favicon.ico">
    <meta name="twitter:card" content="summary_large_image">
    <meta name="twitter:url" content="https://ib.bsb.br/rk3588-dts/">
    <meta name="twitter:title" content="RK3588 DXB LP4 V10 Device Tree Source - infoBAG">
    <meta name="twitter:description" content="">
    <meta name="twitter:image" content="/favicon.ico">
    <link rel="canonical" href="https://ib.bsb.br/rk3588-dts/">
    <link rel="alternate" type="application/rss+xml" title="infoBAG" href="https://ib.bsb.br/rss.xml">
    
      <meta name="keywords" content="hardware&gt;rockchip">
      
        <meta property="article:tag" content="hardware&gt;rockchip">
      
    
    <link rel="icon" href="/favicon.ico" type="image/x-icon">
    <link rel="shortcut icon" href="/favicon.ico" type="image/x-icon">
    
    <link rel="stylesheet" href="/style.css">
  </head>
  <body class="post-content-body">
    <header class="header-container">
      <nav aria-label="Main navigation" class="header-content">
        <a href="/" aria-label="Home">
          <img src="/favicon.ico" alt="Home" class="favicon search-link" width="32" height="32" loading="lazy">
        </a>
        <a href="/tags" aria-label="Tags">
          <img src="/assets/Label.gif" alt="Tags" class="favicon search-link" width="32" height="32" loading="lazy">
        </a>
        <a href="/send" aria-label="send">
          <img src="/assets/rot.gif" alt="send" class="favicon search-link" width="32" height="32" loading="lazy">
        </a> 
        <a href="/created" aria-label="archive created">
          <img src="/assets/Loose_Stone_Pile.gif" alt="archive created" class="favicon search-link" width="32" height="32" loading="lazy">
        </a>
        <a href="/events" aria-label="Events">
          <img src="/assets/Paralyse_Rune.gif" alt="Events" class="favicon search-link" width="32" height="32" loading="lazy">
        </a>
        <a href="/modified" aria-label="archive modified">
          <img src="/assets/Hole_(Rock).gif" alt="archive modified" class="favicon search-link" width="32" height="32" loading="lazy">
        </a>
    </nav>
      <h5 class="post-title">
        <a href="#bottom-of-page" aria-label="Go to bottom">
          RK3588 DXB LP4 V10 Device Tree Source
        </a>
      </h5>
      <div class="post-meta">
        <time datetime="2026-01-09T00:00:00+00:00" class="post-date">
          09 Jan 2026
        </time>
        
          <span class="post-updated">
            ↣
            <time datetime="2026-01-09T16:13:58+00:00">
              09 Jan 2026
            </time>
          </span>
        
        
          <p class="post-slug">
            Slug: <a href="https://ib.bsb.br/rk3588-dts" class="tag">rk3588-dts</a>
          </p>
        
        
          <p class="post-tags">
            Tags:
            
              <a href="https://ib.bsb.br/tags/#hardware-rockchip" class="tag">hardware>rockchip</a>
            
          </p>
        
      </div>
      <div class="post-actions">
        <div class="page-stats mt-3" role="status" aria-label="Page statistics">
      
      <span class="badge bg-primary">
        253225 characters
      </span>
        <span class="separator mx-2" aria-hidden="true">•</span>
        <span class="badge bg-primary">
        27774 words
      </span>
      </div>
        <div class="action-buttons d-flex flex-wrap gap-2">
          
            
              <form action="https://github.com/ib-bsb-br/ib-bsb-br.github.io/edit/main/_posts/2026-01-09-rk3588-dts.md"
                    method="GET"
                    target="_blank"
                    rel="noopener noreferrer"
                    class="d-inline-block">
                <button type="submit" class="btn btn-danger" aria-label="Edit page content">
                  Improve this page
                </button>
              </form>
            
            <form action="https://github.com/ib-bsb-br/ib-bsb-br.github.io/commits/main/_posts/2026-01-09-rk3588-dts.md"
                  method="GET"
                  target="_blank"
                  rel="noopener noreferrer"
                  class="d-inline-block">
              <button type="submit" class="btn btn-danger" aria-label="View page revision history">
                View revision history
              </button>
            </form>
          
        </div>
      </div>
    </header>
    <main class="content">
      <article class="post-wrapper">
        <div class="post-content-body">
          

          <p>/dts-v1/;</p>

<p>/ {
	compatible = “rockchip,rk3588-dxb-hdmi-v10\0rockchip,rk3588”;
	interrupt-parent = &lt;0x01&gt;;
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	model = “Rockchip RK3588 DXB LP4 V10 Board”;</p>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><section><code>aliases {
	csi2dcphy0 = "/csi2-dcphy0";
	csi2dcphy1 = "/csi2-dcphy1";
	csi2dphy0 = "/csi2-dphy0";
	csi2dphy1 = "/csi2-dphy1";
	csi2dphy2 = "/csi2-dphy2";
	csi2dphy3 = "/csi2-dphy3";
	csi2dphy4 = "/csi2-dphy4";
	csi2dphy5 = "/csi2-dphy5";
	dsi0 = "/dsi@fde20000";
	dsi1 = "/dsi@fde30000";
	ethernet1 = "/ethernet@fe1c0000";
	gpio0 = "/pinctrl/gpio@fd8a0000";
	gpio1 = "/pinctrl/gpio@fec20000";
	gpio2 = "/pinctrl/gpio@fec30000";
	gpio3 = "/pinctrl/gpio@fec40000";
	gpio4 = "/pinctrl/gpio@fec50000";
	i2c0 = "/i2c@fd880000";
	i2c1 = "/i2c@fea90000";
	i2c2 = "/i2c@feaa0000";
	i2c3 = "/i2c@feab0000";
	i2c4 = "/i2c@feac0000";
	i2c5 = "/i2c@fead0000";
	i2c6 = "/i2c@fec80000";
	i2c7 = "/i2c@fec90000";
	i2c8 = "/i2c@feca0000";
	rkcif_mipi_lvds0 = "/rkcif-mipi-lvds";
	rkcif_mipi_lvds1 = "/rkcif-mipi-lvds1";
	rkcif_mipi_lvds2 = "/rkcif-mipi-lvds2";
	rkcif_mipi_lvds3 = "/rkcif-mipi-lvds3";
	rkvdec0 = "/rkvdec-core@fdc38000";
	rkvdec1 = "/rkvdec-core@fdc48000";
	rkvenc0 = "/rkvenc-core@fdbd0000";
	rkvenc1 = "/rkvenc-core@fdbe0000";
	jpege0 = "/jpege-core@fdba0000";
	jpege1 = "/jpege-core@fdba4000";
	jpege2 = "/jpege-core@fdba8000";
	jpege3 = "/jpege-core@fdbac000";
	serial0 = "/serial@fd890000";
	serial1 = "/serial@feb40000";
	serial2 = "/serial@feb50000";
	serial3 = "/serial@feb60000";
	serial4 = "/serial@feb70000";
	serial5 = "/serial@feb80000";
	serial6 = "/serial@feb90000";
	serial7 = "/serial@feba0000";
	serial8 = "/serial@febb0000";
	serial9 = "/serial@febc0000";
	spi0 = "/spi@feb00000";
	spi1 = "/spi@feb10000";
	spi2 = "/spi@feb20000";
	spi3 = "/spi@feb30000";
	spi4 = "/spi@fecb0000";
	spi5 = "/spi@fe2b0000";
	hdcp0 = "/hdcp@fde40000";
	hdcp1 = "/hdcp@fde70000";
	dp0 = "/dp@fde50000";
	dp1 = "/dp@fde60000";
	edp0 = "/edp@fdec0000";
	edp1 = "/edp@fded0000";
	ethernet0 = "/ethernet@fe1b0000";
	hdptx0 = "/phy@fed60000";
	hdptx1 = "/phy@fed70000";
	hdptxhdmi0 = "/hdmiphy@fed60000";
	hdptxhdmi1 = "/hdmiphy@fed70000";
	hdmi0 = "/hdmi@fde80000";
	hdmi1 = "/hdmi@fdea0000";
	hdmirx0 = "/hdmirx-controller@fdee0000";
	rkcif_mipi_lvds4 = "/rkcif-mipi-lvds4";
	rkcif_mipi_lvds5 = "/rkcif-mipi-lvds5";
	usbdp0 = "/phy@fed80000";
	usbdp1 = "/phy@fed90000";
	mmc0 = "/mmc@fe2e0000";
	mmc1 = "/mmc@fe2c0000";
	mmc2 = "/mmc@fe2d0000";
};

clocks {
	compatible = "simple-bus";
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	ranges;

	spll {
		compatible = "fixed-clock";
		#clock-cells = &lt;0x00&gt;;
		clock-frequency = &lt;0x29d7ab80&gt;;
		clock-output-names = "spll";
	};

	xin32k {
		compatible = "fixed-clock";
		#clock-cells = &lt;0x00&gt;;
		clock-frequency = &lt;0x8000&gt;;
		clock-output-names = "xin32k";
		phandle = &lt;0x1d2&gt;;
	};

	xin24m {
		compatible = "fixed-clock";
		#clock-cells = &lt;0x00&gt;;
		clock-frequency = &lt;0x16e3600&gt;;
		clock-output-names = "xin24m";
	};

	hclk_vo1@fd7c08ec {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08ec 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x264&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
		phandle = &lt;0x05&gt;;
	};

	aclk_vdpu_low_pre@fd7c08b0 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08b0 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1bc&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	hclk_vo0@fd7c08dc {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08dc 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x26d&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
		phandle = &lt;0x04&gt;;
	};

	hclk_usb@fd7c08a8 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08a8 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x264&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	hclk_nvm@fd7c087c {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c087c 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x141&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
		phandle = &lt;0x03&gt;;
	};

	aclk_usb@fd7c08a8 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08a8 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x263&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
		phandle = &lt;0x62&gt;;
	};

	hclk_isp1_pre@fd7c0868 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c0868 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1e1&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_isp1_pre@fd7c0868 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c0868 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1e0&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_rkvdec0_pre@fd7c08a0 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08a0 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1bc&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	hclk_rkvdec0_pre@fd7c08a0 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08a0 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1be&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_rkvdec1_pre@fd7c08a4 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08a4 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1bc&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	hclk_rkvdec1_pre@fd7c08a4 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08a4 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1be&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_jpeg_decoder_pre@fd7c08b0 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08b0 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1bc&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_rkvenc1_pre@fd7c08c0 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08c0 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1c5&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	hclk_rkvenc1_pre@fd7c08c0 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08c0 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1c4&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_hdcp0_pre@fd7c08dc {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08dc 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x26c&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_hdcp1_pre@fd7c08ec {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08ec 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x263&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	pclk_av1_pre@fd7c0910 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c0910 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1be&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	aclk_av1_pre@fd7c0910 {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c0910 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x02 0x1bc&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	hclk_sdio_pre@fd7c092c {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c092c 0x00 0x10&gt;;
		clock-names = "link";
		clocks = &lt;0x03&gt;;
		#power-domain-cells = &lt;0x01&gt;;
		#clock-cells = &lt;0x00&gt;;
	};

	pclk_vo0_grf@fd7c08dc {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08dc 0x00 0x04&gt;;
		clocks = &lt;0x04&gt;;
		clock-names = "link";
		#clock-cells = &lt;0x00&gt;;
		phandle = &lt;0x6a&gt;;
	};

	pclk_vo1_grf@fd7c08ec {
		compatible = "rockchip,rk3588-clock-gate-link";
		reg = &lt;0x00 0xfd7c08ec 0x00 0x04&gt;;
		clocks = &lt;0x05&gt;;
		clock-names = "link";
		#clock-cells = &lt;0x00&gt;;
		phandle = &lt;0x6b&gt;;
	};

	mclkin-i2s0 {
		compatible = "fixed-clock";
		#clock-cells = &lt;0x00&gt;;
		clock-frequency = &lt;0x00&gt;;
		clock-output-names = "i2s0_mclkin";
	};

	mclkin-i2s1 {
		compatible = "fixed-clock";
		#clock-cells = &lt;0x00&gt;;
		clock-frequency = &lt;0x00&gt;;
		clock-output-names = "i2s1_mclkin";
	};

	mclkin-i2s2 {
		compatible = "fixed-clock";
		#clock-cells = &lt;0x00&gt;;
		clock-frequency = &lt;0x00&gt;;
		clock-output-names = "i2s2_mclkin";
	};

	mclkin-i2s3 {
		compatible = "fixed-clock";
		#clock-cells = &lt;0x00&gt;;
		clock-frequency = &lt;0x00&gt;;
		clock-output-names = "i2s3_mclkin";
	};

	mclkout-i2s0@fd58c318 {
		compatible = "rockchip,clk-out";
		reg = &lt;0x00 0xfd58c318 0x00 0x04&gt;;
		clocks = &lt;0x02 0x39&gt;;
		#clock-cells = &lt;0x00&gt;;
		clock-output-names = "i2s0_mclkout_to_io";
		rockchip,bit-shift = &lt;0x00&gt;;
		rockchip,bit-set-to-disable;
		rockchip,clk-ignore-unused;
		phandle = &lt;0x174&gt;;
	};

	mclkout-i2s1@fd58c318 {
		compatible = "rockchip,clk-out";
		reg = &lt;0x00 0xfd58c318 0x00 0x04&gt;;
		clocks = &lt;0x02 0x291&gt;;
		#clock-cells = &lt;0x00&gt;;
		clock-output-names = "i2s1_mclkout_to_io";
		rockchip,bit-shift = &lt;0x01&gt;;
		rockchip,bit-set-to-disable;
		rockchip,clk-ignore-unused;
	};

	mclkout-i2s1@fd58a000 {
		compatible = "rockchip,clk-out";
		reg = &lt;0x00 0xfd58a000 0x00 0x04&gt;;
		clocks = &lt;0x02 0x291&gt;;
		#clock-cells = &lt;0x00&gt;;
		clock-output-names = "i2s1m1_mclkout_to_io";
		rockchip,bit-shift = &lt;0x06&gt;;
		rockchip,clk-ignore-unused;
	};

	mclkout-i2s2@fd58c318 {
		compatible = "rockchip,clk-out";
		reg = &lt;0x00 0xfd58c318 0x00 0x04&gt;;
		clocks = &lt;0x02 0x28&gt;;
		#clock-cells = &lt;0x00&gt;;
		clock-output-names = "i2s2_mclkout_to_io";
		rockchip,bit-shift = &lt;0x02&gt;;
		rockchip,bit-set-to-disable;
		rockchip,clk-ignore-unused;
	};

	mclkout-i2s3@fd58c318 {
		compatible = "rockchip,clk-out";
		reg = &lt;0x00 0xfd58c318 0x00 0x04&gt;;
		clocks = &lt;0x02 0x2e&gt;;
		#clock-cells = &lt;0x00&gt;;
		clock-output-names = "i2s3_mclkout_to_io";
		rockchip,bit-shift = &lt;0x07&gt;;
		rockchip,bit-set-to-disable;
		rockchip,clk-ignore-unused;
	};
};

cpus {
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;

	cpu-map {

		cluster0 {

			core0 {
				cpu = &lt;0x06&gt;;
			};

			core1 {
				cpu = &lt;0x07&gt;;
			};

			core2 {
				cpu = &lt;0x08&gt;;
			};

			core3 {
				cpu = &lt;0x09&gt;;
			};
		};

		cluster1 {

			core0 {
				cpu = &lt;0x0a&gt;;
			};

			core1 {
				cpu = &lt;0x0b&gt;;
			};
		};

		cluster2 {

			core0 {
				cpu = &lt;0x0c&gt;;
			};

			core1 {
				cpu = &lt;0x0d&gt;;
			};
		};
	};

	cpu@0 {
		device_type = "cpu";
		compatible = "arm,cortex-a55";
		reg = &lt;0x00&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x212&gt;;
		clocks = &lt;0x0e 0x00&gt;;
		operating-points-v2 = &lt;0x0f&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x8000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x80&gt;;
		d-cache-size = &lt;0x8000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x80&gt;;
		next-level-cache = &lt;0x11&gt;;
		#cooling-cells = &lt;0x02&gt;;
		dynamic-power-coefficient = &lt;0x64&gt;;
		cpu-supply = &lt;0x12&gt;;
		mem-supply = &lt;0x12&gt;;
		phandle = &lt;0x06&gt;;
	};

	cpu@100 {
		device_type = "cpu";
		compatible = "arm,cortex-a55";
		reg = &lt;0x100&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x212&gt;;
		clocks = &lt;0x0e 0x00&gt;;
		operating-points-v2 = &lt;0x0f&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x8000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x80&gt;;
		d-cache-size = &lt;0x8000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x80&gt;;
		next-level-cache = &lt;0x13&gt;;
		phandle = &lt;0x07&gt;;
	};

	cpu@200 {
		device_type = "cpu";
		compatible = "arm,cortex-a55";
		reg = &lt;0x200&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x212&gt;;
		clocks = &lt;0x0e 0x00&gt;;
		operating-points-v2 = &lt;0x0f&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x8000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x80&gt;;
		d-cache-size = &lt;0x8000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x80&gt;;
		next-level-cache = &lt;0x14&gt;;
		phandle = &lt;0x08&gt;;
	};

	cpu@300 {
		device_type = "cpu";
		compatible = "arm,cortex-a55";
		reg = &lt;0x300&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x212&gt;;
		clocks = &lt;0x0e 0x00&gt;;
		operating-points-v2 = &lt;0x0f&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x8000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x80&gt;;
		d-cache-size = &lt;0x8000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x80&gt;;
		next-level-cache = &lt;0x15&gt;;
		phandle = &lt;0x09&gt;;
	};

	cpu@400 {
		device_type = "cpu";
		compatible = "arm,cortex-a76";
		reg = &lt;0x400&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x400&gt;;
		clocks = &lt;0x0e 0x02&gt;;
		operating-points-v2 = &lt;0x16&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x10000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x100&gt;;
		d-cache-size = &lt;0x10000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x100&gt;;
		next-level-cache = &lt;0x17&gt;;
		#cooling-cells = &lt;0x02&gt;;
		dynamic-power-coefficient = &lt;0x12c&gt;;
		cpu-supply = &lt;0x18&gt;;
		mem-supply = &lt;0x18&gt;;
		phandle = &lt;0x0a&gt;;
	};

	cpu@500 {
		device_type = "cpu";
		compatible = "arm,cortex-a76";
		reg = &lt;0x500&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x400&gt;;
		clocks = &lt;0x0e 0x02&gt;;
		operating-points-v2 = &lt;0x16&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x10000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x100&gt;;
		d-cache-size = &lt;0x10000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x100&gt;;
		next-level-cache = &lt;0x19&gt;;
		phandle = &lt;0x0b&gt;;
	};

	cpu@600 {
		device_type = "cpu";
		compatible = "arm,cortex-a76";
		reg = &lt;0x600&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x400&gt;;
		clocks = &lt;0x0e 0x03&gt;;
		operating-points-v2 = &lt;0x1a&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x10000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x100&gt;;
		d-cache-size = &lt;0x10000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x100&gt;;
		next-level-cache = &lt;0x1b&gt;;
		#cooling-cells = &lt;0x02&gt;;
		dynamic-power-coefficient = &lt;0x12c&gt;;
		cpu-supply = &lt;0x1c&gt;;
		mem-supply = &lt;0x1c&gt;;
		phandle = &lt;0x0c&gt;;
	};

	cpu@700 {
		device_type = "cpu";
		compatible = "arm,cortex-a76";
		reg = &lt;0x700&gt;;
		enable-method = "psci";
		capacity-dmips-mhz = &lt;0x400&gt;;
		clocks = &lt;0x0e 0x03&gt;;
		operating-points-v2 = &lt;0x1a&gt;;
		cpu-idle-states = &lt;0x10&gt;;
		i-cache-size = &lt;0x10000&gt;;
		i-cache-line-size = &lt;0x40&gt;;
		i-cache-sets = &lt;0x100&gt;;
		d-cache-size = &lt;0x10000&gt;;
		d-cache-line-size = &lt;0x40&gt;;
		d-cache-sets = &lt;0x100&gt;;
		next-level-cache = &lt;0x1d&gt;;
		phandle = &lt;0x0d&gt;;
	};

	idle-states {
		entry-method = "psci";

		cpu-sleep {
			compatible = "arm,idle-state";
			local-timer-stop;
			arm,psci-suspend-param = &lt;0x10000&gt;;
			entry-latency-us = &lt;0x64&gt;;
			exit-latency-us = &lt;0x78&gt;;
			min-residency-us = &lt;0x3e8&gt;;
			phandle = &lt;0x10&gt;;
		};
	};

	l2-cache-l0 {
		compatible = "cache";
		cache-size = &lt;0x20000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x200&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x11&gt;;
	};

	l2-cache-l1 {
		compatible = "cache";
		cache-size = &lt;0x20000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x200&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x13&gt;;
	};

	l2-cache-l2 {
		compatible = "cache";
		cache-size = &lt;0x20000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x200&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x14&gt;;
	};

	l2-cache-l3 {
		compatible = "cache";
		cache-size = &lt;0x20000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x200&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x15&gt;;
	};

	l2-cache-b0 {
		compatible = "cache";
		cache-size = &lt;0x80000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x400&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x17&gt;;
	};

	l2-cache-b1 {
		compatible = "cache";
		cache-size = &lt;0x80000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x400&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x19&gt;;
	};

	l2-cache-b2 {
		compatible = "cache";
		cache-size = &lt;0x80000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x400&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x1b&gt;;
	};

	l2-cache-b3 {
		compatible = "cache";
		cache-size = &lt;0x80000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x400&gt;;
		next-level-cache = &lt;0x1e&gt;;
		phandle = &lt;0x1d&gt;;
	};

	l3-cache {
		compatible = "cache";
		cache-size = &lt;0x300000&gt;;
		cache-line-size = &lt;0x40&gt;;
		cache-sets = &lt;0x1000&gt;;
		phandle = &lt;0x1e&gt;;
	};
};

cluster0-opp-table {
	compatible = "operating-points-v2";
	opp-shared;
	nvmem-cells = &lt;0x1f 0x20 0x21&gt;;
	nvmem-cell-names = "leakage\0opp-info\0specification_serial_number";
	rockchip,supported-hw;
	rockchip,opp-shared-dsu;
	rockchip,pvtm-hw = &lt;0x06&gt;;
	rockchip,pvtm-voltage-sel-hw = &lt;0x00 0x555 0x00 0x556 0x56b 0x01 0x56c 0x581 0x02 0x582 0x597 0x03 0x598 0x5ad 0x04 0x5ae 0x5c3 0x05 0x5c4 0x270f 0x06&gt;;
	rockchip,pvtm-voltage-sel = &lt;0x00 0x582 0x00 0x583 0x59a 0x01 0x59b 0x5b2 0x02 0x5b3 0x5ca 0x03 0x5cb 0x5e2 0x04 0x5e3 0x5fa 0x05 0x5fb 0x270f 0x06&gt;;
	rockchip,pvtm-pvtpll;
	rockchip,pvtm-offset = &lt;0x64&gt;;
	rockchip,pvtm-sample-time = &lt;0x44c&gt;;
	rockchip,pvtm-freq = &lt;0x159b40&gt;;
	rockchip,pvtm-volt = &lt;0xb71b0&gt;;
	rockchip,pvtm-ref-temp = &lt;0x19&gt;;
	rockchip,pvtm-temp-prop = &lt;0xf4 0xf4&gt;;
	rockchip,pvtm-thermal-zone = "soc-thermal";
	rockchip,grf = &lt;0x22&gt;;
	rockchip,dsu-grf = &lt;0x23&gt;;
	volt-mem-read-margin = &lt;0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04&gt;;
	low-volt-mem-read-margin = &lt;0x04&gt;;
	intermediate-threshold-freq = &lt;0xf6180&gt;;
	rockchip,reboot-freq = &lt;0x159b40&gt;;
	rockchip,temp-hysteresis = &lt;0x1388&gt;;
	rockchip,low-temp = &lt;0x2710&gt;;
	rockchip,low-temp-min-volt = &lt;0xb71b0&gt;;
	rockchip,high-temp = &lt;0x14c08&gt;;
	rockchip,high-temp-max-freq = &lt;0x188940&gt;;
	phandle = &lt;0x0f&gt;;

	opp-408000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x18519600&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xe7ef0 0xa4cb8 0xa4cb8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-600000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xe7ef0 0xa4cb8 0xa4cb8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-816000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x30a32c00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xe7ef0 0xa4cb8 0xa4cb8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1008000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x3c14dc00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xe7ef0 0xa4cb8 0xa4cb8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1200000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x47868c00&gt;;
		opp-microvolt = &lt;0xadf34 0xadf34 0xe7ef0 0xadf34 0xadf34 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xaae60 0xaae60 0xe7ef0 0xaae60 0xaae60 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xaae60 0xaae60 0xe7ef0 0xaae60 0xaae60 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xa7d8c 0xa7d8c 0xe7ef0 0xa7d8c 0xa7d8c 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xa4cb8 0xa4cb8 0xe7ef0 0xa4cb8 0xa4cb8 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xa4cb8 0xa4cb8 0xe7ef0 0xa4cb8 0xa4cb8 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xa4cb8 0xa4cb8 0xe7ef0 0xa4cb8 0xa4cb8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1416000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x54667200&gt;;
		opp-microvolt = &lt;0xba284 0xba284 0xe7ef0 0xba284 0xba284 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xb40dc 0xb40dc 0xe7ef0 0xb40dc 0xb40dc 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xb1008 0xb1008 0xe7ef0 0xb1008 0xb1008 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xb1008 0xb1008 0xe7ef0 0xb1008 0xb1008 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xadf34 0xadf34 0xe7ef0 0xadf34 0xadf34 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xadf34 0xadf34 0xe7ef0 0xadf34 0xadf34 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
		opp-suspend;
	};

	opp-1608000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x5fd82200&gt;;
		opp-microvolt = &lt;0xcf850 0xcf850 0xe7ef0 0xcf850 0xcf850 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xcc77c 0xcc77c 0xe7ef0 0xcc77c 0xcc77c 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xc96a8 0xc96a8 0xe7ef0 0xc96a8 0xc96a8 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xc65d4 0xc65d4 0xe7ef0 0xc65d4 0xc65d4 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xc3500 0xc3500 0xe7ef0 0xc3500 0xc3500 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xc3500 0xc3500 0xe7ef0 0xc3500 0xc3500 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xc042c 0xc042c 0xe7ef0 0xc042c 0xc042c 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1800000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x6b49d200&gt;;
		opp-microvolt = &lt;0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xe4e1c 0xe4e1c 0xe7ef0 0xe4e1c 0xe4e1c 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xe1d48 0xe1d48 0xe7ef0 0xe1d48 0xe1d48 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xdec74 0xdec74 0xe7ef0 0xdec74 0xdec74 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xdbba0 0xdbba0 0xe7ef0 0xdbba0 0xdbba0 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xd8acc 0xd8acc 0xe7ef0 0xd8acc 0xd8acc 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-408000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x18519600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-600000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-816000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x30a32c00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1008000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x3c14dc00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1200000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x47868c00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-1296000000 {
		opp-supported-hw = &lt;0x04 0xffff&gt;;
		opp-hz = &lt;0x00 0x4d3f6400&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L0 = &lt;0xbd358 0xbd358 0xe7ef0 0xbd358 0xbd358 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xba284 0xba284 0xe7ef0 0xba284 0xba284 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1416000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x54667200&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L0 = &lt;0xc042c 0xc042c 0xe7ef0 0xc042c 0xc042c 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xbd358 0xbd358 0xe7ef0 0xbd358 0xbd358 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xba284 0xba284 0xe7ef0 0xba284 0xba284 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
		opp-suspend;
	};

	opp-j-m-1608000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x5fd82200&gt;;
		opp-microvolt = &lt;0xd8acc 0xd8acc 0xe7ef0 0xd8acc 0xd8acc 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xd2924 0xd2924 0xe7ef0 0xd2924 0xd2924 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xcf850 0xcf850 0xe7ef0 0xcf850 0xcf850 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xcc77c 0xcc77c 0xe7ef0 0xcc77c 0xcc77c 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xc96a8 0xc96a8 0xe7ef0 0xc96a8 0xc96a8 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xc65d4 0xc65d4 0xe7ef0 0xc65d4 0xc65d4 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1704000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x6590fa00&gt;;
		opp-microvolt = &lt;0xe4e1c 0xe4e1c 0xe7ef0 0xe4e1c 0xe4e1c 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xe1d48 0xe1d48 0xe7ef0 0xe1d48 0xe1d48 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xdec74 0xdec74 0xe7ef0 0xdec74 0xdec74 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xdbba0 0xdbba0 0xe7ef0 0xdbba0 0xdbba0 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xd8acc 0xd8acc 0xe7ef0 0xd8acc 0xd8acc 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xd2924 0xd2924 0xe7ef0 0xd2924 0xd2924 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};
};

cluster1-opp-table {
	compatible = "operating-points-v2";
	opp-shared;
	nvmem-cells = &lt;0x24 0x25 0x21&gt;;
	nvmem-cell-names = "leakage\0opp-info\0specification_serial_number";
	rockchip,supported-hw;
	rockchip,pvtm-hw = &lt;0x06&gt;;
	rockchip,pvtm-voltage-sel-hw = &lt;0x00 0x603 0x00 0x604 0x61c 0x01 0x61d 0x635 0x02 0x636 0x64e 0x03 0x64f 0x66c 0x04 0x66d 0x68a 0x05 0x68b 0x6a8 0x06 0x6a9 0x270f 0x07&gt;;
	rockchip,pvtm-voltage-sel = &lt;0x00 0x63b 0x00 0x63c 0x64f 0x01 0x650 0x668 0x02 0x669 0x68b 0x03 0x68c 0x6ae 0x04 0x6af 0x6cf 0x05 0x6d0 0x6f0 0x06 0x6f1 0x270f 0x07&gt;;
	rockchip,pvtm-pvtpll;
	rockchip,pvtm-offset = &lt;0x18&gt;;
	rockchip,pvtm-sample-time = &lt;0x44c&gt;;
	rockchip,pvtm-freq = &lt;0x188940&gt;;
	rockchip,pvtm-volt = &lt;0xb71b0&gt;;
	rockchip,pvtm-ref-temp = &lt;0x19&gt;;
	rockchip,pvtm-temp-prop = &lt;0x10e 0x10e&gt;;
	rockchip,pvtm-thermal-zone = "soc-thermal";
	rockchip,pvtm-low-len-sel = &lt;0x03&gt;;
	rockchip,grf = &lt;0x26&gt;;
	volt-mem-read-margin = &lt;0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04&gt;;
	low-volt-mem-read-margin = &lt;0x04&gt;;
	intermediate-threshold-freq = &lt;0xf6180&gt;;
	rockchip,idle-threshold-freq = &lt;0x21b100&gt;;
	rockchip,reboot-freq = &lt;0x1b7740&gt;;
	rockchip,temp-hysteresis = &lt;0x1388&gt;;
	rockchip,low-temp = &lt;0x2710&gt;;
	rockchip,low-temp-min-volt = &lt;0xb71b0&gt;;
	rockchip,high-temp = &lt;0x14c08&gt;;
	rockchip,high-temp-max-freq = &lt;0x21b100&gt;;
	phandle = &lt;0x16&gt;;

	opp-408000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x18519600&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
		opp-suspend;
	};

	opp-600000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-816000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x30a32c00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1008000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x3c14dc00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1200000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x47868c00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1416000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x54667200&gt;;
		opp-microvolt = &lt;0xb1008 0xb1008 0xf4240 0xb1008 0xb1008 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xadf34 0xadf34 0xf4240 0xadf34 0xadf34 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xa7d8c 0xa7d8c 0xf4240 0xa7d8c 0xa7d8c 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1608000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x5fd82200&gt;;
		opp-microvolt = &lt;0xba284 0xba284 0xf4240 0xba284 0xba284 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xb71b0 0xb71b0 0xf4240 0xb71b0 0xb71b0 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xb40dc 0xb40dc 0xf4240 0xb40dc 0xb40dc 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xb1008 0xb1008 0xf4240 0xb1008 0xb1008 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xadf34 0xadf34 0xf4240 0xadf34 0xadf34 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1800000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x6b49d200&gt;;
		opp-microvolt = &lt;0xcf850 0xcf850 0xf4240 0xcf850 0xcf850 0xf4240&gt;;
		opp-microvolt-L1 = &lt;0xcc77c 0xcc77c 0xf4240 0xcc77c 0xcc77c 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xc96a8 0xc96a8 0xf4240 0xc96a8 0xc96a8 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xc65d4 0xc65d4 0xf4240 0xc65d4 0xc65d4 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xc3500 0xc3500 0xf4240 0xc3500 0xc3500 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xc042c 0xc042c 0xf4240 0xc042c 0xc042c 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xbd358 0xbd358 0xf4240 0xbd358 0xbd358 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xba284 0xba284 0xf4240 0xba284 0xba284 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2016000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x7829b800&gt;;
		opp-microvolt = &lt;0xe1d48 0xe1d48 0xf4240 0xe1d48 0xe1d48 0xf4240&gt;;
		opp-microvolt-L1 = &lt;0xdec74 0xdec74 0xf4240 0xdec74 0xdec74 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xdbba0 0xdbba0 0xf4240 0xdbba0 0xdbba0 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xd8acc 0xd8acc 0xf4240 0xd8acc 0xd8acc 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xd59f8 0xd59f8 0xf4240 0xd59f8 0xd59f8 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xd2924 0xd2924 0xf4240 0xd2924 0xd2924 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xcf850 0xcf850 0xf4240 0xcf850 0xcf850 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xcc77c 0xcc77c 0xf4240 0xcc77c 0xcc77c 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2208000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x839b6800&gt;;
		opp-microvolt = &lt;0xf116c 0xf116c 0xf4240 0xf116c 0xf116c 0xf4240&gt;;
		opp-microvolt-L1 = &lt;0xee098 0xee098 0xf4240 0xee098 0xee098 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xeafc4 0xeafc4 0xf4240 0xeafc4 0xeafc4 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xe7ef0 0xe7ef0 0xf4240 0xe7ef0 0xe7ef0 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xeafc4 0xeafc4 0xf4240 0xeafc4 0xeafc4 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xe7ef0 0xe7ef0 0xf4240 0xe7ef0 0xe7ef0 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xe1d48 0xe1d48 0xf4240 0xe1d48 0xe1d48 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xdec74 0xdec74 0xf4240 0xdec74 0xdec74 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2256000000 {
		opp-supported-hw = &lt;0xf9 0x13&gt;;
		opp-hz = &lt;0x00 0x8677d400&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2304000000 {
		opp-supported-hw = &lt;0xf9 0x24&gt;;
		opp-hz = &lt;0x00 0x89544000&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2352000000 {
		opp-supported-hw = &lt;0xf9 0x48&gt;;
		opp-hz = &lt;0x00 0x8c30ac00&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2400000000 {
		opp-supported-hw = &lt;0xf9 0x80&gt;;
		opp-hz = &lt;0x00 0x8f0d1800&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-408000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x18519600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-600000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-816000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x30a32c00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1008000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x3c14dc00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1200000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x47868c00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1416000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x54667200&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L0 = &lt;0xba284 0xba284 0xe7ef0 0xba284 0xba284 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
		opp-suspend;
	};

	opp-j-m-1608000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x5fd82200&gt;;
		opp-microvolt = &lt;0xc042c 0xc042c 0xe7ef0 0xc042c 0xc042c 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xbd358 0xbd358 0xe7ef0 0xbd358 0xbd358 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xba284 0xba284 0xe7ef0 0xba284 0xba284 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L7 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1800000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x6b49d200&gt;;
		opp-microvolt = &lt;0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xd2924 0xd2924 0xe7ef0 0xd2924 0xd2924 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xcf850 0xcf850 0xe7ef0 0xcf850 0xcf850 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xcc77c 0xcc77c 0xe7ef0 0xcc77c 0xcc77c 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xc96a8 0xc96a8 0xe7ef0 0xc96a8 0xc96a8 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xc65d4 0xc65d4 0xe7ef0 0xc65d4 0xc65d4 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xc3500 0xc3500 0xe7ef0 0xc3500 0xc3500 0xe7ef0&gt;;
		opp-microvolt-L7 = &lt;0xc042c 0xc042c 0xe7ef0 0xc042c 0xc042c 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-2016000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x7829b800&gt;;
		opp-microvolt = &lt;0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xe4e1c 0xe4e1c 0xe7ef0 0xe4e1c 0xe4e1c 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xe1d48 0xe1d48 0xe7ef0 0xe1d48 0xe1d48 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xdec74 0xdec74 0xe7ef0 0xdec74 0xdec74 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xdbba0 0xdbba0 0xe7ef0 0xdbba0 0xdbba0 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xd8acc 0xd8acc 0xe7ef0 0xd8acc 0xd8acc 0xe7ef0&gt;;
		opp-microvolt-L7 = &lt;0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};
};

cluster2-opp-table {
	compatible = "operating-points-v2";
	opp-shared;
	nvmem-cells = &lt;0x27 0x28 0x21&gt;;
	nvmem-cell-names = "leakage\0opp-info\0specification_serial_number";
	rockchip,supported-hw;
	rockchip,pvtm-hw = &lt;0x06&gt;;
	rockchip,pvtm-voltage-sel-hw = &lt;0x00 0x603 0x00 0x604 0x61c 0x01 0x61d 0x635 0x02 0x636 0x64e 0x03 0x64f 0x66c 0x04 0x66d 0x68a 0x05 0x68b 0x6a8 0x06 0x6a9 0x270f 0x07&gt;;
	rockchip,pvtm-voltage-sel = &lt;0x00 0x63b 0x00 0x63c 0x64f 0x01 0x650 0x668 0x02 0x669 0x68b 0x03 0x68c 0x6ae 0x04 0x6af 0x6cf 0x05 0x6d0 0x6f0 0x06 0x6f1 0x270f 0x07&gt;;
	rockchip,pvtm-pvtpll;
	rockchip,pvtm-offset = &lt;0x18&gt;;
	rockchip,pvtm-sample-time = &lt;0x44c&gt;;
	rockchip,pvtm-freq = &lt;0x188940&gt;;
	rockchip,pvtm-volt = &lt;0xb71b0&gt;;
	rockchip,pvtm-ref-temp = &lt;0x19&gt;;
	rockchip,pvtm-temp-prop = &lt;0x10e 0x10e&gt;;
	rockchip,pvtm-thermal-zone = "soc-thermal";
	rockchip,pvtm-low-len-sel = &lt;0x03&gt;;
	rockchip,grf = &lt;0x29&gt;;
	volt-mem-read-margin = &lt;0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04&gt;;
	low-volt-mem-read-margin = &lt;0x04&gt;;
	intermediate-threshold-freq = &lt;0xf6180&gt;;
	rockchip,idle-threshold-freq = &lt;0x21b100&gt;;
	rockchip,reboot-freq = &lt;0x1b7740&gt;;
	rockchip,temp-hysteresis = &lt;0x1388&gt;;
	rockchip,low-temp = &lt;0x2710&gt;;
	rockchip,low-temp-min-volt = &lt;0xb71b0&gt;;
	rockchip,high-temp = &lt;0x14c08&gt;;
	rockchip,high-temp-max-freq = &lt;0x21b100&gt;;
	phandle = &lt;0x1a&gt;;

	opp-408000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x18519600&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
		opp-suspend;
	};

	opp-600000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-816000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x30a32c00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1008000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x3c14dc00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1200000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x47868c00&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1416000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x54667200&gt;;
		opp-microvolt = &lt;0xb1008 0xb1008 0xf4240 0xb1008 0xb1008 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xadf34 0xadf34 0xf4240 0xadf34 0xadf34 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xa7d8c 0xa7d8c 0xf4240 0xa7d8c 0xa7d8c 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xa4cb8 0xa4cb8 0xf4240 0xa4cb8 0xa4cb8 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1608000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x5fd82200&gt;;
		opp-microvolt = &lt;0xba284 0xba284 0xf4240 0xba284 0xba284 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xb71b0 0xb71b0 0xf4240 0xb71b0 0xb71b0 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xb40dc 0xb40dc 0xf4240 0xb40dc 0xb40dc 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xb1008 0xb1008 0xf4240 0xb1008 0xb1008 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xadf34 0xadf34 0xf4240 0xadf34 0xadf34 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xaae60 0xaae60 0xf4240 0xaae60 0xaae60 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-1800000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x6b49d200&gt;;
		opp-microvolt = &lt;0xcf850 0xcf850 0xf4240 0xcf850 0xcf850 0xf4240&gt;;
		opp-microvolt-L1 = &lt;0xcc77c 0xcc77c 0xf4240 0xcc77c 0xcc77c 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xc96a8 0xc96a8 0xf4240 0xc96a8 0xc96a8 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xc65d4 0xc65d4 0xf4240 0xc65d4 0xc65d4 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xc3500 0xc3500 0xf4240 0xc3500 0xc3500 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xc042c 0xc042c 0xf4240 0xc042c 0xc042c 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xbd358 0xbd358 0xf4240 0xbd358 0xbd358 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xba284 0xba284 0xf4240 0xba284 0xba284 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2016000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x7829b800&gt;;
		opp-microvolt = &lt;0xe1d48 0xe1d48 0xf4240 0xe1d48 0xe1d48 0xf4240&gt;;
		opp-microvolt-L1 = &lt;0xdec74 0xdec74 0xf4240 0xdec74 0xdec74 0xf4240&gt;;
		opp-microvolt-L2 = &lt;0xdbba0 0xdbba0 0xf4240 0xdbba0 0xdbba0 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xd8acc 0xd8acc 0xf4240 0xd8acc 0xd8acc 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xd59f8 0xd59f8 0xf4240 0xd59f8 0xd59f8 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xd2924 0xd2924 0xf4240 0xd2924 0xd2924 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xcf850 0xcf850 0xf4240 0xcf850 0xcf850 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xcc77c 0xcc77c 0xf4240 0xcc77c 0xcc77c 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2208000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x839b6800&gt;;
		opp-microvolt = &lt;0xf116c 0xf116c 0xf4240 0xf116c 0xf116c 0xf4240&gt;;
		opp-microvolt-L3 = &lt;0xee098 0xee098 0xf4240 0xee098 0xee098 0xf4240&gt;;
		opp-microvolt-L4 = &lt;0xeafc4 0xeafc4 0xf4240 0xeafc4 0xeafc4 0xf4240&gt;;
		opp-microvolt-L5 = &lt;0xe7ef0 0xe7ef0 0xf4240 0xe7ef0 0xe7ef0 0xf4240&gt;;
		opp-microvolt-L6 = &lt;0xe1d48 0xe1d48 0xf4240 0xe1d48 0xe1d48 0xf4240&gt;;
		opp-microvolt-L7 = &lt;0xdec74 0xdec74 0xf4240 0xdec74 0xdec74 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2256000000 {
		opp-supported-hw = &lt;0xf9 0x13&gt;;
		opp-hz = &lt;0x00 0x8677d400&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2304000000 {
		opp-supported-hw = &lt;0xf9 0x24&gt;;
		opp-hz = &lt;0x00 0x89544000&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2352000000 {
		opp-supported-hw = &lt;0xf9 0x48&gt;;
		opp-hz = &lt;0x00 0x8c30ac00&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-2400000000 {
		opp-supported-hw = &lt;0xf9 0x80&gt;;
		opp-hz = &lt;0x00 0x8f0d1800&gt;;
		opp-microvolt = &lt;0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-408000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x18519600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-600000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-816000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x30a32c00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1008000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x3c14dc00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1200000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x47868c00&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1416000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x54667200&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L0 = &lt;0xba284 0xba284 0xe7ef0 0xba284 0xba284 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
		opp-suspend;
	};

	opp-j-m-1608000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x5fd82200&gt;;
		opp-microvolt = &lt;0xc042c 0xc042c 0xe7ef0 0xc042c 0xc042c 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xbd358 0xbd358 0xe7ef0 0xbd358 0xbd358 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xba284 0xba284 0xe7ef0 0xba284 0xba284 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		opp-microvolt-L7 = &lt;0xb71b0 0xb71b0 0xe7ef0 0xb71b0 0xb71b0 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-1800000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x6b49d200&gt;;
		opp-microvolt = &lt;0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xd2924 0xd2924 0xe7ef0 0xd2924 0xd2924 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xcf850 0xcf850 0xe7ef0 0xcf850 0xcf850 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xcc77c 0xcc77c 0xe7ef0 0xcc77c 0xcc77c 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xc96a8 0xc96a8 0xe7ef0 0xc96a8 0xc96a8 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xc65d4 0xc65d4 0xe7ef0 0xc65d4 0xc65d4 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xc3500 0xc3500 0xe7ef0 0xc3500 0xc3500 0xe7ef0&gt;;
		opp-microvolt-L7 = &lt;0xc042c 0xc042c 0xe7ef0 0xc042c 0xc042c 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};

	opp-j-m-2016000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x7829b800&gt;;
		opp-microvolt = &lt;0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0&gt;;
		opp-microvolt-L1 = &lt;0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0 0xe7ef0&gt;;
		opp-microvolt-L2 = &lt;0xe4e1c 0xe4e1c 0xe7ef0 0xe4e1c 0xe4e1c 0xe7ef0&gt;;
		opp-microvolt-L3 = &lt;0xe1d48 0xe1d48 0xe7ef0 0xe1d48 0xe1d48 0xe7ef0&gt;;
		opp-microvolt-L4 = &lt;0xdec74 0xdec74 0xe7ef0 0xdec74 0xdec74 0xe7ef0&gt;;
		opp-microvolt-L5 = &lt;0xdbba0 0xdbba0 0xe7ef0 0xdbba0 0xdbba0 0xe7ef0&gt;;
		opp-microvolt-L6 = &lt;0xd8acc 0xd8acc 0xe7ef0 0xd8acc 0xd8acc 0xe7ef0&gt;;
		opp-microvolt-L7 = &lt;0xd59f8 0xd59f8 0xe7ef0 0xd59f8 0xd59f8 0xe7ef0&gt;;
		clock-latency-ns = &lt;0x9c40&gt;;
	};
};

arm-pmu {
	compatible = "arm,armv8-pmuv3";
	interrupts = &lt;0x01 0x07 0x08&gt;;
	interrupt-affinity = &lt;0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d&gt;;
};

cpuinfo {
	compatible = "rockchip,cpuinfo";
	nvmem-cells = &lt;0x2a 0x2b 0x2c&gt;;
	nvmem-cell-names = "id\0cpu-version\0cpu-code";
};

csi2-dcphy0 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

csi2-dcphy1 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

csi2-dphy0 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

csi2-dphy1 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

csi2-dphy2 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

csi2-dphy3 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

csi2-dphy4 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

csi2-dphy5 {
	compatible = "rockchip,rk3588-csi2-dphy";
	rockchip,hw = &lt;0x2d 0x2e&gt;;
	phys = &lt;0x2f 0x30&gt;;
	phy-names = "dcphy0\0dcphy1";
	status = "disabled";
};

display-subsystem {
	compatible = "rockchip,display-subsystem";
	ports = &lt;0x31&gt;;
	clocks = &lt;0x32 0x33&gt;;
	clock-names = "hdmi0_phy_pll\0hdmi1_phy_pll";
	memory-region = &lt;0x34&gt;;
	memory-region-names = "drm-logo";

	route {

		route-dp0 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x35&gt;;
		};

		route-dsi0 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x36&gt;;
		};

		route-dsi1 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x37&gt;;
		};

		route-edp0 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x38&gt;;
		};

		route-edp1 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
		};

		route-hdmi0 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x39&gt;;
		};

		route-rgb {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x3a&gt;;
		};

		route-dp1 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x3b&gt;;
		};

		route-hdmi1 {
			status = "disabled";
			logo,uboot = "logo.bmp";
			logo,kernel = "logo_kernel.bmp";
			logo,mode = "center";
			charge_logo,mode = "center";
			connect = &lt;0x3c&gt;;
		};
	};
};

dmc {
	compatible = "rockchip,rk3588-dmc";
	interrupts = &lt;0x00 0x49 0x04&gt;;
	interrupt-names = "complete";
	devfreq-events = &lt;0x3d&gt;;
	clocks = &lt;0x0e 0x04&gt;;
	clock-names = "dmc_clk";
	operating-points-v2 = &lt;0x3e&gt;;
	upthreshold = &lt;0x28&gt;;
	downdifferential = &lt;0x14&gt;;
	system-status-level = &lt;0x01 0x04 0x08 0x08 0x02 0x01 0x10 0x04 0x10000 0x04 0x80000 0x04 0x1000 0x08 0x4000 0x08 0x2000 0x08 0xc00 0x08 0x40000 0x08 0x200000 0x08&gt;;
	auto-freq-en = &lt;0x01&gt;;
	status = "okay";
	center-supply = &lt;0x3f&gt;;
	mem-supply = &lt;0x40&gt;;
};

dmc-opp-table {
	compatible = "operating-points-v2";
	nvmem-cells = &lt;0x41 0x42 0x21&gt;;
	nvmem-cell-names = "leakage\0opp-info\0specification_serial_number";
	rockchip,supported-hw;
	rockchip,leakage-voltage-sel = &lt;0x01 0x1f 0x00 0x20 0x2c 0x01 0x2d 0x39 0x02 0x3a 0xfe 0x03&gt;;
	rockchip,temp-hysteresis = &lt;0x1388&gt;;
	rockchip,low-temp = &lt;0x2710&gt;;
	rockchip,low-temp-min-volt = &lt;0xb71b0&gt;;
	phandle = &lt;0x3e&gt;;

	opp-528000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x1f78a400&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xd59f8 0xb1008 0xb1008 0xb71b0&gt;;
		opp-microvolt-L1 = &lt;0xa4cb8 0xa4cb8 0xd59f8 0xaae60 0xaae60 0xb71b0&gt;;
		opp-microvolt-L2 = &lt;0xa4cb8 0xa4cb8 0xd59f8 0xa7d8c 0xa7d8c 0xb71b0&gt;;
		opp-microvolt-L3 = &lt;0xa4cb8 0xa4cb8 0xd59f8 0xa4cb8 0xa4cb8 0xb71b0&gt;;
	};

	opp-1068000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x3fa86300&gt;;
		opp-microvolt = &lt;0xb1008 0xb1008 0xd59f8 0xb40dc 0xb40dc 0xb71b0&gt;;
		opp-microvolt-L1 = &lt;0xaae60 0xaae60 0xd59f8 0xadf34 0xadf34 0xb71b0&gt;;
		opp-microvolt-L2 = &lt;0xa4cb8 0xa4cb8 0xd59f8 0xaae60 0xaae60 0xb71b0&gt;;
		opp-microvolt-L3 = &lt;0xa4cb8 0xa4cb8 0xd59f8 0xa7d8c 0xa7d8c 0xb71b0&gt;;
	};

	opp-1560000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x5cfbb600&gt;;
		opp-microvolt = &lt;0xc3500 0xc3500 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L1 = &lt;0xbd358 0xbd358 0xd59f8 0xb1008 0xb1008 0xb71b0&gt;;
		opp-microvolt-L2 = &lt;0xb71b0 0xb71b0 0xd59f8 0xadf34 0xadf34 0xb71b0&gt;;
		opp-microvolt-L3 = &lt;0xb1008 0xb1008 0xd59f8 0xaae60 0xaae60 0xb71b0&gt;;
	};

	opp-2750000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0xa3e9ab80&gt;;
		opp-microvolt = &lt;0xd59f8 0xd59f8 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L1 = &lt;0xcf850 0xcf850 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L2 = &lt;0xcc77c 0xcc77c 0xd59f8 0xb1008 0xb1008 0xb71b0&gt;;
		opp-microvolt-L3 = &lt;0xc96a8 0xc8320 0xd59f8 0xaae60 0xaae60 0xb71b0&gt;;
	};

	opp-j-m-528000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x1f78a400&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
	};

	opp-j-m-1068000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x3fa86300&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
	};

	opp-j-m-1560000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x5cfbb600&gt;;
		opp-microvolt = &lt;0xc3500 0xc3500 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L1 = &lt;0xbd358 0xbd358 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L2 = &lt;0xb71b0 0xb71b0 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L3 = &lt;0xb71b0 0xb71b0 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
	};

	opp-j-m-2750000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0xa3e9ab80&gt;;
		opp-microvolt = &lt;0xd59f8 0xd59f8 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L1 = &lt;0xcf850 0xcf850 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L2 = &lt;0xcc77c 0xcc77c 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
		opp-microvolt-L3 = &lt;0xc96a8 0xc8320 0xd59f8 0xb71b0 0xb71b0 0xb71b0&gt;;
	};
};

firmware {

	scmi {
		compatible = "arm,scmi-smc";
		shmem = &lt;0x43&gt;;
		arm,smc-id = &lt;0x82000010&gt;;
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		protocol@14 {
			reg = &lt;0x14&gt;;
			#clock-cells = &lt;0x01&gt;;
			assigned-clocks = &lt;0x0e 0x00 0x0e 0x02 0x0e 0x03&gt;;
			assigned-clock-rates = &lt;0x30a32c00 0x30a32c00 0x30a32c00&gt;;
			phandle = &lt;0x0e&gt;;
		};

		protocol@16 {
			reg = &lt;0x16&gt;;
			#reset-cells = &lt;0x01&gt;;
			phandle = &lt;0x113&gt;;
		};
	};

	sdei {
		compatible = "arm,sdei-1.0";
		method = "smc";
	};

	optee {
		compatible = "linaro,optee-tz";
		method = "smc";
	};
};

jpege-ccu {
	compatible = "rockchip,vpu-jpege-ccu";
	status = "okay";
	phandle = &lt;0xb3&gt;;
};

mipi0-csi2 {
	compatible = "rockchip,rk3588-mipi-csi2";
	rockchip,hw = &lt;0x44 0x45 0x46 0x47 0x48 0x49&gt;;
	status = "disabled";
};

mipi1-csi2 {
	compatible = "rockchip,rk3588-mipi-csi2";
	rockchip,hw = &lt;0x44 0x45 0x46 0x47 0x48 0x49&gt;;
	status = "disabled";
};

mipi2-csi2 {
	compatible = "rockchip,rk3588-mipi-csi2";
	rockchip,hw = &lt;0x44 0x45 0x46 0x47 0x48 0x49&gt;;
	status = "disabled";
};

mipi3-csi2 {
	compatible = "rockchip,rk3588-mipi-csi2";
	rockchip,hw = &lt;0x44 0x45 0x46 0x47 0x48 0x49&gt;;
	status = "disabled";
};

mipi4-csi2 {
	compatible = "rockchip,rk3588-mipi-csi2";
	rockchip,hw = &lt;0x44 0x45 0x46 0x47 0x48 0x49&gt;;
	status = "disabled";
};

mipi5-csi2 {
	compatible = "rockchip,rk3588-mipi-csi2";
	rockchip,hw = &lt;0x44 0x45 0x46 0x47 0x48 0x49&gt;;
	status = "disabled";
};

mpp-srv {
	compatible = "rockchip,mpp-service";
	rockchip,taskqueue-count = &lt;0x0c&gt;;
	rockchip,resetgroup-count = &lt;0x01&gt;;
	status = "okay";
	phandle = &lt;0xae&gt;;
};

psci {
	compatible = "arm,psci-1.0";
	method = "smc";
};

rkcif-dvp {
	compatible = "rockchip,rkcif-dvp";
	rockchip,hw = &lt;0x4a&gt;;
	iommus = &lt;0x4b&gt;;
	status = "disabled";
	phandle = &lt;0x4c&gt;;
};

rkcif-dvp-sditf {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4c&gt;;
	status = "disabled";
};

rkcif-mipi-lvds {
	compatible = "rockchip,rkcif-mipi-lvds";
	rockchip,hw = &lt;0x4a&gt;;
	iommus = &lt;0x4b&gt;;
	status = "disabled";
	phandle = &lt;0x4d&gt;;
};

rkcif-mipi-lvds-sditf {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4d&gt;;
	status = "disabled";
};

rkcif-mipi-lvds-sditf-vir1 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4d&gt;;
	status = "disabled";
};

rkcif-mipi-lvds-sditf-vir2 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4d&gt;;
	status = "disabled";
};

rkcif-mipi-lvds-sditf-vir3 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4d&gt;;
	status = "disabled";
};

rkcif-mipi-lvds1 {
	compatible = "rockchip,rkcif-mipi-lvds";
	rockchip,hw = &lt;0x4a&gt;;
	iommus = &lt;0x4b&gt;;
	status = "disabled";
	phandle = &lt;0x4e&gt;;
};

rkcif-mipi-lvds1-sditf {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4e&gt;;
	status = "disabled";
};

rkcif-mipi-lvds1-sditf-vir1 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4e&gt;;
	status = "disabled";
};

rkcif-mipi-lvds1-sditf-vir2 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4e&gt;;
	status = "disabled";
};

rkcif-mipi-lvds1-sditf-vir3 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4e&gt;;
	status = "disabled";
};

rkcif-mipi-lvds2 {
	compatible = "rockchip,rkcif-mipi-lvds";
	rockchip,hw = &lt;0x4a&gt;;
	iommus = &lt;0x4b&gt;;
	status = "disabled";
	phandle = &lt;0x4f&gt;;
};

rkcif-mipi-lvds2-sditf {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds2-sditf-vir1 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds2-sditf-vir2 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds2-sditf-vir3 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x4f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds3 {
	compatible = "rockchip,rkcif-mipi-lvds";
	rockchip,hw = &lt;0x4a&gt;;
	iommus = &lt;0x4b&gt;;
	status = "disabled";
	phandle = &lt;0x50&gt;;
};

rkcif-mipi-lvds3-sditf {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x50&gt;;
	status = "disabled";
};

rkcif-mipi-lvds3-sditf-vir1 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x50&gt;;
	status = "disabled";
};

rkcif-mipi-lvds3-sditf-vir2 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x50&gt;;
	status = "disabled";
};

rkcif-mipi-lvds3-sditf-vir3 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x50&gt;;
	status = "disabled";
};

rkisp0-vir0 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x51&gt;;
	status = "disabled";
};

rkisp0-vir1 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x51&gt;;
	status = "disabled";
};

rkisp0-vir2 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x51&gt;;
	status = "disabled";
};

rkisp0-vir3 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x51&gt;;
	status = "disabled";
};

rkisp1-vir0 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x52&gt;;
	status = "disabled";
};

rkisp1-vir1 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x52&gt;;
	status = "disabled";
};

rkisp1-vir2 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x52&gt;;
	status = "disabled";
};

rkisp1-vir3 {
	compatible = "rockchip,rkisp-vir";
	rockchip,hw = &lt;0x52&gt;;
	status = "disabled";
};

rkispp0-vir0 {
	compatible = "rockchip,rk3588-rkispp-vir";
	rockchip,hw = &lt;0x53&gt;;
	status = "disabled";
};

rkispp1-vir0 {
	compatible = "rockchip,rk3588-rkispp-vir";
	rockchip,hw = &lt;0x54&gt;;
	status = "disabled";
};

rkvenc-ccu {
	compatible = "rockchip,rkv-encoder-v2-ccu";
	status = "okay";
	phandle = &lt;0xb9&gt;;
};

rkvtunnel {
	compatible = "rockchip,video-tunnel";
	status = "disabled";
};

rockchip-suspend {
	compatible = "rockchip,pm-rk3588";
	status = "okay";
	rockchip,sleep-debug-en = &lt;0x01&gt;;
	rockchip,sleep-mode-config = &lt;0x1000608&gt;;
	rockchip,wakeup-config = &lt;0x100&gt;;
};

rockchip-system-monitor {
	compatible = "rockchip,system-monitor";
	rockchip,thermal-zone = "soc-thermal";
};

thermal-zones {

	soc-thermal {
		polling-delay-passive = &lt;0x14&gt;;
		polling-delay = &lt;0x3e8&gt;;
		sustainable-power = &lt;0x834&gt;;
		thermal-sensors = &lt;0x55 0x00&gt;;

		trips {

			trip-point-0 {
				temperature = &lt;0x124f8&gt;;
				hysteresis = &lt;0x7d0&gt;;
				type = "passive";
			};

			trip-point-1 {
				temperature = &lt;0x14c08&gt;;
				hysteresis = &lt;0x7d0&gt;;
				type = "passive";
				phandle = &lt;0x56&gt;;
			};

			soc-crit {
				temperature = &lt;0x1c138&gt;;
				hysteresis = &lt;0x7d0&gt;;
				type = "critical";
			};
		};

		cooling-maps {

			map0 {
				trip = &lt;0x56&gt;;
				cooling-device = &lt;0x06 0xffffffff 0xffffffff&gt;;
				contribution = &lt;0x400&gt;;
			};

			map1 {
				trip = &lt;0x56&gt;;
				cooling-device = &lt;0x0a 0xffffffff 0xffffffff&gt;;
				contribution = &lt;0x400&gt;;
			};

			map2 {
				trip = &lt;0x56&gt;;
				cooling-device = &lt;0x0c 0xffffffff 0xffffffff&gt;;
				contribution = &lt;0x400&gt;;
			};

			map3 {
				trip = &lt;0x56&gt;;
				cooling-device = &lt;0x57 0xffffffff 0xffffffff&gt;;
				contribution = &lt;0x400&gt;;
			};
		};
	};

	bigcore0-thermal {
		polling-delay-passive = &lt;0x14&gt;;
		polling-delay = &lt;0x3e8&gt;;
		thermal-sensors = &lt;0x55 0x01&gt;;
	};

	bigcore1-thermal {
		polling-delay-passive = &lt;0x14&gt;;
		polling-delay = &lt;0x3e8&gt;;
		thermal-sensors = &lt;0x55 0x02&gt;;
	};

	littlecore-thermal {
		polling-delay-passive = &lt;0x14&gt;;
		polling-delay = &lt;0x3e8&gt;;
		thermal-sensors = &lt;0x55 0x03&gt;;
	};

	center-thermal {
		polling-delay-passive = &lt;0x14&gt;;
		polling-delay = &lt;0x3e8&gt;;
		thermal-sensors = &lt;0x55 0x04&gt;;
	};

	gpu-thermal {
		polling-delay-passive = &lt;0x14&gt;;
		polling-delay = &lt;0x3e8&gt;;
		thermal-sensors = &lt;0x55 0x05&gt;;
	};

	npu-thermal {
		polling-delay-passive = &lt;0x14&gt;;
		polling-delay = &lt;0x3e8&gt;;
		thermal-sensors = &lt;0x55 0x06&gt;;
	};
};

timer {
	compatible = "arm,armv8-timer";
	interrupts = &lt;0x01 0x0d 0xf04 0x01 0x0e 0xf04 0x01 0x0b 0xf04 0x01 0x0a 0xf04&gt;;
};

sram@10f000 {
	compatible = "mmio-sram";
	reg = &lt;0x00 0x10f000 0x00 0x100&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x01&gt;;
	ranges = &lt;0x00 0x00 0x10f000 0x100&gt;;

	sram@0 {
		compatible = "arm,scmi-shmem";
		reg = &lt;0x00 0x100&gt;;
		phandle = &lt;0x43&gt;;
	};
};

gpu@fb000000 {
	compatible = "arm,mali-bifrost";
	reg = &lt;0x00 0xfb000000 0x00 0x200000&gt;;
	interrupts = &lt;0x00 0x5e 0x04 0x00 0x5d 0x04 0x00 0x5c 0x04&gt;;
	interrupt-names = "GPU\0MMU\0JOB";
	clocks = &lt;0x0e 0x05 0x02 0x115 0x02 0x116 0x02 0x114&gt;;
	clock-names = "clk_mali\0clk_gpu_coregroup\0clk_gpu_stacks\0clk_gpu";
	assigned-clocks = &lt;0x0e 0x05&gt;;
	assigned-clock-rates = &lt;0xbebc200&gt;;
	power-domains = &lt;0x58 0x0c&gt;;
	operating-points-v2 = &lt;0x59&gt;;
	#cooling-cells = &lt;0x02&gt;;
	dynamic-power-coefficient = &lt;0xba6&gt;;
	upthreshold = &lt;0x1e&gt;;
	downdifferential = &lt;0x0a&gt;;
	status = "okay";
	mali-supply = &lt;0x5a&gt;;
	mem-supply = &lt;0x5a&gt;;
	phandle = &lt;0x57&gt;;
};

gpu-opp-table {
	compatible = "operating-points-v2";
	nvmem-cells = &lt;0x5b 0x5c 0x21&gt;;
	nvmem-cell-names = "leakage\0opp-info\0specification_serial_number";
	rockchip,supported-hw;
	rockchip,pvtm-hw = &lt;0x04&gt;;
	rockchip,pvtm-voltage-sel-hw = &lt;0x00 0x31f 0x00 0x320 0x333 0x01 0x334 0x34c 0x02 0x34d 0x365 0x03 0x366 0x37e 0x04 0x37f 0x270f 0x05&gt;;
	rockchip,pvtm-voltage-sel = &lt;0x00 0x32f 0x00 0x330 0x343 0x01 0x344 0x35c 0x02 0x35d 0x375 0x03 0x376 0x38e 0x04 0x38f 0x270f 0x05&gt;;
	rockchip,pvtm-pvtpll;
	rockchip,pvtm-offset = &lt;0x1c&gt;;
	rockchip,pvtm-sample-time = &lt;0x44c&gt;;
	rockchip,pvtm-freq = &lt;0xc3500&gt;;
	rockchip,pvtm-volt = &lt;0xb71b0&gt;;
	rockchip,pvtm-ref-temp = &lt;0x19&gt;;
	rockchip,pvtm-temp-prop = &lt;0xffffff79 0xffffff79&gt;;
	rockchip,pvtm-thermal-zone = "gpu-thermal";
	rockchip,opp-clocks = &lt;0x02 0x114&gt;;
	rockchip,grf = &lt;0x5d&gt;;
	volt-mem-read-margin = &lt;0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04&gt;;
	low-volt-mem-read-margin = &lt;0x04&gt;;
	intermediate-threshold-freq = &lt;0x61a80&gt;;
	rockchip,temp-hysteresis = &lt;0x1388&gt;;
	rockchip,low-temp = &lt;0x2710&gt;;
	rockchip,low-temp-min-volt = &lt;0xb71b0&gt;;
	rockchip,high-temp = &lt;0x14c08&gt;;
	rockchip,high-temp-max-freq = &lt;0xc3500&gt;;
	phandle = &lt;0x59&gt;;

	opp-300000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x11e1a300&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-400000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x17d78400&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-500000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x1dcd6500&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-600000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-700000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x29b92700&gt;;
		opp-microvolt = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xa7d8c 0xa7d8c 0xcf850 0xa7d8c 0xa7d8c 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-800000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x2faf0800&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xb40dc 0xb40dc 0xcf850 0xb40dc 0xb40dc 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xb1008 0xb1008 0xcf850 0xb1008 0xb1008 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xadf34 0xadf34 0xcf850 0xadf34 0xadf34 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
	};

	opp-900000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x35a4e900&gt;;
		opp-microvolt = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xbd358 0xbd358 0xcf850 0xbd358 0xbd358 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xba284 0xba284 0xcf850 0xba284 0xba284 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xb40dc 0xb40dc 0xcf850 0xb40dc 0xb40dc 0xcf850&gt;;
	};

	opp-1000000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x3b9aca00&gt;;
		opp-microvolt = &lt;0xcf850 0xcf850 0xcf850 0xcf850 0xcf850 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xcc77c 0xcc77c 0xcf850 0xcc77c 0xcc77c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xc96a8 0xc96a8 0xcf850 0xc96a8 0xc96a8 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xc65d4 0xc65d4 0xcf850 0xc65d4 0xc65d4 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
	};

	opp-j-m-300000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x11e1a300&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-400000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x17d78400&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-500000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x1dcd6500&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-600000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-700000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x29b92700&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-850000000 {
		opp-supported-hw = &lt;0x04 0xffff&gt;;
		opp-hz = &lt;0x00 0x32a9f880&gt;;
		opp-microvolt = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xbd358 0xbd358 0xcf850 0xbd358 0xbd358 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xba284 0xba284 0xcf850 0xba284 0xba284 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-m-800000000 {
		opp-supported-hw = &lt;0x02 0xffff&gt;;
		opp-hz = &lt;0x00 0x2faf0800&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-m-900000000 {
		opp-supported-hw = &lt;0x02 0xffff&gt;;
		opp-hz = &lt;0x00 0x35a4e900&gt;;
		opp-microvolt = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xbd358 0xbd358 0xcf850 0xbd358 0xbd358 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xba284 0xba284 0xcf850 0xba284 0xba284 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-m-1000000000 {
		opp-supported-hw = &lt;0x02 0xffff&gt;;
		opp-hz = &lt;0x00 0x3b9aca00&gt;;
		opp-microvolt = &lt;0xcf850 0xcf850 0xcf850 0xcf850 0xcf850 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xcc77c 0xcc77c 0xcf850 0xcc77c 0xcc77c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xc96a8 0xc96a8 0xcf850 0xc96a8 0xc96a8 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xc65d4 0xc65d4 0xcf850 0xc65d4 0xc65d4 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
	};
};

usbdrd3_0 {
	compatible = "rockchip,rk3588-dwc3\0rockchip,rk3399-dwc3";
	clocks = &lt;0x02 0x1a3 0x02 0x1a2 0x02 0x1a1&gt;;
	clock-names = "ref\0suspend\0bus";
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	ranges;
	status = "okay";

	usb@fc000000 {
		compatible = "snps,dwc3";
		reg = &lt;0x00 0xfc000000 0x00 0x400000&gt;;
		interrupts = &lt;0x00 0xdc 0x04&gt;;
		power-domains = &lt;0x58 0x1f&gt;;
		resets = &lt;0x02 0x2a4&gt;;
		reset-names = "usb3-otg";
		dr_mode = "otg";
		phys = &lt;0x5e 0x5f&gt;;
		phy-names = "usb2-phy\0usb3-phy";
		phy_type = "utmi_wide";
		snps,dis_enblslpm_quirk;
		snps,dis-u1-entry-quirk;
		snps,dis-u2-entry-quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		snps,parkmode-disable-hs-quirk;
		snps,parkmode-disable-ss-quirk;
		quirk-skip-phy-init;
		status = "okay";
		extcon = &lt;0x60&gt;;
	};
};

usb@fc800000 {
	compatible = "rockchip,rk3588-ehci\0generic-ehci";
	reg = &lt;0x00 0xfc800000 0x00 0x40000&gt;;
	interrupts = &lt;0x00 0xd7 0x04&gt;;
	clocks = &lt;0x02 0x19d 0x02 0x19e 0x61 0x62&gt;;
	clock-names = "usbhost\0arbiter\0utmi\0alk_usb";
	companion = &lt;0x63&gt;;
	phys = &lt;0x64&gt;;
	phy-names = "usb2-phy";
	power-domains = &lt;0x58 0x1f&gt;;
	status = "okay";
};

usb@fc840000 {
	compatible = "rockchip,rk3588-ohci\0generic-ohci";
	reg = &lt;0x00 0xfc840000 0x00 0x40000&gt;;
	interrupts = &lt;0x00 0xd8 0x04&gt;;
	clocks = &lt;0x02 0x19d 0x02 0x19e 0x61 0x62&gt;;
	clock-names = "usbhost\0arbiter\0utmi\0alk_usb";
	phys = &lt;0x64&gt;;
	phy-names = "usb2-phy";
	power-domains = &lt;0x58 0x1f&gt;;
	status = "okay";
	phandle = &lt;0x63&gt;;
};

usb@fc880000 {
	compatible = "rockchip,rk3588-ehci\0generic-ehci";
	reg = &lt;0x00 0xfc880000 0x00 0x40000&gt;;
	interrupts = &lt;0x00 0xda 0x04&gt;;
	clocks = &lt;0x02 0x19f 0x02 0x1a0 0x65 0x62&gt;;
	clock-names = "usbhost\0arbiter\0utmi\0alk_usb";
	companion = &lt;0x66&gt;;
	phys = &lt;0x67&gt;;
	phy-names = "usb2-phy";
	power-domains = &lt;0x58 0x1f&gt;;
	status = "okay";
};

usb@fc8c0000 {
	compatible = "rockchip,rk3588-ohci\0generic-ohci";
	reg = &lt;0x00 0xfc8c0000 0x00 0x40000&gt;;
	interrupts = &lt;0x00 0xdb 0x04&gt;;
	clocks = &lt;0x02 0x19f 0x02 0x1a0 0x65 0x62&gt;;
	clock-names = "usbhost\0arbiter\0utmi\0alk_usb";
	phys = &lt;0x67&gt;;
	phy-names = "usb2-phy";
	power-domains = &lt;0x58 0x1f&gt;;
	status = "okay";
	phandle = &lt;0x66&gt;;
};

iommu@fc900000 {
	compatible = "arm,smmu-v3";
	reg = &lt;0x00 0xfc900000 0x00 0x200000&gt;;
	interrupts = &lt;0x00 0x171 0x04 0x00 0x173 0x04 0x00 0x176 0x04 0x00 0x16f 0x04&gt;;
	interrupt-names = "eventq\0gerror\0priq\0cmdq-sync";
	#iommu-cells = &lt;0x01&gt;;
	status = "disabled";
};

iommu@fcb00000 {
	compatible = "arm,smmu-v3";
	reg = &lt;0x00 0xfcb00000 0x00 0x200000&gt;;
	interrupts = &lt;0x00 0x17d 0x04 0x00 0x17f 0x04 0x00 0x182 0x04 0x00 0x17b 0x04&gt;;
	interrupt-names = "eventq\0gerror\0priq\0cmdq-sync";
	#iommu-cells = &lt;0x01&gt;;
	status = "disabled";
};

usbhost3_0 {
	compatible = "rockchip,rk3588-dwc3\0rockchip,rk3399-dwc3";
	clocks = &lt;0x02 0x179 0x02 0x178 0x02 0x177 0x02 0x17a 0x02 0x166 0x02 0x181&gt;;
	clock-names = "ref\0suspend\0bus\0utmi\0php\0pipe";
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	ranges;
	status = "disabled";

	usb@fcd00000 {
		compatible = "snps,dwc3";
		reg = &lt;0x00 0xfcd00000 0x00 0x400000&gt;;
		interrupts = &lt;0x00 0xde 0x04&gt;;
		resets = &lt;0x02 0x237&gt;;
		reset-names = "usb3-host";
		dr_mode = "host";
		phys = &lt;0x68 0x04&gt;;
		phy-names = "usb3-phy";
		phy_type = "utmi_wide";
		snps,dis_enblslpm_quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		snps,dis_rxdet_inp3_quirk;
		snps,parkmode-disable-hs-quirk;
		snps,parkmode-disable-ss-quirk;
		status = "disabled";
	};
};

syscon@fd588000 {
	compatible = "rockchip,rk3588-pmu0-grf\0syscon\0simple-mfd";
	reg = &lt;0x00 0xfd588000 0x00 0x2000&gt;;

	reboot-mode {
		compatible = "syscon-reboot-mode";
		offset = &lt;0x80&gt;;
		mode-bootloader = &lt;0x5242c301&gt;;
		mode-charge = &lt;0x5242c30b&gt;;
		mode-fastboot = &lt;0x5242c309&gt;;
		mode-loader = &lt;0x5242c301&gt;;
		mode-normal = &lt;0x5242c300&gt;;
		mode-recovery = &lt;0x5242c303&gt;;
		mode-ums = &lt;0x5242c30c&gt;;
		mode-panic = &lt;0x5242c307&gt;;
		mode-watchdog = &lt;0x5242c308&gt;;
		mode-quiescent = &lt;0x5242c30e&gt;;
		mode-winusb = &lt;0x5242c30f&gt;;
	};
};

syscon@fd58a000 {
	compatible = "rockchip,rk3588-pmu1-grf\0syscon";
	reg = &lt;0x00 0xfd58a000 0x00 0x2000&gt;;
	phandle = &lt;0xfb&gt;;
};

syscon@fd58c000 {
	compatible = "rockchip,rk3588-sys-grf\0syscon\0simple-mfd";
	reg = &lt;0x00 0xfd58c000 0x00 0x1000&gt;;
	phandle = &lt;0xbf&gt;;

	rgb {
		compatible = "rockchip,rk3588-rgb";
		pinctrl-names = "default";
		pinctrl-0 = &lt;0x69&gt;;
		status = "disabled";

		ports {
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			port@0 {
				reg = &lt;0x00&gt;;
				#address-cells = &lt;0x01&gt;;
				#size-cells = &lt;0x00&gt;;

				endpoint@2 {
					reg = &lt;0x02&gt;;
					remote-endpoint = &lt;0x3a&gt;;
					status = "disabled";
					phandle = &lt;0xe7&gt;;
				};
			};
		};
	};
};

syscon@fd590000 {
	compatible = "rockchip,rk3588-bigcore0-grf\0syscon";
	reg = &lt;0x00 0xfd590000 0x00 0x100&gt;;
	phandle = &lt;0x26&gt;;
};

syscon@fd592000 {
	compatible = "rockchip,rk3588-bigcore1-grf\0syscon";
	reg = &lt;0x00 0xfd592000 0x00 0x100&gt;;
	phandle = &lt;0x29&gt;;
};

syscon@fd594000 {
	compatible = "rockchip,rk3588-litcore-grf\0syscon";
	reg = &lt;0x00 0xfd594000 0x00 0x100&gt;;
	phandle = &lt;0x22&gt;;
};

syscon@fd598000 {
	compatible = "rockchip,rk3588-dsu-grf\0syscon";
	reg = &lt;0x00 0xfd598000 0x00 0x100&gt;;
	phandle = &lt;0x23&gt;;
};

syscon@fd5a0000 {
	compatible = "rockchip,rk3588-gpu-grf\0syscon";
	reg = &lt;0x00 0xfd5a0000 0x00 0x100&gt;;
	phandle = &lt;0x5d&gt;;
};

syscon@fd5a2000 {
	compatible = "rockchip,rk3588-npu-grf\0syscon";
	reg = &lt;0x00 0xfd5a2000 0x00 0x100&gt;;
	phandle = &lt;0xac&gt;;
};

syscon@fd5a4000 {
	compatible = "rockchip,rk3588-vop-grf\0syscon";
	reg = &lt;0x00 0xfd5a4000 0x00 0x2000&gt;;
	phandle = &lt;0xce&gt;;
};

syscon@fd5a6000 {
	compatible = "rockchip,rk3588-vo-grf\0syscon";
	reg = &lt;0x00 0xfd5a6000 0x00 0x2000&gt;;
	clocks = &lt;0x6a&gt;;
	phandle = &lt;0xec&gt;;
};

syscon@fd5a8000 {
	compatible = "rockchip,rk3588-vo-grf\0syscon";
	reg = &lt;0x00 0xfd5a8000 0x00 0x100&gt;;
	clocks = &lt;0x6b&gt;;
	phandle = &lt;0xcf&gt;;
};

syscon@fd5ac000 {
	compatible = "rockchip,rk3588-usb-grf\0syscon";
	reg = &lt;0x00 0xfd5ac000 0x00 0x4000&gt;;
	phandle = &lt;0x6c&gt;;
};

syscon@fd5b0000 {
	compatible = "rockchip,rk3588-php-grf\0syscon";
	reg = &lt;0x00 0xfd5b0000 0x00 0x1000&gt;;
	phandle = &lt;0x6f&gt;;
};

syscon@fd5b4000 {
	compatible = "rockchip,mipi-dphy-grf\0syscon";
	reg = &lt;0x00 0xfd5b4000 0x00 0x1000&gt;;
	phandle = &lt;0x17f&gt;;
};

syscon@fd5b5000 {
	compatible = "rockchip,mipi-dphy-grf\0syscon";
	reg = &lt;0x00 0xfd5b5000 0x00 0x1000&gt;;
	phandle = &lt;0x180&gt;;
};

syscon@fd5bc000 {
	compatible = "rockchip,pipe-phy-grf\0syscon";
	reg = &lt;0x00 0xfd5bc000 0x00 0x100&gt;;
	phandle = &lt;0x181&gt;;
};

syscon@fd5c4000 {
	compatible = "rockchip,pipe-phy-grf\0syscon";
	reg = &lt;0x00 0xfd5c4000 0x00 0x100&gt;;
	phandle = &lt;0x182&gt;;
};

syscon@fd5c8000 {
	compatible = "rockchip,rk3588-usbdpphy-grf\0syscon";
	reg = &lt;0x00 0xfd5c8000 0x00 0x4000&gt;;
	phandle = &lt;0x17c&gt;;
};

syscon@fd5d0000 {
	compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
	reg = &lt;0x00 0xfd5d0000 0x00 0x4000&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x01&gt;;
	phandle = &lt;0x17b&gt;;

	usb2-phy@0 {
		compatible = "rockchip,rk3588-usb2phy";
		reg = &lt;0x00 0x10&gt;;
		interrupts = &lt;0x00 0x189 0x04&gt;;
		resets = &lt;0x02 0xc0047 0x02 0x488&gt;;
		reset-names = "phy\0apb";
		clocks = &lt;0x02 0x2b5&gt;;
		clock-names = "phyclk";
		clock-output-names = "usb480m_phy0";
		#clock-cells = &lt;0x00&gt;;
		rockchip,usbctrl-grf = &lt;0x6c&gt;;
		status = "okay";
		phandle = &lt;0x60&gt;;

		otg-port {
			#phy-cells = &lt;0x00&gt;;
			status = "okay";
			phy-supply = &lt;0x6d&gt;;
			phandle = &lt;0x5e&gt;;
		};
	};
};

syscon@fd5d8000 {
	compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
	reg = &lt;0x00 0xfd5d8000 0x00 0x4000&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x01&gt;;

	usb2-phy@8000 {
		compatible = "rockchip,rk3588-usb2phy";
		reg = &lt;0x8000 0x10&gt;;
		interrupts = &lt;0x00 0x187 0x04&gt;;
		resets = &lt;0x02 0xc0049 0x02 0x48a&gt;;
		reset-names = "phy\0apb";
		clocks = &lt;0x02 0x2b5&gt;;
		clock-names = "phyclk";
		clock-output-names = "usb480m_phy2";
		#clock-cells = &lt;0x00&gt;;
		status = "okay";
		phandle = &lt;0x61&gt;;

		host-port {
			#phy-cells = &lt;0x00&gt;;
			status = "okay";
			phy-supply = &lt;0x6e&gt;;
			phandle = &lt;0x64&gt;;
		};
	};
};

syscon@fd5dc000 {
	compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
	reg = &lt;0x00 0xfd5dc000 0x00 0x4000&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x01&gt;;

	usb2-phy@c000 {
		compatible = "rockchip,rk3588-usb2phy";
		reg = &lt;0xc000 0x10&gt;;
		interrupts = &lt;0x00 0x188 0x04&gt;;
		resets = &lt;0x02 0xc004a 0x02 0x48b&gt;;
		reset-names = "phy\0apb";
		clocks = &lt;0x02 0x2b5&gt;;
		clock-names = "phyclk";
		clock-output-names = "usb480m_phy3";
		#clock-cells = &lt;0x00&gt;;
		status = "okay";
		phandle = &lt;0x65&gt;;

		host-port {
			#phy-cells = &lt;0x00&gt;;
			status = "okay";
			phy-supply = &lt;0x6e&gt;;
			phandle = &lt;0x67&gt;;
		};
	};
};

syscon@fd5e0000 {
	compatible = "rockchip,rk3588-hdptxphy-grf\0syscon";
	reg = &lt;0x00 0xfd5e0000 0x00 0x100&gt;;
	phandle = &lt;0x17a&gt;;
};

syscon@fd5e8000 {
	compatible = "rockchip,mipi-dcphy-grf\0syscon";
	reg = &lt;0x00 0xfd5e8000 0x00 0x4000&gt;;
	phandle = &lt;0x17d&gt;;
};

syscon@fd5ec000 {
	compatible = "rockchip,mipi-dcphy-grf\0syscon";
	reg = &lt;0x00 0xfd5ec000 0x00 0x4000&gt;;
	phandle = &lt;0x17e&gt;;
};

syscon@fd5f0000 {
	compatible = "rockchip,rk3588-ioc\0syscon";
	reg = &lt;0x00 0xfd5f0000 0x00 0x10000&gt;;
	phandle = &lt;0x183&gt;;
};

clock-controller@fd7c0000 {
	compatible = "rockchip,rk3588-cru";
	rockchip,grf = &lt;0x6f&gt;;
	reg = &lt;0x00 0xfd7c0000 0x00 0x5c000&gt;;
	#clock-cells = &lt;0x01&gt;;
	#reset-cells = &lt;0x01&gt;;
	assigned-clocks = &lt;0x02 0x09 0x02 0x05 0x02 0x08 0x02 0x07 0x02 0xd8 0x02 0xda 0x02 0xd9 0x02 0x10e 0x02 0x10f 0x02 0x110 0x02 0x299 0x02 0x29a 0x02 0x7b 0x02 0xec 0x02 0x114 0x02 0x208 0x02 0x20e 0x02 0x21f 0x02 0x77&gt;;
	assigned-clock-rates = &lt;0x4190ab00 0x2ee00000 0x32a9f880 0x46cf7100 0x29d7ab80 0x17d78400 0x1dcd6500 0x2cb41780 0x5f5e100 0x17d78400 0x5f5e100 0xbebc200 0x165a0bc0 0x8f0d180 0xbebc200 0xb71b00 0xb71b00 0x5e69ec0 0x1312d00&gt;;
	phandle = &lt;0x02&gt;;
};

i2c@fd880000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfd880000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x287 0x02 0x286&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x13d 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x70&gt;;
	resets = &lt;0x02 0xc0022 0x02 0xc0021&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "okay";

	rk8602@42 {
		compatible = "rockchip,rk8602";
		reg = &lt;0x42&gt;;
		vin-supply = &lt;0x71&gt;;
		regulator-compatible = "rk860x-reg";
		regulator-name = "vdd_cpu_big0_s0";
		regulator-min-microvolt = &lt;0x86470&gt;;
		regulator-max-microvolt = &lt;0x100590&gt;;
		regulator-ramp-delay = &lt;0x8fc&gt;;
		rockchip,suspend-voltage-selector = &lt;0x01&gt;;
		regulator-boot-on;
		regulator-always-on;
		phandle = &lt;0x18&gt;;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};

	rk8603@43 {
		compatible = "rockchip,rk8603";
		reg = &lt;0x43&gt;;
		vin-supply = &lt;0x71&gt;;
		regulator-compatible = "rk860x-reg";
		regulator-name = "vdd_cpu_big1_s0";
		regulator-min-microvolt = &lt;0x86470&gt;;
		regulator-max-microvolt = &lt;0x100590&gt;;
		regulator-ramp-delay = &lt;0x8fc&gt;;
		rockchip,suspend-voltage-selector = &lt;0x01&gt;;
		regulator-boot-on;
		regulator-always-on;
		phandle = &lt;0x1c&gt;;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};
};

serial@fd890000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfd890000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x14b 0x04&gt;;
	clocks = &lt;0x02 0x2ae 0x02 0x2af&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0x72 0x06 0x72 0x07&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x73&gt;;
	status = "okay";
};

pwm@fd8b0000 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfd8b0000 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x158 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x74&gt;;
	clocks = &lt;0x02 0x2a5 0x02 0x2a4&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@fd8b0010 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfd8b0010 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x158 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x75&gt;;
	clocks = &lt;0x02 0x2a5 0x02 0x2a4&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@fd8b0020 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfd8b0020 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x158 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x76&gt;;
	clocks = &lt;0x02 0x2a5 0x02 0x2a4&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@fd8b0030 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfd8b0030 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x158 0x04 0x00 0x159 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x77&gt;;
	clocks = &lt;0x02 0x2a5 0x02 0x2a4&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

power-management@fd8d8000 {
	compatible = "rockchip,rk3588-pmu\0syscon\0simple-mfd";
	reg = &lt;0x00 0xfd8d8000 0x00 0x400&gt;;
	phandle = &lt;0xd0&gt;;

	power-controller {
		compatible = "rockchip,rk3588-power-controller";
		#power-domain-cells = &lt;0x01&gt;;
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;
		status = "okay";
		phandle = &lt;0x58&gt;;

		power-domain@8 {
			reg = &lt;0x08&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			power-domain@9 {
				reg = &lt;0x09&gt;;
				#address-cells = &lt;0x01&gt;;
				#size-cells = &lt;0x00&gt;;
				clocks = &lt;0x02 0x12f 0x02 0x131 0x02 0x130 0x02 0x126&gt;;
				pm_qos = &lt;0x78 0x79 0x7a&gt;;

				power-domain@10 {
					reg = &lt;0x0a&gt;;
					clocks = &lt;0x02 0x12f 0x02 0x131 0x02 0x130&gt;;
					pm_qos = &lt;0x7b&gt;;
				};

				power-domain@11 {
					reg = &lt;0x0b&gt;;
					clocks = &lt;0x02 0x12f 0x02 0x131 0x02 0x130&gt;;
					pm_qos = &lt;0x7c&gt;;
				};
			};
		};

		power-domain@12 {
			reg = &lt;0x0c&gt;;
			clocks = &lt;0x02 0x114 0x02 0x115 0x02 0x116&gt;;
			pm_qos = &lt;0x7d 0x7e 0x7f 0x80&gt;;
		};

		power-domain@13 {
			reg = &lt;0x0d&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			power-domain@14 {
				reg = &lt;0x0e&gt;;
				clocks = &lt;0x02 0x18f 0x02 0x1be 0x02 0x1bc 0x02 0x190 0x02 0x18e&gt;;
				pm_qos = &lt;0x81&gt;;
			};

			power-domain@15 {
				reg = &lt;0x0f&gt;;
				clocks = &lt;0x02 0x194 0x02 0x1be 0x02 0x1bc 0x02 0x195&gt;;
				pm_qos = &lt;0x82&gt;;
			};

			power-domain@16 {
				reg = &lt;0x10&gt;;
				#address-cells = &lt;0x01&gt;;
				#size-cells = &lt;0x00&gt;;
				clocks = &lt;0x02 0x1c4 0x02 0x1c5&gt;;
				pm_qos = &lt;0x83 0x84 0x85&gt;;

				power-domain@17 {
					reg = &lt;0x11&gt;;
					clocks = &lt;0x02 0x1c9 0x02 0x1c4 0x02 0x1c5 0x02 0x1ca&gt;;
					pm_qos = &lt;0x86 0x87 0x88&gt;;
				};
			};
		};

		power-domain@21 {
			reg = &lt;0x15&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;
			clocks = &lt;0x02 0x1be 0x02 0x1bd 0x02 0x1bc 0x02 0x1bf 0x02 0x1aa 0x02 0x1a9 0x02 0x1ac 0x02 0x1ad 0x02 0x1ae 0x02 0x1af 0x02 0x1b0 0x02 0x1b1 0x02 0x1b2 0x02 0x1b3 0x02 0x1b4 0x02 0x1b5 0x02 0x1b7 0x02 0x1b6&gt;;
			pm_qos = &lt;0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90&gt;;

			power-domain@23 {
				reg = &lt;0x17&gt;;
				clocks = &lt;0x02 0x4b 0x02 0x49 0x02 0x1be&gt;;
				pm_qos = &lt;0x91&gt;;
			};

			power-domain@14 {
				reg = &lt;0x0e&gt;;
				clocks = &lt;0x02 0x18f 0x02 0x1be 0x02 0x1bc 0x02 0x190&gt;;
				pm_qos = &lt;0x81&gt;;
			};

			power-domain@15 {
				reg = &lt;0x0f&gt;;
				clocks = &lt;0x02 0x194 0x02 0x1be 0x02 0x1bc&gt;;
				pm_qos = &lt;0x82&gt;;
			};

			power-domain@22 {
				reg = &lt;0x16&gt;;
				clocks = &lt;0x02 0x1ba 0x02 0x1b9&gt;;
				pm_qos = &lt;0x92&gt;;
			};
		};

		power-domain@24 {
			reg = &lt;0x18&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;
			clocks = &lt;0x02 0x26e 0x02 0x26d 0x02 0x270&gt;;
			pm_qos = &lt;0x93 0x94&gt;;

			power-domain@25 {
				reg = &lt;0x19&gt;;
				clocks = &lt;0x02 0x1f6 0x02 0x1f7 0x02 0x1f5 0x02 0x1f3 0x02 0x1ee 0x02 0x1ed 0x02 0x26d&gt;;
				pm_qos = &lt;0x95&gt;;
			};
		};

		power-domain@26 {
			reg = &lt;0x1a&gt;;
			clocks = &lt;0x02 0x22e 0x02 0x22f 0x02 0x22d 0x02 0x218 0x02 0x217 0x02 0x22b 0x02 0x264&gt;;
			pm_qos = &lt;0x96 0x97&gt;;
		};

		power-domain@27 {
			reg = &lt;0x1b&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;
			clocks = &lt;0x02 0x1e1 0x02 0x1e2 0x02 0x1df 0x02 0x1de 0x02 0x1e5 0x02 0x1e4&gt;;
			pm_qos = &lt;0x98 0x99 0x9a 0x9b&gt;;

			power-domain@28 {
				reg = &lt;0x1c&gt;;
				clocks = &lt;0x02 0x121 0x02 0x120 0x02 0x1e1 0x02 0x1e2&gt;;
				pm_qos = &lt;0x9c 0x9d&gt;;
			};

			power-domain@29 {
				reg = &lt;0x1d&gt;;
				clocks = &lt;0x02 0x1d6 0x02 0x1d5 0x02 0x1d9 0x02 0x1d8 0x02 0x1e2&gt;;
				pm_qos = &lt;0x9e 0x9f&gt;;
			};
		};

		power-domain@30 {
			reg = &lt;0x1e&gt;;
			clocks = &lt;0x02 0x189 0x02 0x18a&gt;;
			pm_qos = &lt;0xa0&gt;;
		};

		power-domain@31 {
			reg = &lt;0x1f&gt;;
			clocks = &lt;0x02 0x166 0x02 0x1a1 0x02 0x1a4 0x02 0x19d 0x02 0x19e 0x02 0x19f 0x02 0x1a0&gt;;
			pm_qos = &lt;0xa1 0xa2 0xa3 0xa4&gt;;
		};

		power-domain@33 {
			reg = &lt;0x21&gt;;
			clocks = &lt;0x02 0x166 0x02 0x169 0x02 0x16a&gt;;
		};

		power-domain@34 {
			reg = &lt;0x22&gt;;
			clocks = &lt;0x02 0x166 0x02 0x169 0x02 0x16a&gt;;
		};

		power-domain@37 {
			reg = &lt;0x25&gt;;
			clocks = &lt;0x02 0x199 0x02 0x140&gt;;
			pm_qos = &lt;0xa5&gt;;
		};

		power-domain@38 {
			reg = &lt;0x26&gt;;
			clocks = &lt;0x02 0x3c 0x02 0x3d&gt;;
		};

		power-domain@40 {
			reg = &lt;0x28&gt;;
			pm_qos = &lt;0xa6&gt;;
		};
	};
};

pvtm@fda40000 {
	compatible = "rockchip,rk3588-bigcore0-pvtm";
	reg = &lt;0x00 0xfda40000 0x00 0x100&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;

	pvtm@0 {
		reg = &lt;0x00&gt;;
		clocks = &lt;0x02 0x2c6 0x02 0x15&gt;;
		clock-names = "clk\0pclk";
	};
};

pvtm@fda50000 {
	compatible = "rockchip,rk3588-bigcore1-pvtm";
	reg = &lt;0x00 0xfda50000 0x00 0x100&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;

	pvtm@1 {
		reg = &lt;0x01&gt;;
		clocks = &lt;0x02 0x2c8 0x02 0x17&gt;;
		clock-names = "clk\0pclk";
	};
};

pvtm@fda60000 {
	compatible = "rockchip,rk3588-litcore-pvtm";
	reg = &lt;0x00 0xfda60000 0x00 0x100&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;

	pvtm@2 {
		reg = &lt;0x02&gt;;
		clocks = &lt;0x02 0x2ca 0x02 0x1b&gt;;
		clock-names = "clk\0pclk";
	};
};

pvtm@fdaf0000 {
	compatible = "rockchip,rk3588-npu-pvtm";
	reg = &lt;0x00 0xfdaf0000 0x00 0x100&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;

	pvtm@3 {
		reg = &lt;0x03&gt;;
		clocks = &lt;0x02 0x12b 0x02 0x129&gt;;
		clock-names = "clk\0pclk";
		resets = &lt;0x02 0x1de 0x02 0x1dc&gt;;
		reset-names = "rts\0rst-p";
	};
};

pvtm@fdb30000 {
	compatible = "rockchip,rk3588-gpu-pvtm";
	reg = &lt;0x00 0xfdb30000 0x00 0x100&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;

	pvtm@4 {
		reg = &lt;0x04&gt;;
		clocks = &lt;0x02 0x118&gt;;
		clock-names = "clk";
		resets = &lt;0x02 0x430 0x02 0x42f&gt;;
		reset-names = "rts\0rst-p";
	};
};

npu@fdab0000 {
	compatible = "rockchip,rk3588-rknpu";
	reg = &lt;0x00 0xfdab0000 0x00 0x10000 0x00 0xfdac0000 0x00 0x10000 0x00 0xfdad0000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04&gt;;
	interrupt-names = "npu0_irq\0npu1_irq\0npu2_irq";
	clocks = &lt;0x0e 0x06 0x02 0x12d 0x02 0x122 0x02 0x124 0x02 0x12e 0x02 0x123 0x02 0x125 0x02 0x131&gt;;
	clock-names = "clk_npu\0aclk0\0aclk1\0aclk2\0hclk0\0hclk1\0hclk2\0pclk";
	assigned-clocks = &lt;0x0e 0x06&gt;;
	assigned-clock-rates = &lt;0xbebc200&gt;;
	resets = &lt;0x02 0x1e6 0x02 0x1b0 0x02 0x1c0 0x02 0x1e8 0x02 0x1b2 0x02 0x1c2&gt;;
	reset-names = "srst_a0\0srst_a1\0srst_a2\0srst_h0\0srst_h1\0srst_h2";
	power-domains = &lt;0x58 0x09 0x58 0x0a 0x58 0x0b&gt;;
	power-domain-names = "npu0\0npu1\0npu2";
	operating-points-v2 = &lt;0xa7&gt;;
	iommus = &lt;0xa8&gt;;
	status = "okay";
	rknpu-supply = &lt;0xa9&gt;;
	mem-supply = &lt;0xa9&gt;;
};

npu-opp-table {
	compatible = "operating-points-v2";
	nvmem-cells = &lt;0xaa 0xab 0x21&gt;;
	nvmem-cell-names = "leakage\0opp-info\0specification_serial_number";
	rockchip,supported-hw;
	rockchip,pvtm-hw = &lt;0x06&gt;;
	rockchip,pvtm-voltage-sel-hw = &lt;0x00 0x31f 0x00 0x320 0x333 0x01 0x334 0x34c 0x02 0x34d 0x365 0x03 0x366 0x37e 0x04 0x37f 0x270f 0x05&gt;;
	rockchip,pvtm-voltage-sel = &lt;0x00 0x32f 0x00 0x330 0x343 0x01 0x344 0x35c 0x02 0x35d 0x375 0x03 0x376 0x38e 0x04 0x38f 0x270f 0x05&gt;;
	rockchip,pvtm-pvtpll;
	rockchip,pvtm-offset = &lt;0x50&gt;;
	rockchip,pvtm-sample-time = &lt;0x44c&gt;;
	rockchip,pvtm-freq = &lt;0xc3500&gt;;
	rockchip,pvtm-volt = &lt;0xb71b0&gt;;
	rockchip,pvtm-ref-temp = &lt;0x19&gt;;
	rockchip,pvtm-temp-prop = &lt;0xffffff8f 0xffffff8f&gt;;
	rockchip,pvtm-thermal-zone = "npu-thermal";
	rockchip,opp-clocks = &lt;0x02 0x12a 0x02 0x12f&gt;;
	rockchip,grf = &lt;0xac&gt;;
	volt-mem-read-margin = &lt;0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04&gt;;
	low-volt-mem-read-margin = &lt;0x04&gt;;
	intermediate-threshold-freq = &lt;0x7a120&gt;;
	rockchip,init-freq = &lt;0xf4240&gt;;
	rockchip,temp-hysteresis = &lt;0x1388&gt;;
	rockchip,low-temp = &lt;0x2710&gt;;
	rockchip,low-temp-min-volt = &lt;0xb71b0&gt;;
	rockchip,high-temp = &lt;0x14c08&gt;;
	rockchip,high-temp-max-freq = &lt;0xc3500&gt;;
	phandle = &lt;0xa7&gt;;

	opp-300000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x11e1a300&gt;;
		opp-microvolt = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xa7d8c 0xa7d8c 0xcf850 0xa7d8c 0xa7d8c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-400000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x17d78400&gt;;
		opp-microvolt = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xa7d8c 0xa7d8c 0xcf850 0xa7d8c 0xa7d8c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-500000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x1dcd6500&gt;;
		opp-microvolt = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xa7d8c 0xa7d8c 0xcf850 0xa7d8c 0xa7d8c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-600000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xa7d8c 0xa7d8c 0xcf850 0xa7d8c 0xa7d8c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-700000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x29b92700&gt;;
		opp-microvolt = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xa7d8c 0xa7d8c 0xcf850 0xa7d8c 0xa7d8c 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xa4cb8 0xa4cb8 0xcf850 0xa4cb8 0xa4cb8 0xcf850&gt;;
	};

	opp-800000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x2faf0800&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xb40dc 0xb40dc 0xcf850 0xb40dc 0xb40dc 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xb1008 0xb1008 0xcf850 0xb1008 0xb1008 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xadf34 0xadf34 0xcf850 0xadf34 0xadf34 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xaae60 0xaae60 0xcf850 0xaae60 0xaae60 0xcf850&gt;;
	};

	opp-900000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x35a4e900&gt;;
		opp-microvolt = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xbd358 0xbd358 0xcf850 0xbd358 0xbd358 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xba284 0xba284 0xcf850 0xba284 0xba284 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xb40dc 0xb40dc 0xcf850 0xb40dc 0xb40dc 0xcf850&gt;;
	};

	opp-1000000000 {
		opp-supported-hw = &lt;0xf9 0xffff&gt;;
		opp-hz = &lt;0x00 0x3b9aca00&gt;;
		opp-microvolt = &lt;0xcf850 0xcf850 0xcf850 0xcf850 0xcf850 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xcc77c 0xcc77c 0xcf850 0xcc77c 0xcc77c 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xc96a8 0xc96a8 0xcf850 0xc96a8 0xc96a8 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xc65d4 0xc65d4 0xcf850 0xc65d4 0xc65d4 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
	};

	opp-j-m-300000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x11e1a300&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-400000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x17d78400&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-500000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x1dcd6500&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-600000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x23c34600&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-700000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x29b92700&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-800000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x2faf0800&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};

	opp-j-m-950000000 {
		opp-supported-hw = &lt;0x06 0xffff&gt;;
		opp-hz = &lt;0x00 0x389fd980&gt;;
		opp-microvolt = &lt;0xcc77c 0xcc77c 0xcf850 0xcc77c 0xcc77c 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xc96a8 0xc96a8 0xcf850 0xc96a8 0xc96a8 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xc65d4 0xc65d4 0xcf850 0xc65d4 0xc65d4 0xcf850&gt;;
		opp-microvolt-L3 = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L4 = &lt;0xc042c 0xc042c 0xcf850 0xc042c 0xc042c 0xcf850&gt;;
		opp-microvolt-L5 = &lt;0xbd358 0xbd358 0xcf850 0xbd358 0xbd358 0xcf850&gt;;
	};
};

iommu@fdab9000 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdab9000 0x00 0x100 0x00 0xfdaba000 0x00 0x100 0x00 0xfdaca000 0x00 0x100 0x00 0xfdada000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04&gt;;
	interrupt-names = "npu0_mmu\0npu1_mmu\0npu2_mmu";
	clocks = &lt;0x02 0x12d 0x02 0x122 0x02 0x124 0x02 0x12e 0x02 0x123 0x02 0x125&gt;;
	clock-names = "aclk0\0aclk1\0aclk2\0iface0\0iface1\0iface2";
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xa8&gt;;
};

vepu@fdb50000 {
	compatible = "rockchip,vpu-encoder-v2";
	reg = &lt;0x00 0xfdb50000 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x78 0x04&gt;;
	interrupt-names = "irq_vepu";
	clocks = &lt;0x02 0x1c0 0x02 0x1c1&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1c0&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2c8 0x02 0x2c9&gt;;
	reset-names = "shared_video_a\0shared_video_h";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	iommus = &lt;0xad&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x00&gt;;
	rockchip,resetgroup-node = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

vdpu@fdb50400 {
	compatible = "rockchip,vpu-decoder-v2";
	reg = &lt;0x00 0xfdb50400 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x77 0x04&gt;;
	interrupt-names = "irq_vdpu";
	clocks = &lt;0x02 0x1c0 0x02 0x1c1&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1c0&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2c8 0x02 0x2c9&gt;;
	reset-names = "shared_video_a\0shared_video_h";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	iommus = &lt;0xad&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x00&gt;;
	rockchip,resetgroup-node = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

iommu@fdb50800 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdb50800 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x76 0x04&gt;;
	interrupt-names = "irq_vdpu_mmu";
	clocks = &lt;0x02 0x1c0 0x02 0x1c1&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x15&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xad&gt;;
};

avsd-plus@fdb51000 {
	compatible = "rockchip,avs-plus-decoder";
	reg = &lt;0x00 0xfdb51000 0x00 0x200&gt;;
	interrupts = &lt;0x00 0x77 0x04&gt;;
	interrupt-names = "irq_avsd";
	clocks = &lt;0x02 0x1c0 0x02 0x1c1&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1c0&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2c8 0x02 0x2c9&gt;;
	reset-names = "shared_video_a\0shared_video_h";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	iommus = &lt;0xad&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x00&gt;;
	rockchip,resetgroup-node = &lt;0x00&gt;;
	status = "okay";
};

rga@fdb60000 {
	compatible = "rockchip,rga3_core0";
	reg = &lt;0x00 0xfdb60000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x72 0x04&gt;;
	interrupt-names = "rga3_core0_irq";
	clocks = &lt;0x02 0x1ba 0x02 0x1b9 0x02 0x1bb&gt;;
	clock-names = "aclk_rga3_0\0hclk_rga3_0\0clk_rga3_0";
	power-domains = &lt;0x58 0x16&gt;;
	iommus = &lt;0xaf&gt;;
	status = "okay";
};

iommu@fdb60f00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdb60f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x72 0x04&gt;;
	interrupt-names = "rga3_0_mmu";
	clocks = &lt;0x02 0x1ba 0x02 0x1b9&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x16&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xaf&gt;;
};

rga@fdb70000 {
	compatible = "rockchip,rga3_core1";
	reg = &lt;0x00 0xfdb70000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x73 0x04&gt;;
	interrupt-names = "rga3_core1_irq";
	clocks = &lt;0x02 0x18a 0x02 0x189 0x02 0x18b&gt;;
	clock-names = "aclk_rga3_1\0hclk_rga3_1\0clk_rga3_1";
	power-domains = &lt;0x58 0x1e&gt;;
	iommus = &lt;0xb0&gt;;
	status = "okay";
};

iommu@fdb70f00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdb70f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x73 0x04&gt;;
	interrupt-names = "rga3_1_mmu";
	clocks = &lt;0x02 0x18a 0x02 0x189&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x1e&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xb0&gt;;
};

rga@fdb80000 {
	compatible = "rockchip,rga2_core0";
	reg = &lt;0x00 0xfdb80000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x74 0x04&gt;;
	interrupt-names = "rga2_irq";
	clocks = &lt;0x02 0x1b7 0x02 0x1b6 0x02 0x1b8&gt;;
	clock-names = "aclk_rga2\0hclk_rga2\0clk_rga2";
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

jpegd@fdb90000 {
	compatible = "rockchip,rkv-jpeg-decoder-v1";
	reg = &lt;0x00 0xfdb90000 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x81 0x04&gt;;
	interrupt-names = "irq_jpegd";
	clocks = &lt;0x02 0x1b4 0x02 0x1b5&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x23c34600 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1b4&gt;;
	assigned-clock-rates = &lt;0x23c34600&gt;;
	resets = &lt;0x02 0x2d2 0x02 0x2d3&gt;;
	reset-names = "video_a\0video_h";
	rockchip,skip-pmu-idle-request;
	iommus = &lt;0xb1&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x01&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

iommu@fdb90480 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdb90480 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x82 0x04&gt;;
	interrupt-names = "irq_jpegd_mmu";
	clocks = &lt;0x02 0x1b4 0x02 0x1b5&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x15&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xb1&gt;;
};

jpege-core@fdba0000 {
	compatible = "rockchip,vpu-jpege-core";
	reg = &lt;0x00 0xfdba0000 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x7a 0x04&gt;;
	interrupt-names = "irq_jpege0";
	clocks = &lt;0x02 0x1ac 0x02 0x1ad&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1ac&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2ca 0x02 0x2cb&gt;;
	reset-names = "video_a\0video_h";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	iommus = &lt;0xb2&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x02&gt;;
	rockchip,ccu = &lt;0xb3&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

iommu@fdba0800 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdba0800 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x79 0x04&gt;;
	interrupt-names = "irq_jpege0_mmu";
	clocks = &lt;0x02 0x1ac 0x02 0x1ad&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x15&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xb2&gt;;
};

jpege-core@fdba4000 {
	compatible = "rockchip,vpu-jpege-core";
	reg = &lt;0x00 0xfdba4000 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x7c 0x04&gt;;
	interrupt-names = "irq_jpege1";
	clocks = &lt;0x02 0x1ae 0x02 0x1af&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1ae&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2cc 0x02 0x2cd&gt;;
	reset-names = "video_a\0video_h";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	iommus = &lt;0xb4&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x02&gt;;
	rockchip,ccu = &lt;0xb3&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

iommu@fdba4800 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdba4800 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x7b 0x04&gt;;
	interrupt-names = "irq_jpege1_mmu";
	clocks = &lt;0x02 0x1ae 0x02 0x1af&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x15&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xb4&gt;;
};

jpege-core@fdba8000 {
	compatible = "rockchip,vpu-jpege-core";
	reg = &lt;0x00 0xfdba8000 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x7e 0x04&gt;;
	interrupt-names = "irq_jpege2";
	clocks = &lt;0x02 0x1b0 0x02 0x1b1&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1b0&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2ce 0x02 0x2cf&gt;;
	reset-names = "video_a\0video_h";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	iommus = &lt;0xb5&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x02&gt;;
	rockchip,ccu = &lt;0xb3&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

iommu@fdba8800 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdba8800 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x7d 0x04&gt;;
	interrupt-names = "irq_jpege2_mmu";
	clocks = &lt;0x02 0x1b0 0x02 0x1b1&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x15&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xb5&gt;;
};

jpege-core@fdbac000 {
	compatible = "rockchip,vpu-jpege-core";
	reg = &lt;0x00 0xfdbac000 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x80 0x04&gt;;
	interrupt-names = "irq_jpege3";
	clocks = &lt;0x02 0x1b2 0x02 0x1b3&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1b2&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2d0 0x02 0x2d1&gt;;
	reset-names = "video_a\0video_h";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	iommus = &lt;0xb6&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x02&gt;;
	rockchip,ccu = &lt;0xb3&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
};

iommu@fdbac800 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdbac800 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x7f 0x04&gt;;
	interrupt-names = "irq_jpege3_mmu";
	clocks = &lt;0x02 0x1b2 0x02 0x1b3&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x15&gt;;
	#iommu-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xb6&gt;;
};

iep@fdbb0000 {
	compatible = "rockchip,iep-v2";
	reg = &lt;0x00 0xfdbb0000 0x00 0x500&gt;;
	interrupts = &lt;0x00 0x75 0x04&gt;;
	interrupt-names = "irq_iep";
	clocks = &lt;0x02 0x1aa 0x02 0x1a9 0x02 0x1ab&gt;;
	clock-names = "aclk\0hclk\0sclk";
	rockchip,normal-rates = &lt;0x2367b880 0x00&gt;;
	assigned-clocks = &lt;0x02 0x1aa&gt;;
	assigned-clock-rates = &lt;0x2367b880&gt;;
	resets = &lt;0x02 0x2d5 0x02 0x2d4 0x02 0x2d6&gt;;
	reset-names = "rst_a\0rst_h\0rst_s";
	rockchip,skip-pmu-idle-request;
	rockchip,disable-auto-freq;
	power-domains = &lt;0x58 0x15&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x06&gt;;
	iommus = &lt;0xb7&gt;;
	status = "okay";
};

iommu@fdbb0800 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdbb0800 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x75 0x04&gt;;
	interrupt-names = "irq_iep_mmu";
	clocks = &lt;0x02 0x1aa 0x02 0x1a9&gt;;
	clock-names = "aclk\0iface";
	#iommu-cells = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x15&gt;;
	status = "okay";
	phandle = &lt;0xb7&gt;;
};

rkvenc-core@fdbd0000 {
	compatible = "rockchip,rkv-encoder-v2-core";
	reg = &lt;0x00 0xfdbd0000 0x00 0x6000&gt;;
	interrupts = &lt;0x00 0x65 0x04&gt;;
	interrupt-names = "irq_rkvenc0";
	clocks = &lt;0x02 0x1c5 0x02 0x1c4 0x02 0x1c6&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core";
	rockchip,normal-rates = &lt;0x1dcd6500 0x00 0x2faf0800&gt;;
	assigned-clocks = &lt;0x02 0x1c5 0x02 0x1c6&gt;;
	assigned-clock-rates = &lt;0x1dcd6500 0x2faf0800&gt;;
	resets = &lt;0x02 0x2f5 0x02 0x2f4 0x02 0x2f6&gt;;
	reset-names = "video_a\0video_h\0video_core";
	rockchip,skip-pmu-idle-request;
	iommus = &lt;0xb8&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,ccu = &lt;0xb9&gt;;
	rockchip,taskqueue-node = &lt;0x07&gt;;
	rockchip,task-capacity = &lt;0x08&gt;;
	power-domains = &lt;0x58 0x10&gt;;
	operating-points-v2 = &lt;0xba&gt;;
	status = "okay";
	venc-supply = &lt;0xbb&gt;;
	mem-supply = &lt;0xbb&gt;;
};

iommu@fdbdf000 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdbdf000 0x00 0x40 0x00 0xfdbdf040 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x63 0x04 0x00 0x64 0x04&gt;;
	interrupt-names = "irq_rkvenc0_mmu0\0irq_rkvenc0_mmu1";
	clocks = &lt;0x02 0x1c5 0x02 0x1c4&gt;;
	clock-names = "aclk\0iface";
	rockchip,disable-mmu-reset;
	rockchip,enable-cmd-retry;
	rockchip,shootdown-entire;
	#iommu-cells = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x10&gt;;
	status = "okay";
	phandle = &lt;0xb8&gt;;
};

rkvenc-core@fdbe0000 {
	compatible = "rockchip,rkv-encoder-v2-core";
	reg = &lt;0x00 0xfdbe0000 0x00 0x6000&gt;;
	interrupts = &lt;0x00 0x68 0x04&gt;;
	interrupt-names = "irq_rkvenc1";
	clocks = &lt;0x02 0x1ca 0x02 0x1c9 0x02 0x1cb&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core";
	rockchip,normal-rates = &lt;0x1dcd6500 0x00 0x2faf0800&gt;;
	assigned-clocks = &lt;0x02 0x1ca 0x02 0x1cb&gt;;
	assigned-clock-rates = &lt;0x1dcd6500 0x2faf0800&gt;;
	resets = &lt;0x02 0x305 0x02 0x304 0x02 0x306&gt;;
	reset-names = "video_a\0video_h\0video_core";
	rockchip,skip-pmu-idle-request;
	iommus = &lt;0xbc&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,ccu = &lt;0xb9&gt;;
	rockchip,taskqueue-node = &lt;0x07&gt;;
	rockchip,task-capacity = &lt;0x08&gt;;
	power-domains = &lt;0x58 0x11&gt;;
	operating-points-v2 = &lt;0xba&gt;;
	status = "okay";
	venc-supply = &lt;0xbb&gt;;
	mem-supply = &lt;0xbb&gt;;
};

iommu@fdbef000 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdbef000 0x00 0x40 0x00 0xfdbef040 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x66 0x04 0x00 0x67 0x04&gt;;
	interrupt-names = "irq_rkvenc1_mmu0\0irq_rkvenc1_mmu1";
	clocks = &lt;0x02 0x1ca 0x02 0x1c9&gt;;
	lock-names = "aclk\0iface";
	rockchip,disable-mmu-reset;
	rockchip,enable-cmd-retry;
	rockchip,shootdown-entire;
	#iommu-cells = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x11&gt;;
	status = "okay";
	phandle = &lt;0xbc&gt;;
};

venc-opp-table {
	compatible = "operating-points-v2";
	nvmem-cells = &lt;0xbd 0xbe&gt;;
	nvmem-cell-names = "leakage\0opp-info";
	rockchip,leakage-voltage-sel = &lt;0x01 0x0f 0x00 0x10 0x19 0x01 0x1a 0xfe 0x02&gt;;
	rockchip,grf = &lt;0xbf&gt;;
	volt-mem-read-margin = &lt;0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04&gt;;
	phandle = &lt;0xba&gt;;

	opp-800000000 {
		opp-hz = &lt;0x00 0x2faf0800&gt;;
		opp-microvolt = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
		opp-microvolt-L0 = &lt;0xc3500 0xc3500 0xcf850 0xc3500 0xc3500 0xcf850&gt;;
		opp-microvolt-L1 = &lt;0xbd358 0xbd358 0xcf850 0xbd358 0xbd358 0xcf850&gt;;
		opp-microvolt-L2 = &lt;0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xcf850&gt;;
	};
};

rkvdec-ccu@fdc30000 {
	compatible = "rockchip,rkv-decoder-v2-ccu";
	reg = &lt;0x00 0xfdc30000 0x00 0x100&gt;;
	reg-names = "ccu";
	clocks = &lt;0x02 0x18e&gt;;
	clock-names = "aclk_ccu";
	assigned-clocks = &lt;0x02 0x18e&gt;;
	assigned-clock-rates = &lt;0x23c34600&gt;;
	resets = &lt;0x02 0x282&gt;;
	reset-names = "video_ccu";
	rockchip,skip-pmu-idle-request;
	rockchip,ccu-mode = &lt;0x01&gt;;
	power-domains = &lt;0x58 0x0e&gt;;
	status = "okay";
	phandle = &lt;0xc1&gt;;
};

rkvdec-core@fdc38000 {
	compatible = "rockchip,rkv-decoder-v2";
	reg = &lt;0x00 0xfdc38100 0x00 0x400 0x00 0xfdc38000 0x00 0x100&gt;;
	reg-names = "regs\0link";
	interrupts = &lt;0x00 0x5f 0x04&gt;;
	interrupt-names = "irq_rkvdec0";
	clocks = &lt;0x02 0x190 0x02 0x18f 0x02 0x193 0x02 0x191 0x02 0x192&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core\0clk_cabac\0clk_hevc_cabac";
	rockchip,normal-rates = &lt;0x2faf0800 0x00 0x23c34600 0x23c34600 0x3b9aca00&gt;;
	assigned-clocks = &lt;0x02 0x190 0x02 0x193 0x02 0x191 0x02 0x192&gt;;
	assigned-clock-rates = &lt;0x2faf0800 0x23c34600 0x23c34600 0x3b9aca00&gt;;
	resets = &lt;0x02 0x284 0x02 0x283 0x02 0x289 0x02 0x287 0x02 0x288&gt;;
	reset-names = "video_a\0video_h\0video_core\0video_cabac\0video_hevc_cabac";
	rockchip,skip-pmu-idle-request;
	iommus = &lt;0xc0&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,ccu = &lt;0xc1&gt;;
	rockchip,core-mask = &lt;0x10001&gt;;
	rockchip,task-capacity = &lt;0x10&gt;;
	rockchip,taskqueue-node = &lt;0x09&gt;;
	rockchip,sram = &lt;0xc2&gt;;
	rockchip,rcb-iova = &lt;0xfff00000 0x100000&gt;;
	rockchip,rcb-info = &lt;0x88 0x6000 0x89 0xc000 0x8d 0x16000 0x8c 0xc000 0x8b 0x2c000 0x85 0xc000 0x86 0x2000 0x87 0x1100 0x8a 0x3300 0x8e 0x47300&gt;;
	rockchip,rcb-min-width = &lt;0x200&gt;;
	power-domains = &lt;0x58 0x0e&gt;;
	status = "okay";
};

iommu@fdc38700 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdc38700 0x00 0x40 0x00 0xfdc38740 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x60 0x04&gt;;
	interrupt-names = "irq_rkvdec0_mmu";
	clocks = &lt;0x02 0x190 0x02 0x18f&gt;;
	clock-names = "aclk\0iface";
	rockchip,disable-mmu-reset;
	rockchip,enable-cmd-retry;
	rockchip,shootdown-entire;
	rockchip,master-handle-irq;
	#iommu-cells = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x0e&gt;;
	status = "okay";
	phandle = &lt;0xc0&gt;;
};

rkvdec-core@fdc48000 {
	compatible = "rockchip,rkv-decoder-v2";
	reg = &lt;0x00 0xfdc48100 0x00 0x400 0x00 0xfdc48000 0x00 0x100&gt;;
	reg-names = "regs\0link";
	interrupts = &lt;0x00 0x61 0x04&gt;;
	interrupt-names = "irq_rkvdec1";
	clocks = &lt;0x02 0x195 0x02 0x194 0x02 0x198 0x02 0x196 0x02 0x197&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core\0clk_cabac\0clk_hevc_cabac";
	rockchip,normal-rates = &lt;0x2faf0800 0x00 0x23c34600 0x23c34600 0x3b9aca00&gt;;
	assigned-clocks = &lt;0x02 0x195 0x02 0x198 0x02 0x196 0x02 0x197&gt;;
	assigned-clock-rates = &lt;0x2faf0800 0x23c34600 0x23c34600 0x3b9aca00&gt;;
	resets = &lt;0x02 0x293 0x02 0x292 0x02 0x298 0x02 0x296 0x02 0x297&gt;;
	reset-names = "video_a\0video_h\0video_core\0video_cabac\0video_hevc_cabac";
	rockchip,skip-pmu-idle-request;
	iommus = &lt;0xc3&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,ccu = &lt;0xc1&gt;;
	rockchip,core-mask = &lt;0x20002&gt;;
	rockchip,task-capacity = &lt;0x10&gt;;
	rockchip,taskqueue-node = &lt;0x09&gt;;
	rockchip,sram = &lt;0xc4&gt;;
	rockchip,rcb-iova = &lt;0xffe00000 0x100000&gt;;
	rockchip,rcb-info = &lt;0x88 0x6000 0x89 0xc000 0x8d 0x16000 0x8c 0xc000 0x8b 0x2c000 0x85 0xc000 0x86 0x2000 0x87 0x1100 0x8a 0x3300 0x8e 0x47300&gt;;
	rockchip,rcb-min-width = &lt;0x200&gt;;
	power-domains = &lt;0x58 0x0f&gt;;
	status = "okay";
};

iommu@fdc48700 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdc48700 0x00 0x40 0x00 0xfdc48740 0x00 0x40&gt;;
	interrupts = &lt;0x00 0x62 0x04&gt;;
	interrupt-names = "irq_rkvdec1_mmu";
	clocks = &lt;0x02 0x195 0x02 0x194&gt;;
	clock-names = "aclk\0iface";
	rockchip,disable-mmu-reset;
	rockchip,enable-cmd-retry;
	rockchip,shootdown-entire;
	rockchip,master-handle-irq;
	#iommu-cells = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x0f&gt;;
	status = "okay";
	phandle = &lt;0xc3&gt;;
};

av1d@fdc70000 {
	compatible = "rockchip,av1-decoder";
	reg = &lt;0x00 0xfdc70000 0x00 0x800 0x00 0xfdc80000 0x00 0x400 0x00 0xfdc90000 0x00 0x400&gt;;
	reg-names = "vcd\0cache\0afbc";
	interrupts = &lt;0x00 0x6c 0x04 0x00 0x6b 0x04 0x00 0x6a 0x04&gt;;
	interrupt-names = "irq_av1d\0irq_cache\0irq_afbc";
	clocks = &lt;0x02 0x49 0x02 0x4b&gt;;
	clock-names = "aclk_vcodec\0hclk_vcodec";
	rockchip,normal-rates = &lt;0x17d78400 0x17d78400&gt;;
	assigned-clocks = &lt;0x02 0x49 0x02 0x4b&gt;;
	assigned-clock-rates = &lt;0x17d78400 0x17d78400&gt;;
	resets = &lt;0x02 0x442 0x02 0x445&gt;;
	reset-names = "video_a\0video_h";
	iommus = &lt;0xc5&gt;;
	rockchip,srv = &lt;0xae&gt;;
	rockchip,taskqueue-node = &lt;0x0b&gt;;
	power-domains = &lt;0x58 0x17&gt;;
	status = "disabled";
};

iommu@fdca0000 {
	compatible = "rockchip,iommu-av1";
	reg = &lt;0x00 0xfdca0000 0x00 0x600&gt;;
	interrupts = &lt;0x00 0x6d 0x04&gt;;
	interrupt-names = "irq_av1d_mmu";
	clocks = &lt;0x02 0x49 0x02 0x4b&gt;;
	clock-names = "aclk\0iface";
	#iommu-cells = &lt;0x00&gt;;
	power-domains = &lt;0x58 0x17&gt;;
	status = "okay";
	phandle = &lt;0xc5&gt;;
};

rkisp-unite@fdcb0000 {
	compatible = "rockchip,rk3588-rkisp-unite";
	reg = &lt;0x00 0xfdcb0000 0x00 0x10000 0x00 0xfdcc0000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0x87 0x04 0x00 0x89 0x04 0x00 0x8a 0x04&gt;;
	interrupt-names = "isp_irq\0mi_irq\0mipi_irq";
	clocks = &lt;0x02 0x1de 0x02 0x1df 0x02 0x1db 0x02 0x1dc 0x02 0x1dd 0x02 0x120 0x02 0x121 0x02 0x11d 0x02 0x11e 0x02 0x11f&gt;;
	clock-names = "aclk_isp0\0hclk_isp0\0clk_isp_core0\0clk_isp_core_marvin0\0clk_isp_core_vicap0\0aclk_isp1\0hclk_isp1\0clk_isp_core1\0clk_isp_core_marvin1\0clk_isp_core_vicap1";
	power-domains = &lt;0x58 0x1c&gt;;
	iommus = &lt;0xc6&gt;;
	status = "disabled";
};

rkisp@fdcb0000 {
	compatible = "rockchip,rk3588-rkisp";
	reg = &lt;0x00 0xfdcb0000 0x00 0x7f00&gt;;
	interrupts = &lt;0x00 0x83 0x04 0x00 0x85 0x04 0x00 0x86 0x04&gt;;
	interrupt-names = "isp_irq\0mi_irq\0mipi_irq";
	clocks = &lt;0x02 0x1de 0x02 0x1df 0x02 0x1db 0x02 0x1dc 0x02 0x1dd&gt;;
	clock-names = "aclk_isp\0hclk_isp\0clk_isp_core\0clk_isp_core_marvin\0clk_isp_core_vicap";
	power-domains = &lt;0x58 0x1b&gt;;
	iommus = &lt;0xc7&gt;;
	status = "disabled";
	phandle = &lt;0x51&gt;;
};

rkisp-unite-mmu@fdcb7f00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdcb7f00 0x00 0x100 0x00 0xfdcc7f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x84 0x04 0x00 0x88 0x04&gt;;
	interrupt-names = "isp0_mmu\0isp1_mmu";
	clocks = &lt;0x02 0x1de 0x02 0x1df 0x02 0x120 0x02 0x121&gt;;
	clock-names = "aclk0\0iface0\0aclk1\0iface1";
	power-domains = &lt;0x58 0x1c&gt;;
	#iommu-cells = &lt;0x00&gt;;
	rockchip,disable-mmu-reset;
	status = "disabled";
	phandle = &lt;0xc6&gt;;
};

iommu@fdcb7f00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdcb7f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x84 0x04&gt;;
	interrupt-names = "isp0_mmu";
	clocks = &lt;0x02 0x1de 0x02 0x1df&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x1b&gt;;
	#iommu-cells = &lt;0x00&gt;;
	rockchip,disable-mmu-reset;
	status = "disabled";
	phandle = &lt;0xc7&gt;;
};

rkisp@fdcc0000 {
	compatible = "rockchip,rk3588-rkisp";
	reg = &lt;0x00 0xfdcc0000 0x00 0x7f00&gt;;
	interrupts = &lt;0x00 0x87 0x04 0x00 0x89 0x04 0x00 0x8a 0x04&gt;;
	interrupt-names = "isp_irq\0mi_irq\0mipi_irq";
	clocks = &lt;0x02 0x120 0x02 0x121 0x02 0x11d 0x02 0x11e 0x02 0x11f&gt;;
	clock-names = "aclk_isp\0hclk_isp\0clk_isp_core\0clk_isp_core_marvin\0clk_isp_core_vicap";
	power-domains = &lt;0x58 0x1c&gt;;
	iommus = &lt;0xc8&gt;;
	status = "disabled";
	phandle = &lt;0x52&gt;;
};

iommu@fdcc7f00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdcc7f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x88 0x04&gt;;
	interrupt-names = "isp1_mmu";
	clocks = &lt;0x02 0x120 0x02 0x121&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x1c&gt;;
	#iommu-cells = &lt;0x00&gt;;
	rockchip,disable-mmu-reset;
	status = "disabled";
	phandle = &lt;0xc8&gt;;
};

rkispp@fdcd0000 {
	compatible = "rockchip,rk3588-rkispp";
	reg = &lt;0x00 0xfdcd0000 0x00 0xf00&gt;;
	interrupts = &lt;0x00 0x8b 0x04&gt;;
	interrupt-names = "fec_irq";
	clocks = &lt;0x02 0x1d5 0x02 0x1d6 0x02 0x1d7&gt;;
	clock-names = "aclk_ispp\0hclk_ispp\0clk_ispp";
	assigned-clocks = &lt;0x02 0x1d6&gt;;
	assigned-clock-rates = &lt;0x5f5e100&gt;;
	power-domains = &lt;0x58 0x1d&gt;;
	iommus = &lt;0xc9&gt;;
	status = "disabled";
	phandle = &lt;0x53&gt;;
};

iommu@fdcd0f00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdcd0f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x8c 0x04&gt;;
	interrupt-names = "fec0_mmu";
	clocks = &lt;0x02 0x1d5 0x02 0x1d6 0x02 0x1d7&gt;;
	clock-names = "aclk\0iface\0pclk";
	power-domains = &lt;0x58 0x1d&gt;;
	#iommu-cells = &lt;0x00&gt;;
	rockchip,disable-mmu-reset;
	status = "disabled";
	phandle = &lt;0xc9&gt;;
};

rkispp@fdcd8000 {
	compatible = "rockchip,rk3588-rkispp";
	reg = &lt;0x00 0xfdcd8000 0x00 0xf00&gt;;
	interrupts = &lt;0x00 0x8d 0x04&gt;;
	interrupt-names = "fec_irq";
	clocks = &lt;0x02 0x1d8 0x02 0x1d9 0x02 0x1da&gt;;
	clock-names = "aclk_ispp\0hclk_ispp\0clk_ispp";
	assigned-clocks = &lt;0x02 0x1d9&gt;;
	assigned-clock-rates = &lt;0x5f5e100&gt;;
	power-domains = &lt;0x58 0x1d&gt;;
	iommus = &lt;0xca&gt;;
	status = "disabled";
	phandle = &lt;0x54&gt;;
};

iommu@fdcd8f00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdcd8f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x8e 0x04&gt;;
	interrupt-names = "fec1_mmu";
	clocks = &lt;0x02 0x1d8 0x02 0x1d9 0x02 0x1da&gt;;
	clock-names = "aclk\0iface\0pclk";
	power-domains = &lt;0x58 0x1d&gt;;
	#iommu-cells = &lt;0x00&gt;;
	rockchip,disable-mmu-reset;
	status = "disabled";
	phandle = &lt;0xca&gt;;
};

rkcif@fdce0000 {
	compatible = "rockchip,rk3588-cif";
	reg = &lt;0x00 0xfdce0000 0x00 0x800&gt;;
	reg-names = "cif_regs";
	interrupts = &lt;0x00 0x9b 0x04&gt;;
	interrupt-names = "cif-intr";
	clocks = &lt;0x02 0x1e4 0x02 0x1e5 0x02 0x1e3 0x02 0x1cd 0x02 0x1ce&gt;;
	clock-names = "aclk_cif\0hclk_cif\0dclk_cif\0iclk_host0\0iclk_host1";
	resets = &lt;0x02 0x317 0x02 0x318 0x02 0x316 0x02 0x334 0x02 0x335 0x02 0x336 0x02 0x337 0x02 0x338 0x02 0x339&gt;;
	reset-names = "rst_cif_a\0rst_cif_h\0rst_cif_d\0rst_cif_host0\0rst_cif_host1\0rst_cif_host2\0rst_cif_host3\0rst_cif_host4\0rst_cif_host5";
	assigned-clocks = &lt;0x02 0x1e3&gt;;
	assigned-clock-rates = &lt;0x23c34600&gt;;
	power-domains = &lt;0x58 0x1b&gt;;
	rockchip,grf = &lt;0xbf&gt;;
	iommus = &lt;0x4b&gt;;
	nvmem-cells = &lt;0x21 0xcb 0xcc&gt;;
	nvmem-cell-names = "specification\0package_low\0package_high";
	status = "disabled";
	phandle = &lt;0x4a&gt;;
};

iommu@fdce0800 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdce0800 0x00 0x100 0x00 0xfdce0900 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x71 0x04&gt;;
	interrupt-names = "cif_mmu";
	clocks = &lt;0x02 0x1e4 0x02 0x1e5&gt;;
	clock-names = "aclk\0iface";
	power-domains = &lt;0x58 0x1b&gt;;
	rockchip,disable-mmu-reset;
	#iommu-cells = &lt;0x00&gt;;
	status = "disabled";
	phandle = &lt;0x4b&gt;;
};

mipi0-csi2-hw@fdd10000 {
	compatible = "rockchip,rk3588-mipi-csi2-hw";
	reg = &lt;0x00 0xfdd10000 0x00 0x10000&gt;;
	reg-names = "csihost_regs";
	interrupts = &lt;0x00 0x8f 0x04 0x00 0x90 0x04&gt;;
	interrupt-names = "csi-intr1\0csi-intr2";
	clocks = &lt;0x02 0x1cf&gt;;
	clock-names = "pclk_csi2host";
	resets = &lt;0x02 0x324&gt;;
	reset-names = "srst_csihost_p";
	status = "okay";
	phandle = &lt;0x44&gt;;
};

mipi1-csi2-hw@fdd20000 {
	compatible = "rockchip,rk3588-mipi-csi2-hw";
	reg = &lt;0x00 0xfdd20000 0x00 0x10000&gt;;
	reg-names = "csihost_regs";
	interrupts = &lt;0x00 0x91 0x04 0x00 0x92 0x04&gt;;
	interrupt-names = "csi-intr1\0csi-intr2";
	clocks = &lt;0x02 0x1d0&gt;;
	clock-names = "pclk_csi2host";
	resets = &lt;0x02 0x325&gt;;
	reset-names = "srst_csihost_p";
	status = "okay";
	phandle = &lt;0x45&gt;;
};

mipi2-csi2-hw@fdd30000 {
	compatible = "rockchip,rk3588-mipi-csi2-hw";
	reg = &lt;0x00 0xfdd30000 0x00 0x10000&gt;;
	reg-names = "csihost_regs";
	interrupts = &lt;0x00 0x93 0x04 0x00 0x94 0x04&gt;;
	interrupt-names = "csi-intr1\0csi-intr2";
	clocks = &lt;0x02 0x1d1&gt;;
	clock-names = "pclk_csi2host";
	resets = &lt;0x02 0x326&gt;;
	reset-names = "srst_csihost_p";
	status = "okay";
	phandle = &lt;0x46&gt;;
};

mipi3-csi2-hw@fdd40000 {
	compatible = "rockchip,rk3588-mipi-csi2-hw";
	reg = &lt;0x00 0xfdd40000 0x00 0x10000&gt;;
	reg-names = "csihost_regs";
	interrupts = &lt;0x00 0x95 0x04 0x00 0x96 0x04&gt;;
	interrupt-names = "csi-intr1\0csi-intr2";
	clocks = &lt;0x02 0x1d2&gt;;
	clock-names = "pclk_csi2host";
	resets = &lt;0x02 0x327&gt;;
	reset-names = "srst_csihost_p";
	status = "okay";
	phandle = &lt;0x47&gt;;
};

mipi4-csi2-hw@fdd50000 {
	compatible = "rockchip,rk3588-mipi-csi2-hw";
	reg = &lt;0x00 0xfdd50000 0x00 0x10000&gt;;
	reg-names = "csihost_regs";
	interrupts = &lt;0x00 0x97 0x04 0x00 0x98 0x04&gt;;
	interrupt-names = "csi-intr1\0csi-intr2";
	clocks = &lt;0x02 0x1d3&gt;;
	clock-names = "pclk_csi2host";
	resets = &lt;0x02 0x328&gt;;
	reset-names = "srst_csihost_p";
	status = "okay";
	phandle = &lt;0x48&gt;;
};

mipi5-csi2-hw@fdd60000 {
	compatible = "rockchip,rk3588-mipi-csi2-hw";
	reg = &lt;0x00 0xfdd60000 0x00 0x10000&gt;;
	reg-names = "csihost_regs";
	interrupts = &lt;0x00 0x99 0x04 0x00 0x9a 0x04&gt;;
	interrupt-names = "csi-intr1\0csi-intr2";
	clocks = &lt;0x02 0x1d4&gt;;
	clock-names = "pclk_csi2host";
	resets = &lt;0x02 0x329&gt;;
	reset-names = "srst_csihost_p";
	status = "okay";
	phandle = &lt;0x49&gt;;
};

vop@fdd90000 {
	compatible = "rockchip,rk3588-vop";
	reg = &lt;0x00 0xfdd90000 0x00 0x4200 0x00 0xfdd95000 0x00 0x1000&gt;;
	reg-names = "regs\0gamma_lut";
	interrupts = &lt;0x00 0x9c 0x04&gt;;
	clocks = &lt;0x02 0x270 0x02 0x26f 0x02 0x274 0x02 0x275 0x02 0x276 0x02 0x277 0x02 0x26e 0x02 0x271 0x02 0x272 0x02 0x273&gt;;
	clock-names = "aclk_vop\0hclk_vop\0dclk_vp0\0dclk_vp1\0dclk_vp2\0dclk_vp3\0pclk_vop\0dclk_src_vp0\0dclk_src_vp1\0dclk_src_vp2";
	assigned-clocks = &lt;0x02 0x270&gt;;
	assigned-clock-rates = &lt;0x2cb41780&gt;;
	resets = &lt;0x02 0x349 0x02 0x348 0x02 0x34d 0x02 0x350 0x02 0x351 0x02 0x352&gt;;
	reset-names = "axi\0ahb\0dclk_vp0\0dclk_vp1\0dclk_vp2\0dclk_vp3";
	iommus = &lt;0xcd&gt;;
	power-domains = &lt;0x58 0x18&gt;;
	rockchip,grf = &lt;0xbf&gt;;
	rockchip,vop-grf = &lt;0xce&gt;;
	rockchip,vo1-grf = &lt;0xcf&gt;;
	rockchip,pmu = &lt;0xd0&gt;;
	status = "okay";

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;
		phandle = &lt;0x31&gt;;

		port@0 {
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;
			reg = &lt;0x00&gt;;
			rockchip,plane-mask = &lt;0x05&gt;;
			rockchip,primary-plane = &lt;0x02&gt;;
			cursor-win-id = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xd1&gt;;
				phandle = &lt;0xee&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0xd2&gt;;
				phandle = &lt;0xf9&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0xd3&gt;;
				phandle = &lt;0x39&gt;;
			};

			endpoint@3 {
				reg = &lt;0x03&gt;;
				remote-endpoint = &lt;0xd4&gt;;
				phandle = &lt;0x194&gt;;
			};

			endpoint@4 {
				reg = &lt;0x04&gt;;
				remote-endpoint = &lt;0xd5&gt;;
				phandle = &lt;0x19d&gt;;
			};

			endpoint@5 {
				reg = &lt;0x05&gt;;
				remote-endpoint = &lt;0xd6&gt;;
				phandle = &lt;0x19a&gt;;
			};
		};

		port@1 {
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;
			reg = &lt;0x01&gt;;
			rockchip,plane-mask = &lt;0x0a&gt;;
			rockchip,primary-plane = &lt;0x03&gt;;
			cursor-win-id = &lt;0x01&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xd7&gt;;
				phandle = &lt;0x35&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0xd8&gt;;
				phandle = &lt;0xfa&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0xd9&gt;;
				phandle = &lt;0xf6&gt;;
			};

			endpoint@3 {
				reg = &lt;0x03&gt;;
				remote-endpoint = &lt;0xda&gt;;
				phandle = &lt;0x3b&gt;;
			};

			endpoint@4 {
				reg = &lt;0x04&gt;;
				remote-endpoint = &lt;0xdb&gt;;
				phandle = &lt;0x19e&gt;;
			};

			endpoint@5 {
				reg = &lt;0x05&gt;;
				remote-endpoint = &lt;0xdc&gt;;
				phandle = &lt;0x3c&gt;;
			};
		};

		port@2 {
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;
			reg = &lt;0x02&gt;;
			assigned-clocks = &lt;0x02 0x273&gt;;
			assigned-clock-parents = &lt;0x02 0x04&gt;;
			rockchip,plane-mask = &lt;0x140&gt;;
			rockchip,primary-plane = &lt;0x08&gt;;
			cursor-win-id = &lt;0x06&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xdd&gt;;
				phandle = &lt;0xef&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0xde&gt;;
				phandle = &lt;0x38&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0xdf&gt;;
				phandle = &lt;0xf7&gt;;
			};

			endpoint@3 {
				reg = &lt;0x03&gt;;
				remote-endpoint = &lt;0xe0&gt;;
				phandle = &lt;0xea&gt;;
			};

			endpoint@4 {
				reg = &lt;0x04&gt;;
				remote-endpoint = &lt;0xe1&gt;;
				phandle = &lt;0xeb&gt;;
			};

			endpoint@5 {
				reg = &lt;0x05&gt;;
				remote-endpoint = &lt;0xe2&gt;;
				phandle = &lt;0x195&gt;;
			};

			endpoint@6 {
				reg = &lt;0x06&gt;;
				remote-endpoint = &lt;0xe3&gt;;
				phandle = &lt;0x19f&gt;;
			};

			endpoint@7 {
				reg = &lt;0x07&gt;;
				remote-endpoint = &lt;0xe4&gt;;
				phandle = &lt;0x19b&gt;;
			};
		};

		port@3 {
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;
			reg = &lt;0x03&gt;;
			rockchip,plane-mask = &lt;0x280&gt;;
			rockchip,primary-plane = &lt;0x09&gt;;
			cursor-win-id = &lt;0x07&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xe5&gt;;
				phandle = &lt;0x36&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0xe6&gt;;
				phandle = &lt;0x37&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0xe7&gt;;
				phandle = &lt;0x3a&gt;;
			};
		};
	};
};

iommu@fdd97e00 {
	compatible = "rockchip,iommu-v2";
	reg = &lt;0x00 0xfdd97e00 0x00 0x100 0x00 0xfdd97f00 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x9c 0x04&gt;;
	interrupt-names = "vop_mmu";
	clocks = &lt;0x02 0x270 0x02 0x26f&gt;;
	clock-names = "aclk\0iface";
	#iommu-cells = &lt;0x00&gt;;
	rockchip,disable-device-link-resume;
	rockchip,shootdown-entire;
	status = "okay";
	phandle = &lt;0xcd&gt;;
};

spdif-tx@fddb0000 {
	compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
	reg = &lt;0x00 0xfddb0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc3 0x04&gt;;
	dmas = &lt;0xe8 0x06&gt;;
	dma-names = "tx";
	clock-names = "mclk\0hclk";
	clocks = &lt;0x02 0x209 0x02 0x204&gt;;
	assigned-clocks = &lt;0x02 0x205&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	power-domains = &lt;0x58 0x19&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
	phandle = &lt;0x1b9&gt;;
};

i2s@fddc0000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfddc0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xb8 0x04&gt;;
	clocks = &lt;0x02 0x1fb 0x02 0x1fb 0x02 0x1f0&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	assigned-clocks = &lt;0x02 0x1f9&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe9 0x00&gt;;
	dma-names = "tx";
	power-domains = &lt;0x58 0x19&gt;;
	resets = &lt;0x02 0x38d&gt;;
	reset-names = "tx-m";
	rockchip,playback-only;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

spdif-tx@fdde0000 {
	compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
	reg = &lt;0x00 0xfdde0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc4 0x04&gt;;
	dmas = &lt;0xe8 0x07&gt;;
	dma-names = "tx";
	clock-names = "mclk\0hclk";
	clocks = &lt;0x02 0x257 0x02 0x253&gt;;
	assigned-clocks = &lt;0x02 0x254&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	power-domains = &lt;0x58 0x1a&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

i2s@fddf0000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfddf0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xb9 0x04&gt;;
	clocks = &lt;0x02 0x246 0x02 0x246 0x02 0x248&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	assigned-clocks = &lt;0x02 0x243&gt;;
	assigned-clock-parents = &lt;0x02 0x07&gt;;
	dmas = &lt;0xe9 0x02&gt;;
	dma-names = "tx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x3e8&gt;;
	reset-names = "tx-m";
	rockchip,always-on;
	rockchip,hdmi-path;
	rockchip,playback-only;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x1b5&gt;;
};

i2s@fddfc000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfddfc000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xbd 0x04&gt;;
	clocks = &lt;0x02 0x242 0x02 0x242 0x02 0x23e&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	assigned-clocks = &lt;0x02 0x23f&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe9 0x17&gt;;
	dma-names = "rx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x413&gt;;
	reset-names = "rx-m";
	rockchip,capture-only;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

spdif-rx@fde08000 {
	compatible = "rockchip,rk3588-spdifrx\0rockchip,rk3308-spdifrx";
	reg = &lt;0x00 0xfde08000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc7 0x04&gt;;
	clocks = &lt;0x02 0x25e 0x02 0x25d&gt;;
	clock-names = "mclk\0hclk";
	assigned-clocks = &lt;0x02 0x25e&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0x72 0x15&gt;;
	dma-names = "rx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x3fd&gt;;
	reset-names = "spdifrx-m";
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

dsi@fde20000 {
	compatible = "rockchip,rk3588-mipi-dsi2";
	reg = &lt;0x00 0xfde20000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0xa7 0x04&gt;;
	clocks = &lt;0x02 0x278 0x02 0x27a&gt;;
	clock-names = "pclk\0sys_clk";
	resets = &lt;0x02 0x354&gt;;
	reset-names = "apb";
	power-domains = &lt;0x58 0x18&gt;;
	phys = &lt;0x2f&gt;;
	phy-names = "dcphy";
	rockchip,grf = &lt;0xce&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "disabled";

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xea&gt;;
				status = "disabled";
				phandle = &lt;0xe0&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0x36&gt;;
				status = "disabled";
				phandle = &lt;0xe5&gt;;
			};
		};
	};
};

dsi@fde30000 {
	compatible = "rockchip,rk3588-mipi-dsi2";
	reg = &lt;0x00 0xfde30000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0xa8 0x04&gt;;
	clocks = &lt;0x02 0x279 0x02 0x27b&gt;;
	clock-names = "pclk\0sys_clk";
	resets = &lt;0x02 0x355&gt;;
	reset-names = "apb";
	power-domains = &lt;0x58 0x18&gt;;
	phys = &lt;0x30&gt;;
	phy-names = "dcphy";
	rockchip,grf = &lt;0xce&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "disabled";

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xeb&gt;;
				status = "disabled";
				phandle = &lt;0xe1&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0x37&gt;;
				status = "disabled";
				phandle = &lt;0xe6&gt;;
			};
		};
	};
};

hdcp@fde40000 {
	compatible = "rockchip,rk3588-hdcp";
	reg = &lt;0x00 0xfde40000 0x00 0x80&gt;;
	interrupts = &lt;0x00 0x9f 0x04&gt;;
	clocks = &lt;0x02 0x1ed 0x02 0x1ef 0x02 0x1ee 0x02 0x1ec 0x02 0x1f1 0x02 0x1f2&gt;;
	clock-names = "aclk\0pclk\0hclk\0hclk_key\0aclk_trng\0pclk_trng";
	resets = &lt;0x02 0x37f 0x02 0x37d 0x02 0x37c 0x02 0x37b 0x02 0x381&gt;;
	reset-names = "hdcp\0h_hdcp\0a_hdcp\0hdcp_key\0trng";
	power-domains = &lt;0x58 0x19&gt;;
	rockchip,vo-grf = &lt;0xec&gt;;
	status = "disabled";
};

dp@fde50000 {
	compatible = "rockchip,rk3588-dp";
	reg = &lt;0x00 0xfde50000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0xa1 0x04&gt;;
	clocks = &lt;0x02 0x1e6 0x02 0x2cc 0x02 0x1fb 0x02 0x207 0x04 0x02 0x1ea&gt;;
	clock-names = "apb\0aux\0i2s\0spdif\0hclk\0hdcp";
	assigned-clocks = &lt;0x02 0x2cc&gt;;
	assigned-clock-rates = &lt;0xf42400&gt;;
	resets = &lt;0x02 0x388&gt;;
	phys = &lt;0xed&gt;;
	power-domains = &lt;0x58 0x19&gt;;
	#sound-dai-cells = &lt;0x01&gt;;
	status = "disabled";
	phandle = &lt;0x1ba&gt;;

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xee&gt;;
				status = "disabled";
				phandle = &lt;0xd1&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0x35&gt;;
				status = "disabled";
				phandle = &lt;0xd7&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0xef&gt;;
				status = "disabled";
				phandle = &lt;0xdd&gt;;
			};
		};

		port@1 {
			reg = &lt;0x01&gt;;

			endpoint {
			};
		};
	};
};

hdcp@fde70000 {
	compatible = "rockchip,rk3588-hdcp";
	reg = &lt;0x00 0xfde70000 0x00 0x80&gt;;
	interrupts = &lt;0x00 0xa0 0x04&gt;;
	clocks = &lt;0x02 0x217 0x02 0x219 0x02 0x218 0x02 0x216 0x02 0x228 0x02 0x229&gt;;
	clock-names = "aclk\0pclk\0hclk\0hclk_key\0aclk_trng\0pclk_trng";
	resets = &lt;0x02 0x3c8 0x02 0x3c6 0x02 0x3c5 0x02 0x3c4 0x02 0x3ca&gt;;
	reset-names = "hdcp\0h_hdcp\0a_hdcp\0hdcp_key\0trng";
	power-domains = &lt;0x58 0x1a&gt;;
	rockchip,vo-grf = &lt;0xcf&gt;;
	status = "disabled";
};

hdmi@fde80000 {
	compatible = "rockchip,rk3588-dw-hdmi";
	reg = &lt;0x00 0xfde80000 0x00 0x10000 0x00 0xfde90000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0xa9 0x04 0x00 0xaa 0x04 0x00 0xab 0x04 0x00 0xac 0x04 0x00 0x168 0x04&gt;;
	clocks = &lt;0x02 0x221 0x02 0x265 0x02 0x222 0x02 0x223 0x02 0x246 0x02 0x274 0x02 0x275 0x02 0x276 0x02 0x277 0x05 0x32&gt;;
	clock-names = "pclk\0hpd\0earc\0hdmitx_ref\0aud\0dclk_vp0\0dclk_vp1\0dclk_vp2\0dclk_vp3\0hclk_vo1\0link_clk";
	resets = &lt;0x02 0x3d0 0x02 0x49c&gt;;
	reset-names = "ref\0hdp";
	power-domains = &lt;0x58 0x1a&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0xf0 0xf1 0xf2 0xf3&gt;;
	reg-io-width = &lt;0x04&gt;;
	rockchip,grf = &lt;0xbf&gt;;
	rockchip,vo1_grf = &lt;0xcf&gt;;
	phys = &lt;0xf4&gt;;
	phy-names = "hdmi";
	#sound-dai-cells = &lt;0x00&gt;;
	status = "okay";
	enable-gpios = &lt;0xf5 0x01 0x00&gt;;
	force_output_bus_format_RGB;
	phandle = &lt;0x1b6&gt;;

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0x39&gt;;
				status = "okay";
				phandle = &lt;0xd3&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0xf6&gt;;
				status = "disabled";
				phandle = &lt;0xd9&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0xf7&gt;;
				status = "disabled";
				phandle = &lt;0xdf&gt;;
			};
		};
	};
};

edp@fdec0000 {
	compatible = "rockchip,rk3588-edp";
	reg = &lt;0x00 0xfdec0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xa3 0x04&gt;;
	clocks = &lt;0x02 0x211 0x02 0x210 0x02 0x212 0x05&gt;;
	clock-names = "dp\0pclk\0spdif\0hclk";
	resets = &lt;0x02 0x3e1 0x02 0x3e0&gt;;
	reset-names = "dp\0apb";
	phys = &lt;0xf8&gt;;
	phy-names = "dp";
	power-domains = &lt;0x58 0x1a&gt;;
	rockchip,grf = &lt;0xcf&gt;;
	status = "disabled";

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0xf9&gt;;
				status = "disabled";
				phandle = &lt;0xd2&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0xfa&gt;;
				status = "disabled";
				phandle = &lt;0xd8&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0x38&gt;;
				status = "disabled";
				phandle = &lt;0xde&gt;;
			};
		};

		port@1 {
			reg = &lt;0x01&gt;;

			endpoint {
			};
		};
	};
};

qos@fdf35000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf35000 0x00 0x20&gt;;
	phandle = &lt;0x7d&gt;;
};

qos@fdf35200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf35200 0x00 0x20&gt;;
	phandle = &lt;0x7e&gt;;
};

qos@fdf35400 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf35400 0x00 0x20&gt;;
	phandle = &lt;0x7f&gt;;
};

qos@fdf35600 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf35600 0x00 0x20&gt;;
	phandle = &lt;0x80&gt;;
};

qos@fdf36000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf36000 0x00 0x20&gt;;
	phandle = &lt;0xa0&gt;;
};

qos@fdf39000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf39000 0x00 0x20&gt;;
	phandle = &lt;0xa5&gt;;
};

qos@fdf3d800 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf3d800 0x00 0x20&gt;;
	phandle = &lt;0xa6&gt;;
};

qos@fdf3e000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf3e000 0x00 0x20&gt;;
	phandle = &lt;0xa2&gt;;
};

qos@fdf3e200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf3e200 0x00 0x20&gt;;
	phandle = &lt;0xa1&gt;;
};

qos@fdf3e400 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf3e400 0x00 0x20&gt;;
	phandle = &lt;0xa3&gt;;
};

qos@fdf3e600 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf3e600 0x00 0x20&gt;;
	phandle = &lt;0xa4&gt;;
};

qos@fdf40000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf40000 0x00 0x20&gt;;
	phandle = &lt;0x9e&gt;;
};

qos@fdf40200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf40200 0x00 0x20&gt;;
	phandle = &lt;0x9f&gt;;
};

qos@fdf40400 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf40400 0x00 0x20&gt;;
	phandle = &lt;0x98&gt;;
};

qos@fdf40500 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf40500 0x00 0x20&gt;;
	phandle = &lt;0x99&gt;;
};

qos@fdf40600 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf40600 0x00 0x20&gt;;
	phandle = &lt;0x9a&gt;;
};

qos@fdf40800 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf40800 0x00 0x20&gt;;
	phandle = &lt;0x9b&gt;;
};

qos@fdf41000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf41000 0x00 0x20&gt;;
	phandle = &lt;0x9c&gt;;
};

qos@fdf41100 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf41100 0x00 0x20&gt;;
	phandle = &lt;0x9d&gt;;
};

qos@fdf60000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf60000 0x00 0x20&gt;;
	phandle = &lt;0x83&gt;;
};

qos@fdf60200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf60200 0x00 0x20&gt;;
	phandle = &lt;0x84&gt;;
};

qos@fdf60400 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf60400 0x00 0x20&gt;;
	phandle = &lt;0x85&gt;;
};

qos@fdf61000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf61000 0x00 0x20&gt;;
	phandle = &lt;0x86&gt;;
};

qos@fdf61200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf61200 0x00 0x20&gt;;
	phandle = &lt;0x87&gt;;
};

qos@fdf61400 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf61400 0x00 0x20&gt;;
	phandle = &lt;0x88&gt;;
};

qos@fdf62000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf62000 0x00 0x20&gt;;
	phandle = &lt;0x81&gt;;
};

qos@fdf63000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf63000 0x00 0x20&gt;;
	phandle = &lt;0x82&gt;;
};

qos@fdf64000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf64000 0x00 0x20&gt;;
	phandle = &lt;0x91&gt;;
};

qos@fdf66000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66000 0x00 0x20&gt;;
	phandle = &lt;0x89&gt;;
};

qos@fdf66200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66200 0x00 0x20&gt;;
	phandle = &lt;0x8a&gt;;
};

qos@fdf66400 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66400 0x00 0x20&gt;;
	phandle = &lt;0x8b&gt;;
};

qos@fdf66600 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66600 0x00 0x20&gt;;
	phandle = &lt;0x8c&gt;;
};

qos@fdf66800 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66800 0x00 0x20&gt;;
	phandle = &lt;0x8d&gt;;
};

qos@fdf66a00 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66a00 0x00 0x20&gt;;
	phandle = &lt;0x8e&gt;;
};

qos@fdf66c00 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66c00 0x00 0x20&gt;;
	phandle = &lt;0x8f&gt;;
};

qos@fdf66e00 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf66e00 0x00 0x20&gt;;
	phandle = &lt;0x90&gt;;
};

qos@fdf67000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf67000 0x00 0x20&gt;;
	phandle = &lt;0x92&gt;;
};

qos@fdf67200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf67200 0x00 0x20&gt;;
};

qos@fdf70000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf70000 0x00 0x20&gt;;
	phandle = &lt;0x7b&gt;;
};

qos@fdf71000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf71000 0x00 0x20&gt;;
	phandle = &lt;0x7c&gt;;
};

qos@fdf72000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf72000 0x00 0x20&gt;;
	phandle = &lt;0x78&gt;;
};

qos@fdf72200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf72200 0x00 0x20&gt;;
	phandle = &lt;0x79&gt;;
};

qos@fdf72400 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf72400 0x00 0x20&gt;;
	phandle = &lt;0x7a&gt;;
};

qos@fdf80000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf80000 0x00 0x20&gt;;
	phandle = &lt;0x95&gt;;
};

qos@fdf81000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf81000 0x00 0x20&gt;;
	phandle = &lt;0x96&gt;;
};

qos@fdf81200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf81200 0x00 0x20&gt;;
	phandle = &lt;0x97&gt;;
};

qos@fdf82000 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf82000 0x00 0x20&gt;;
	phandle = &lt;0x93&gt;;
};

qos@fdf82200 {
	compatible = "syscon";
	reg = &lt;0x00 0xfdf82200 0x00 0x20&gt;;
	phandle = &lt;0x94&gt;;
};

dfi@fe060000 {
	compatible = "rockchip,rk3588-dfi";
	reg = &lt;0x00 0xfe060000 0x00 0x10000&gt;;
	rockchip,pmu_grf = &lt;0xfb&gt;;
	status = "okay";
	phandle = &lt;0x3d&gt;;
};

pcie@fe180000 {
	compatible = "rockchip,rk3588-pcie\0snps,dw-pcie";
	#address-cells = &lt;0x03&gt;;
	#size-cells = &lt;0x02&gt;;
	bus-range = &lt;0x30 0x3f&gt;;
	clocks = &lt;0x02 0x151 0x02 0x156 0x02 0x14c 0x02 0x15c 0x02 0x161 0x02 0x2c5&gt;;
	clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
	device_type = "pci";
	interrupts = &lt;0x00 0xf8 0x04 0x00 0xf7 0x04 0x00 0xf6 0x04 0x00 0xf5 0x04 0x00 0xf4 0x04&gt;;
	interrupt-names = "sys\0pmc\0msg\0legacy\0err";
	#interrupt-cells = &lt;0x01&gt;;
	interrupt-map-mask = &lt;0x00 0x00 0x00 0x07&gt;;
	interrupt-map = &lt;0x00 0x00 0x00 0x01 0xfc 0x00 0x00 0x00 0x00 0x02 0xfc 0x01 0x00 0x00 0x00 0x03 0xfc 0x02 0x00 0x00 0x00 0x04 0xfc 0x03&gt;;
	linux,pci-domain = &lt;0x03&gt;;
	num-ib-windows = &lt;0x08&gt;;
	num-ob-windows = &lt;0x08&gt;;
	num-viewport = &lt;0x04&gt;;
	max-link-speed = &lt;0x02&gt;;
	msi-map = &lt;0x3000 0xfd 0x3000 0x1000&gt;;
	num-lanes = &lt;0x01&gt;;
	phys = &lt;0x68 0x02&gt;;
	phy-names = "pcie-phy";
	ranges = &lt;0x800 0x00 0xf3000000 0x00 0xf3000000 0x00 0x100000 0x81000000 0x00 0xf3100000 0x00 0xf3100000 0x00 0x100000 0x82000000 0x00 0xf3200000 0x00 0xf3200000 0x00 0xe00000 0xc3000000 0x09 0xc0000000 0x09 0xc0000000 0x00 0x40000000&gt;;
	reg = &lt;0x00 0xfe180000 0x00 0x10000 0x0a 0x40c00000 0x00 0x400000&gt;;
	reg-names = "pcie-apb\0pcie-dbi";
	resets = &lt;0x02 0x210 0x02 0x21f&gt;;
	reset-names = "pcie\0periph";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	status = "disabled";

	legacy-interrupt-controller {
		interrupt-controller;
		#address-cells = &lt;0x00&gt;;
		#interrupt-cells = &lt;0x01&gt;;
		interrupt-parent = &lt;0x01&gt;;
		interrupts = &lt;0x00 0xf5 0x01&gt;;
		phandle = &lt;0xfc&gt;;
	};
};

pcie@fe190000 {
	compatible = "rockchip,rk3588-pcie\0snps,dw-pcie";
	#address-cells = &lt;0x03&gt;;
	#size-cells = &lt;0x02&gt;;
	bus-range = &lt;0x40 0x4f&gt;;
	clocks = &lt;0x02 0x152 0x02 0x157 0x02 0x14d 0x02 0x15d 0x02 0x162 0x02 0x182&gt;;
	clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
	device_type = "pci";
	interrupts = &lt;0x00 0xfd 0x04 0x00 0xfc 0x04 0x00 0xfb 0x04 0x00 0xfa 0x04 0x00 0xf9 0x04&gt;;
	interrupt-names = "sys\0pmc\0msg\0legacy\0err";
	#interrupt-cells = &lt;0x01&gt;;
	interrupt-map-mask = &lt;0x00 0x00 0x00 0x07&gt;;
	interrupt-map = &lt;0x00 0x00 0x00 0x01 0xfe 0x00 0x00 0x00 0x00 0x02 0xfe 0x01 0x00 0x00 0x00 0x03 0xfe 0x02 0x00 0x00 0x00 0x04 0xfe 0x03&gt;;
	linux,pci-domain = &lt;0x04&gt;;
	num-ib-windows = &lt;0x08&gt;;
	num-ob-windows = &lt;0x08&gt;;
	num-viewport = &lt;0x04&gt;;
	max-link-speed = &lt;0x02&gt;;
	msi-map = &lt;0x4000 0xfd 0x4000 0x1000&gt;;
	num-lanes = &lt;0x01&gt;;
	phys = &lt;0xff 0x02&gt;;
	phy-names = "pcie-phy";
	ranges = &lt;0x800 0x00 0xf4000000 0x00 0xf4000000 0x00 0x100000 0x81000000 0x00 0xf4100000 0x00 0xf4100000 0x00 0x100000 0x82000000 0x00 0xf4200000 0x00 0xf4200000 0x00 0xe00000 0xc3000000 0x0a 0x00 0x0a 0x00 0x00 0x40000000&gt;;
	reg = &lt;0x00 0xfe190000 0x00 0x10000 0x0a 0x41000000 0x00 0x400000&gt;;
	reg-names = "pcie-apb\0pcie-dbi";
	resets = &lt;0x02 0x211 0x02 0x220&gt;;
	reset-names = "pcie\0periph";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	status = "disabled";

	legacy-interrupt-controller {
		interrupt-controller;
		#address-cells = &lt;0x00&gt;;
		#interrupt-cells = &lt;0x01&gt;;
		interrupt-parent = &lt;0x01&gt;;
		interrupts = &lt;0x00 0xfa 0x01&gt;;
		phandle = &lt;0xfe&gt;;
	};
};

uio@fe1c0000 {
	compatible = "rockchip,uio-gmac";
	reg = &lt;0x00 0xfe1c0000 0x00 0x10000&gt;;
	rockchip,ethernet = &lt;0x100&gt;;
	status = "disabled";
};

ethernet@fe1c0000 {
	compatible = "rockchip,rk3588-gmac\0snps,dwmac-4.20a";
	reg = &lt;0x00 0xfe1c0000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0xea 0x04 0x00 0xe9 0x04&gt;;
	interrupt-names = "macirq\0eth_wake_irq";
	rockchip,grf = &lt;0xbf&gt;;
	rockchip,php_grf = &lt;0x6f&gt;;
	clocks = &lt;0x02 0x144 0x02 0x145 0x02 0x168 0x02 0x16d 0x02 0x143&gt;;
	clock-names = "stmmaceth\0clk_mac_ref\0pclk_mac\0aclk_mac\0ptp_ref";
	resets = &lt;0x02 0x20b&gt;;
	reset-names = "stmmaceth";
	power-domains = &lt;0x58 0x21&gt;;
	snps,mixed-burst;
	snps,tso;
	snps,axi-config = &lt;0x101&gt;;
	snps,mtl-rx-config = &lt;0x102&gt;;
	snps,mtl-tx-config = &lt;0x103&gt;;
	status = "okay";
	phy-mode = "rgmii-rxid";
	clock_in_out = "output";
	snps,reset-gpio = &lt;0x104 0x0f 0x01&gt;;
	snps,reset-active-low;
	snps,reset-delays-us = &lt;0x00 0x4e20 0x186a0&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x105 0x106 0x107 0x108 0x109&gt;;
	tx_delay = &lt;0x38&gt;;
	phy-handle = &lt;0x10a&gt;;
	phandle = &lt;0x100&gt;;

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = &lt;0x01&gt;;
			phandle = &lt;0x10a&gt;;
		};
	};

	stmmac-axi-config {
		snps,wr_osr_lmt = &lt;0x04&gt;;
		snps,rd_osr_lmt = &lt;0x08&gt;;
		snps,blen = &lt;0x00 0x00 0x00 0x00 0x10 0x08 0x04&gt;;
		phandle = &lt;0x101&gt;;
	};

	rx-queues-config {
		snps,rx-queues-to-use = &lt;0x01&gt;;
		phandle = &lt;0x102&gt;;

		queue0 {
		};
	};

	tx-queues-config {
		snps,tx-queues-to-use = &lt;0x01&gt;;
		phandle = &lt;0x103&gt;;

		queue0 {
		};
	};
};

sata@fe210000 {
	compatible = "rockchip,rk-ahci\0snps,dwc-ahci";
	reg = &lt;0x00 0xfe210000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x171 0x02 0x16e 0x02 0x174 0x02 0x163 0x02 0x17e&gt;;
	clock-names = "sata\0pmalive\0rxoob\0ref\0asic";
	interrupts = &lt;0x00 0x111 0x04&gt;;
	interrupt-names = "hostc";
	phys = &lt;0xff 0x01&gt;;
	phy-names = "sata-phy";
	ports-implemented = &lt;0x01&gt;;
	status = "okay";
};

sata@fe230000 {
	compatible = "rockchip,rk-ahci\0snps,dwc-ahci";
	reg = &lt;0x00 0xfe230000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x173 0x02 0x170 0x02 0x176 0x02 0x165 0x02 0x180&gt;;
	clock-names = "sata\0pmalive\0rxoob\0ref\0asic";
	interrupts = &lt;0x00 0x113 0x04&gt;;
	interrupt-names = "hostc";
	phys = &lt;0x68 0x01&gt;;
	phy-names = "sata-phy";
	ports-implemented = &lt;0x01&gt;;
	status = "disabled";
};

spi@fe2b0000 {
	compatible = "rockchip,sfc";
	reg = &lt;0x00 0xfe2b0000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0xce 0x04&gt;;
	clocks = &lt;0x02 0x13d 0x02 0x13e&gt;;
	clock-names = "clk_sfc\0hclk_sfc";
	assigned-clocks = &lt;0x02 0x13d&gt;;
	assigned-clock-rates = &lt;0x5f5e100&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "disabled";
};

mmc@fe2c0000 {
	compatible = "rockchip,rk3588-dw-mshc\0rockchip,rk3288-dw-mshc";
	reg = &lt;0x00 0xfe2c0000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0xcb 0x04&gt;;
	clocks = &lt;0x0e 0x17 0x0e 0x09 0x02 0x2c2 0x02 0x2c3&gt;;
	clock-names = "biu\0ciu\0ciu-drive\0ciu-sample";
	fifo-depth = &lt;0x100&gt;;
	max-frequency = &lt;0x8f0d180&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x10b 0x10c 0x10d 0x10e&gt;;
	power-domains = &lt;0x58 0x28&gt;;
	status = "okay";
	no-sdio;
	no-mmc;
	bus-width = &lt;0x04&gt;;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	disable-wp;
	sd-uhs-sdr104;
	vqmmc-supply = &lt;0x10f&gt;;
	vmmc-supply = &lt;0x110&gt;;
};

mmc@fe2d0000 {
	compatible = "rockchip,rk3588-dw-mshc\0rockchip,rk3288-dw-mshc";
	reg = &lt;0x00 0xfe2d0000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0xcc 0x04&gt;;
	clocks = &lt;0x02 0x199 0x02 0x19a 0x02 0x2c0 0x02 0x2c1&gt;;
	clock-names = "biu\0ciu\0ciu-drive\0ciu-sample";
	fifo-depth = &lt;0x100&gt;;
	max-frequency = &lt;0x8f0d180&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x111&gt;;
	power-domains = &lt;0x58 0x25&gt;;
	status = "okay";
	no-sd;
	no-mmc;
	bus-width = &lt;0x04&gt;;
	disable-wp;
	cap-sd-highspeed;
	cap-sdio-irq;
	keep-power-in-suspend;
	mmc-pwrseq = &lt;0x112&gt;;
	non-removable;
};

mmc@fe2e0000 {
	compatible = "rockchip,rk3588-dwcmshc\0rockchip,dwcmshc-sdhci";
	reg = &lt;0x00 0xfe2e0000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0xcd 0x04&gt;;
	assigned-clocks = &lt;0x02 0x13b 0x02 0x13c 0x02 0x13a&gt;;
	assigned-clock-rates = &lt;0xbebc200 0x16e3600 0xbebc200&gt;;
	clocks = &lt;0x02 0x13a 0x02 0x138 0x02 0x139 0x02 0x13b 0x02 0x13c&gt;;
	clock-names = "core\0bus\0axi\0block\0timer";
	resets = &lt;0x02 0x1f6 0x02 0x1f4 0x02 0x1f5 0x02 0x1f7 0x02 0x1f8&gt;;
	reset-names = "core\0bus\0axi\0block\0timer";
	max-frequency = &lt;0xbebc200&gt;;
	status = "okay";
	bus-width = &lt;0x08&gt;;
	no-sdio;
	no-sd;
	non-removable;
	mmc-hs400-1_8v;
	mmc-hs400-enhanced-strobe;
	full-pwr-cycle-in-suspend;
};

crypto@fe370000 {
	compatible = "rockchip,rk3588-crypto";
	reg = &lt;0x00 0xfe370000 0x00 0x2000&gt;;
	interrupts = &lt;0x00 0xd1 0x04&gt;;
	clocks = &lt;0x0e 0x0b 0x0e 0x0c 0x0e 0x14 0x0e 0x15&gt;;
	clock-names = "aclk\0hclk\0sclk\0pka";
	resets = &lt;0x113 0x0f&gt;;
	reset-names = "crypto-rst";
	status = "disabled";
};

rng@fe378000 {
	compatible = "rockchip,trngv1";
	reg = &lt;0x00 0xfe378000 0x00 0x200&gt;;
	interrupts = &lt;0x00 0x190 0x04&gt;;
	clocks = &lt;0x0e 0x0c&gt;;
	clock-names = "hclk_trng";
	resets = &lt;0x113 0x30&gt;;
	reset-names = "reset";
	status = "okay";
};

i2s@fe470000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfe470000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xb4 0x04&gt;;
	clocks = &lt;0x02 0x33 0x02 0x37 0x02 0x30&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	assigned-clocks = &lt;0x02 0x31 0x02 0x35&gt;;
	assigned-clock-parents = &lt;0x02 0x05 0x02 0x05&gt;;
	dmas = &lt;0x72 0x00 0x72 0x01&gt;;
	dma-names = "tx\0rx";
	power-domains = &lt;0x58 0x26&gt;;
	resets = &lt;0x02 0x77 0x02 0x7a&gt;;
	reset-names = "tx-m\0rx-m";
	rockchip,clk-trcm = &lt;0x01&gt;;
	pinctrl-names = "default\0idle\0clk";
	pinctrl-0 = &lt;0x114 0x115 0x116 0x117&gt;;
	pinctrl-1 = &lt;0x118&gt;;
	pinctrl-2 = &lt;0x114 0x115&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x1c5&gt;;
};

i2s@fe480000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfe480000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xb5 0x04&gt;;
	clocks = &lt;0x02 0x28c 0x02 0x290 0x02 0x288&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	dmas = &lt;0x72 0x02 0x72 0x03&gt;;
	dma-names = "tx\0rx";
	resets = &lt;0x02 0xc002a 0x02 0xc002d&gt;;
	reset-names = "tx-m\0rx-m";
	rockchip,clk-trcm = &lt;0x01&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

i2s@fe490000 {
	compatible = "rockchip,rk3588-i2s\0rockchip,rk3066-i2s";
	reg = &lt;0x00 0xfe490000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xb6 0x04&gt;;
	clocks = &lt;0x02 0x27 0x02 0x22&gt;;
	clock-names = "i2s_clk\0i2s_hclk";
	assigned-clocks = &lt;0x02 0x24&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe8 0x00 0xe8 0x01&gt;;
	dma-names = "tx\0rx";
	power-domains = &lt;0x58 0x26&gt;;
	rockchip,clk-trcm = &lt;0x01&gt;;
	pinctrl-names = "default\0idle\0clk";
	pinctrl-0 = &lt;0x123 0x124&gt;;
	pinctrl-1 = &lt;0x125&gt;;
	pinctrl-2 = &lt;0x126 0x127&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

i2s@fe4a0000 {
	compatible = "rockchip,rk3588-i2s\0rockchip,rk3066-i2s";
	reg = &lt;0x00 0xfe4a0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xb7 0x04&gt;;
	clocks = &lt;0x02 0x2d 0x02 0x23&gt;;
	clock-names = "i2s_clk\0i2s_hclk";
	assigned-clocks = &lt;0x02 0x2a&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe8 0x02 0xe8 0x03&gt;;
	dma-names = "tx\0rx";
	power-domains = &lt;0x58 0x26&gt;;
	rockchip,clk-trcm = &lt;0x01&gt;;
	pinctrl-names = "default\0idle\0clk";
	pinctrl-0 = &lt;0x128 0x129&gt;;
	pinctrl-1 = &lt;0x12a&gt;;
	pinctrl-2 = &lt;0x12b 0x12c&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

pdm@fe4b0000 {
	compatible = "rockchip,rk3588-pdm";
	reg = &lt;0x00 0xfe4b0000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x29f 0x02 0x29e&gt;;
	clock-names = "pdm_clk\0pdm_hclk";
	dmas = &lt;0x72 0x04&gt;;
	dma-names = "rx";
	pinctrl-names = "default\0idle\0clk";
	pinctrl-0 = &lt;0x12d 0x12e 0x12f 0x130&gt;;
	pinctrl-1 = &lt;0x131&gt;;
	pinctrl-2 = &lt;0x132 0x133&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

pdm@fe4c0000 {
	compatible = "rockchip,rk3588-pdm";
	reg = &lt;0x00 0xfe4c0000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x3b 0x02 0x3a&gt;;
	clock-names = "pdm_clk\0pdm_hclk";
	assigned-clocks = &lt;0x02 0x3b&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe8 0x04&gt;;
	dma-names = "rx";
	power-domains = &lt;0x58 0x26&gt;;
	pinctrl-names = "default\0idle\0clk";
	pinctrl-0 = &lt;0x134 0x135 0x136 0x137&gt;;
	pinctrl-1 = &lt;0x138&gt;;
	pinctrl-2 = &lt;0x139 0x13a&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

vad@fe4d0000 {
	compatible = "rockchip,rk3588-vad";
	reg = &lt;0x00 0xfe4d0000 0x00 0x1000&gt;;
	reg-names = "vad";
	clocks = &lt;0x02 0x2a0&gt;;
	clock-names = "hclk";
	interrupts = &lt;0x00 0xca 0x04&gt;;
	rockchip,audio-src = &lt;0x00&gt;;
	rockchip,det-channel = &lt;0x00&gt;;
	rockchip,mode = &lt;0x00&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

spdif-tx@fe4e0000 {
	compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
	reg = &lt;0x00 0xfe4e0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc1 0x04&gt;;
	dmas = &lt;0x72 0x05&gt;;
	dma-names = "tx";
	clock-names = "mclk\0hclk";
	clocks = &lt;0x02 0x41 0x02 0x3e&gt;;
	assigned-clocks = &lt;0x02 0x3f&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	power-domains = &lt;0x58 0x26&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x13b&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
	phandle = &lt;0x1bd&gt;;
};

spdif-tx@fe4f0000 {
	compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
	reg = &lt;0x00 0xfe4f0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc2 0x04&gt;;
	dmas = &lt;0xe8 0x05&gt;;
	dma-names = "tx";
	clock-names = "mclk\0hclk";
	clocks = &lt;0x02 0x47 0x02 0x44&gt;;
	assigned-clocks = &lt;0x02 0x45&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	power-domains = &lt;0x58 0x26&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x13c&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
	phandle = &lt;0x1bf&gt;;
};

codec-digital@fe500000 {
	compatible = "rockchip,rk3588-codec-digital\0rockchip,codec-digital-v1";
	reg = &lt;0x00 0xfe500000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x29 0x02 0x2f&gt;;
	clock-names = "dac\0pclk";
	power-domains = &lt;0x58 0x26&gt;;
	resets = &lt;0x02 0x84&gt;;
	reset-names = "reset";
	rockchip,grf = &lt;0xbf&gt;;
	rockchip,pwm-output-mode;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x13d&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

hwspinlock@fe5a0000 {
	compatible = "rockchip,hwspinlock";
	reg = &lt;0x00 0xfe5a0000 0x00 0x100&gt;;
	#hwlock-cells = &lt;0x01&gt;;
};

interrupt-controller@fe600000 {
	compatible = "arm,gic-v3";
	#interrupt-cells = &lt;0x03&gt;;
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	ranges;
	interrupt-controller;
	reg = &lt;0x00 0xfe600000 0x00 0x10000 0x00 0xfe680000 0x00 0x100000&gt;;
	interrupts = &lt;0x01 0x09 0x04&gt;;
	phandle = &lt;0x01&gt;;

	msi-controller@fe640000 {
		compatible = "arm,gic-v3-its";
		msi-controller;
		#msi-cells = &lt;0x01&gt;;
		reg = &lt;0x00 0xfe640000 0x00 0x20000&gt;;
		phandle = &lt;0xfd&gt;;
	};

	msi-controller@fe660000 {
		compatible = "arm,gic-v3-its";
		msi-controller;
		#msi-cells = &lt;0x01&gt;;
		reg = &lt;0x00 0xfe660000 0x00 0x20000&gt;;
		phandle = &lt;0x1a4&gt;;
	};
};

dma-controller@fea10000 {
	compatible = "arm,pl330\0arm,primecell";
	reg = &lt;0x00 0xfea10000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0x56 0x04 0x00 0x57 0x04&gt;;
	clocks = &lt;0x02 0x78&gt;;
	clock-names = "apb_pclk";
	#dma-cells = &lt;0x01&gt;;
	arm,pl330-periph-burst;
	phandle = &lt;0x72&gt;;
};

dma-controller@fea30000 {
	compatible = "arm,pl330\0arm,primecell";
	reg = &lt;0x00 0xfea30000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0x58 0x04 0x00 0x59 0x04&gt;;
	clocks = &lt;0x02 0x79&gt;;
	clock-names = "apb_pclk";
	#dma-cells = &lt;0x01&gt;;
	arm,pl330-periph-burst;
	phandle = &lt;0xe8&gt;;
};

can@fea50000 {
	compatible = "rockchip,can-2.0";
	reg = &lt;0x00 0xfea50000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x155 0x04&gt;;
	clocks = &lt;0x02 0x70 0x02 0x6f&gt;;
	clock-names = "baudclk\0apb_pclk";
	resets = &lt;0x02 0xb9 0x02 0xb8&gt;;
	reset-names = "can\0can-apb";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x13e&gt;;
	tx-fifo-depth = &lt;0x01&gt;;
	rx-fifo-depth = &lt;0x06&gt;;
	status = "disabled";
	assigned-clocks = &lt;0x02 0x70&gt;;
	assigned-clock-rates = &lt;0xbebc200&gt;;
};

can@fea60000 {
	compatible = "rockchip,can-2.0";
	reg = &lt;0x00 0xfea60000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x156 0x04&gt;;
	clocks = &lt;0x02 0x72 0x02 0x71&gt;;
	clock-names = "baudclk\0apb_pclk";
	resets = &lt;0x02 0xbb 0x02 0xba&gt;;
	reset-names = "can\0can-apb";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x13f&gt;;
	tx-fifo-depth = &lt;0x01&gt;;
	rx-fifo-depth = &lt;0x06&gt;;
	status = "okay";
	assigned-clocks = &lt;0x02 0x72&gt;;
	assigned-clock-rates = &lt;0xbebc200&gt;;
};

can@fea70000 {
	compatible = "rockchip,can-2.0";
	reg = &lt;0x00 0xfea70000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x157 0x04&gt;;
	clocks = &lt;0x02 0x74 0x02 0x73&gt;;
	clock-names = "baudclk\0apb_pclk";
	resets = &lt;0x02 0xbd 0x02 0xbc&gt;;
	reset-names = "can\0can-apb";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x140&gt;;
	tx-fifo-depth = &lt;0x01&gt;;
	rx-fifo-depth = &lt;0x06&gt;;
	status = "disabled";
};

decompress@fea80000 {
	compatible = "rockchip,hw-decompress";
	reg = &lt;0x00 0xfea80000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x55 0x04&gt;;
	clocks = &lt;0x02 0x75 0x02 0x77 0x02 0x76&gt;;
	clock-names = "aclk\0dclk\0pclk";
	resets = &lt;0x02 0x118&gt;;
	reset-names = "dresetn";
	status = "disabled";
};

i2c@fea90000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfea90000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x8d 0x02 0x85&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x13e 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x141&gt;;
	resets = &lt;0x02 0xb0 0x02 0xa8&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "okay";

	rk8602@42 {
		compatible = "rockchip,rk8602";
		reg = &lt;0x42&gt;;
		vin-supply = &lt;0x71&gt;;
		regulator-compatible = "rk860x-reg";
		regulator-name = "vdd_npu_s0";
		regulator-min-microvolt = &lt;0x86470&gt;;
		regulator-max-microvolt = &lt;0xe7ef0&gt;;
		regulator-ramp-delay = &lt;0x8fc&gt;;
		rockchip,suspend-voltage-selector = &lt;0x01&gt;;
		regulator-boot-on;
		regulator-always-on;
		phandle = &lt;0xa9&gt;;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};
};

i2c@feaa0000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfeaa0000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x8e 0x02 0x86&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x13f 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x142&gt;;
	resets = &lt;0x02 0xb1 0x02 0xa9&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "disabled";
};

i2c@feab0000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfeab0000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x8f 0x02 0x87&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x140 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x143&gt;;
	resets = &lt;0x02 0xb2 0x02 0xaa&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "disabled";
};

i2c@feac0000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfeac0000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x90 0x02 0x88&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x141 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x144&gt;;
	resets = &lt;0x02 0xb3 0x02 0xab&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "disabled";
};

i2c@fead0000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfead0000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x91 0x02 0x89&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x142 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x145&gt;;
	resets = &lt;0x02 0xb4 0x02 0xac&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "okay";
};

timer@feae0000 {
	compatible = "rockchip,rk3588-timer\0rockchip,rk3288-timer";
	reg = &lt;0x00 0xfeae0000 0x00 0x20&gt;;
	interrupts = &lt;0x00 0x121 0x04&gt;;
	clocks = &lt;0x02 0x5c 0x02 0x5f&gt;;
	clock-names = "pclk\0timer";
};

watchdog@feaf0000 {
	compatible = "snps,dw-wdt";
	reg = &lt;0x00 0xfeaf0000 0x00 0x100&gt;;
	clocks = &lt;0x02 0x6c 0x02 0x6b&gt;;
	clock-names = "tclk\0pclk";
	interrupts = &lt;0x00 0x13b 0x04&gt;;
	status = "okay";
};

spi@feb00000 {
	compatible = "rockchip,rk3066-spi";
	reg = &lt;0x00 0xfeb00000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x146 0x04&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	clocks = &lt;0x02 0xa3 0x02 0x9e&gt;;
	clock-names = "spiclk\0apb_pclk";
	dmas = &lt;0x72 0x0e 0x72 0x0f&gt;;
	dma-names = "tx\0rx";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x146 0x147 0x148&gt;;
	num-cs = &lt;0x02&gt;;
	status = "disabled";
};

spi@feb10000 {
	compatible = "rockchip,rk3066-spi";
	reg = &lt;0x00 0xfeb10000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x147 0x04&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	clocks = &lt;0x02 0xa4 0x02 0x9f&gt;;
	clock-names = "spiclk\0apb_pclk";
	dmas = &lt;0x72 0x10 0x72 0x11&gt;;
	dma-names = "tx\0rx";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x149 0x14a 0x14b&gt;;
	num-cs = &lt;0x02&gt;;
	status = "disabled";
};

spi@feb20000 {
	compatible = "rockchip,rk3066-spi";
	reg = &lt;0x00 0xfeb20000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x148 0x04&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	clocks = &lt;0x02 0xa5 0x02 0xa0&gt;;
	clock-names = "spiclk\0apb_pclk";
	dmas = &lt;0xe8 0x0f 0xe8 0x10&gt;;
	dma-names = "tx\0rx";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x14c 0x14d&gt;;
	num-cs = &lt;0x01&gt;;
	status = "okay";
	assigned-clocks = &lt;0x02 0xa5&gt;;
	assigned-clock-rates = &lt;0xbebc200&gt;;

	rk806single@0 {
		compatible = "rockchip,rk806";
		spi-max-frequency = &lt;0xf4240&gt;;
		reg = &lt;0x00&gt;;
		interrupt-parent = &lt;0x14e&gt;;
		interrupts = &lt;0x07 0x08&gt;;
		pinctrl-names = "default\0pmic-power-off";
		pinctrl-0 = &lt;0x14f 0x150 0x151 0x152&gt;;
		pinctrl-1 = &lt;0x153&gt;;
		low_voltage_threshold = &lt;0xbb8&gt;;
		shutdown_voltage_threshold = &lt;0xa8c&gt;;
		shutdown_temperture_threshold = &lt;0xa0&gt;;
		hotdie_temperture_threshold = &lt;0x73&gt;;
		pmic-reset-func = &lt;0x01&gt;;
		vcc1-supply = &lt;0x71&gt;;
		vcc2-supply = &lt;0x71&gt;;
		vcc3-supply = &lt;0x71&gt;;
		vcc4-supply = &lt;0x71&gt;;
		vcc5-supply = &lt;0x71&gt;;
		vcc6-supply = &lt;0x71&gt;;
		vcc7-supply = &lt;0x71&gt;;
		vcc8-supply = &lt;0x71&gt;;
		vcc9-supply = &lt;0x71&gt;;
		vcc10-supply = &lt;0x71&gt;;
		vcc11-supply = &lt;0x154&gt;;
		vcc12-supply = &lt;0x71&gt;;
		vcc13-supply = &lt;0x155&gt;;
		vcc14-supply = &lt;0x155&gt;;
		vcca-supply = &lt;0x71&gt;;

		pwrkey {
			status = "okay";
		};

		pinctrl_rk806 {
			gpio-controller;
			#gpio-cells = &lt;0x02&gt;;

			rk806_dvs1_null {
				pins = "gpio_pwrctrl2";
				function = "pin_fun0";
				phandle = &lt;0x150&gt;;
			};

			rk806_dvs1_slp {
				pins = "gpio_pwrctrl1";
				function = "pin_fun1";
			};

			rk806_dvs1_pwrdn {
				pins = "gpio_pwrctrl1";
				function = "pin_fun2";
				phandle = &lt;0x153&gt;;
			};

			rk806_dvs1_rst {
				pins = "gpio_pwrctrl1";
				function = "pin_fun3";
			};

			rk806_dvs2_null {
				pins = "gpio_pwrctrl2";
				function = "pin_fun0";
				phandle = &lt;0x151&gt;;
			};

			rk806_dvs2_slp {
				pins = "gpio_pwrctrl2";
				function = "pin_fun1";
			};

			rk806_dvs2_pwrdn {
				pins = "gpio_pwrctrl2";
				function = "pin_fun2";
			};

			rk806_dvs2_rst {
				pins = "gpio_pwrctrl2";
				function = "pin_fun3";
			};

			rk806_dvs2_dvs {
				pins = "gpio_pwrctrl2";
				function = "pin_fun4";
			};

			rk806_dvs2_gpio {
				pins = "gpio_pwrctrl2";
				function = "pin_fun5";
			};

			rk806_dvs3_null {
				pins = "gpio_pwrctrl3";
				function = "pin_fun0";
				phandle = &lt;0x152&gt;;
			};

			rk806_dvs3_slp {
				pins = "gpio_pwrctrl3";
				function = "pin_fun1";
			};

			rk806_dvs3_pwrdn {
				pins = "gpio_pwrctrl3";
				function = "pin_fun2";
			};

			rk806_dvs3_rst {
				pins = "gpio_pwrctrl3";
				function = "pin_fun3";
			};

			rk806_dvs3_dvs {
				pins = "gpio_pwrctrl3";
				function = "pin_fun4";
			};

			rk806_dvs3_gpio {
				pins = "gpio_pwrctrl3";
				function = "pin_fun5";
			};
		};

		regulators {

			DCDC_REG1 {
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x86470&gt;;
				regulator-max-microvolt = &lt;0xe7ef0&gt;;
				regulator-ramp-delay = &lt;0x30d4&gt;;
				regulator-name = "vdd_gpu_s0";
				regulator-enable-ramp-delay = &lt;0x190&gt;;
				phandle = &lt;0x5a&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			DCDC_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x86470&gt;;
				regulator-max-microvolt = &lt;0xe7ef0&gt;;
				regulator-ramp-delay = &lt;0x30d4&gt;;
				regulator-name = "vdd_cpu_lit_s0";
				phandle = &lt;0x12&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			DCDC_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0xa4cb8&gt;;
				regulator-max-microvolt = &lt;0xb71b0&gt;;
				regulator-ramp-delay = &lt;0x30d4&gt;;
				regulator-name = "vdd_log_s0";
				phandle = &lt;0x40&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = &lt;0xb71b0&gt;;
				};
			};

			DCDC_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x86470&gt;;
				regulator-max-microvolt = &lt;0xe7ef0&gt;;
				regulator-init-microvolt = &lt;0xb71b0&gt;;
				regulator-ramp-delay = &lt;0x30d4&gt;;
				regulator-name = "vdd_vdenc_s0";
				phandle = &lt;0xbb&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			DCDC_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0xa4cb8&gt;;
				regulator-max-microvolt = &lt;0xdbba0&gt;;
				regulator-ramp-delay = &lt;0x30d4&gt;;
				regulator-name = "vdd_ddr_s0";
				phandle = &lt;0x3f&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = &lt;0xcf850&gt;;
				};
			};

			DCDC_REG6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vdd2_ddr_s3";

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			DCDC_REG7 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x1e8480&gt;;
				regulator-max-microvolt = &lt;0x1e8480&gt;;
				regulator-name = "vdd_2v0_pldo_s3";
				phandle = &lt;0x154&gt;;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = &lt;0x1e8480&gt;;
				};
			};

			DCDC_REG8 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x325aa0&gt;;
				regulator-max-microvolt = &lt;0x325aa0&gt;;
				regulator-name = "vcc_3v3_s3";
				phandle = &lt;0x1d1&gt;;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = &lt;0x325aa0&gt;;
				};
			};

			DCDC_REG9 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vddq_ddr_s0";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			DCDC_REG10 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x1b7740&gt;;
				regulator-max-microvolt = &lt;0x1b7740&gt;;
				regulator-name = "vcc_1v8_s3";

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = &lt;0x1b7740&gt;;
				};
			};

			PLDO_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x1b7740&gt;;
				regulator-max-microvolt = &lt;0x1b7740&gt;;
				regulator-name = "avcc_1v8_s0";
				phandle = &lt;0x1cb&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			PLDO_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x1b7740&gt;;
				regulator-max-microvolt = &lt;0x1b7740&gt;;
				regulator-name = "vcc_1v8_s0";
				phandle = &lt;0x171&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = &lt;0x1b7740&gt;;
				};
			};

			PLDO_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x124f80&gt;;
				regulator-max-microvolt = &lt;0x124f80&gt;;
				regulator-name = "avdd_1v2_s0";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			PLDO_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x325aa0&gt;;
				regulator-max-microvolt = &lt;0x325aa0&gt;;
				regulator-name = "vcc_3v3_s0";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			PLDO_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x1b7740&gt;;
				regulator-max-microvolt = &lt;0x325aa0&gt;;
				regulator-name = "vccio_sd_s0";
				phandle = &lt;0x10f&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			PLDO_REG6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0x1b7740&gt;;
				regulator-max-microvolt = &lt;0x1b7740&gt;;
				regulator-name = "pldo6_s3";

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = &lt;0x1b7740&gt;;
				};
			};

			NLDO_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0xb71b0&gt;;
				regulator-max-microvolt = &lt;0xb71b0&gt;;
				regulator-name = "vdd_0v75_s3";

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = &lt;0xb71b0&gt;;
				};
			};

			NLDO_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0xcf850&gt;;
				regulator-max-microvolt = &lt;0xcf850&gt;;
				regulator-name = "vdd_ddr_pll_s0";

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = &lt;0xcf850&gt;;
				};
			};

			NLDO_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0xcc77c&gt;;
				regulator-max-microvolt = &lt;0xcc77c&gt;;
				regulator-name = "avdd_0v75_s0";
				phandle = &lt;0x1cc&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			NLDO_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0xcf850&gt;;
				regulator-max-microvolt = &lt;0xcf850&gt;;
				regulator-name = "vdd_0v85_s0";
				phandle = &lt;0x1ca&gt;;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			NLDO_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = &lt;0xb71b0&gt;;
				regulator-max-microvolt = &lt;0xb71b0&gt;;
				regulator-name = "vdd_0v75_s0";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	};
};

spi@feb30000 {
	compatible = "rockchip,rk3066-spi";
	reg = &lt;0x00 0xfeb30000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x149 0x04&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	clocks = &lt;0x02 0xa6 0x02 0xa1&gt;;
	clock-names = "spiclk\0apb_pclk";
	dmas = &lt;0xe8 0x11 0xe8 0x12&gt;;
	dma-names = "tx\0rx";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x156 0x157 0x158&gt;;
	num-cs = &lt;0x02&gt;;
	status = "disabled";
};

serial@feb40000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfeb40000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x14c 0x04&gt;;
	clocks = &lt;0x02 0xb7 0x02 0xab&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0x72 0x08 0x72 0x09&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x159&gt;;
	status = "disabled";
};

serial@feb50000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfeb50000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x14d 0x04&gt;;
	clocks = &lt;0x02 0xbb 0x02 0xac&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0x72 0x0a 0x72 0x0b&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x15a&gt;;
	status = "disabled";
};

serial@feb60000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfeb60000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x14e 0x04&gt;;
	clocks = &lt;0x02 0xbf 0x02 0xad&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0x72 0x0c 0x72 0x0d&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x15b&gt;;
	status = "okay";
};

serial@feb70000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfeb70000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x14f 0x04&gt;;
	clocks = &lt;0x02 0xc3 0x02 0xae&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0xe8 0x09 0xe8 0x0a&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x15c&gt;;
	status = "disabled";
};

serial@feb80000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfeb80000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x150 0x04&gt;;
	clocks = &lt;0x02 0xc7 0x02 0xaf&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0xe8 0x0b 0xe8 0x0c&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x15d&gt;;
	status = "disabled";
};

serial@feb90000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfeb90000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x151 0x04&gt;;
	clocks = &lt;0x02 0xcb 0x02 0xb0&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0xe8 0x0d 0xe8 0x0e&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x15e&gt;;
	status = "disabled";
};

serial@feba0000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfeba0000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x152 0x04&gt;;
	clocks = &lt;0x02 0xcf 0x02 0xb1&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0xe9 0x07 0xe9 0x08&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x15f&gt;;
	status = "okay";
};

serial@febb0000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfebb0000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x153 0x04&gt;;
	clocks = &lt;0x02 0xd3 0x02 0xb2&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0xe9 0x09 0xe9 0x0a&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x160&gt;;
	status = "okay";
};

serial@febc0000 {
	compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
	reg = &lt;0x00 0xfebc0000 0x00 0x100&gt;;
	interrupts = &lt;0x00 0x154 0x04&gt;;
	clocks = &lt;0x02 0xd7 0x02 0xb3&gt;;
	clock-names = "baudclk\0apb_pclk";
	reg-shift = &lt;0x02&gt;;
	reg-io-width = &lt;0x04&gt;;
	dmas = &lt;0xe9 0x0b 0xe9 0x0c&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x161 0x162&gt;;
	status = "okay";
};

pwm@febd0000 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebd0000 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15a 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x163&gt;;
	clocks = &lt;0x02 0x54 0x02 0x53&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febd0010 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebd0010 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15a 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x164&gt;;
	clocks = &lt;0x02 0x54 0x02 0x53&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febd0020 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebd0020 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15a 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x165&gt;;
	clocks = &lt;0x02 0x54 0x02 0x53&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febd0030 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebd0030 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15a 0x04 0x00 0x15b 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x166&gt;;
	clocks = &lt;0x02 0x54 0x02 0x53&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febe0000 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebe0000 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15c 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x167&gt;;
	clocks = &lt;0x02 0x57 0x02 0x56&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febe0010 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebe0010 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15c 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x168&gt;;
	clocks = &lt;0x02 0x57 0x02 0x56&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febe0020 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebe0020 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15c 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x169&gt;;
	clocks = &lt;0x02 0x57 0x02 0x56&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febe0030 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebe0030 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15c 0x04 0x00 0x15d 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x16a&gt;;
	clocks = &lt;0x02 0x57 0x02 0x56&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febf0000 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebf0000 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15e 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x16b&gt;;
	clocks = &lt;0x02 0x5a 0x02 0x59&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febf0010 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebf0010 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15e 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x16c&gt;;
	clocks = &lt;0x02 0x5a 0x02 0x59&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febf0020 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebf0020 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15e 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x16d&gt;;
	clocks = &lt;0x02 0x5a 0x02 0x59&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

pwm@febf0030 {
	compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
	reg = &lt;0x00 0xfebf0030 0x00 0x10&gt;;
	interrupts = &lt;0x00 0x15e 0x04 0x00 0x15f 0x04&gt;;
	#pwm-cells = &lt;0x03&gt;;
	pinctrl-names = "active";
	pinctrl-0 = &lt;0x16e&gt;;
	clocks = &lt;0x02 0x5a 0x02 0x59&gt;;
	clock-names = "pwm\0pclk";
	status = "disabled";
};

tsadc@fec00000 {
	compatible = "rockchip,rk3588-tsadc";
	reg = &lt;0x00 0xfec00000 0x00 0x400&gt;;
	interrupts = &lt;0x00 0x18d 0x04&gt;;
	clocks = &lt;0x02 0xaa 0x02 0xa9&gt;;
	clock-names = "tsadc\0apb_pclk";
	assigned-clocks = &lt;0x02 0xaa&gt;;
	assigned-clock-rates = &lt;0x1e8480&gt;;
	resets = &lt;0x02 0xc1 0x02 0xc0&gt;;
	reset-names = "tsadc\0tsadc-apb";
	#thermal-sensor-cells = &lt;0x01&gt;;
	rockchip,hw-tshut-temp = &lt;0x1d4c0&gt;;
	rockchip,hw-tshut-mode = &lt;0x00&gt;;
	rockchip,hw-tshut-polarity = &lt;0x00&gt;;
	pinctrl-names = "gpio\0otpout";
	pinctrl-0 = &lt;0x16f&gt;;
	pinctrl-1 = &lt;0x170&gt;;
	status = "okay";
	phandle = &lt;0x55&gt;;
};

saradc@fec10000 {
	compatible = "rockchip,rk3588-saradc";
	reg = &lt;0x00 0xfec10000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0x18e 0x04&gt;;
	#io-channel-cells = &lt;0x01&gt;;
	clocks = &lt;0x02 0x9d 0x02 0x9c&gt;;
	clock-names = "saradc\0apb_pclk";
	resets = &lt;0x02 0xbe&gt;;
	reset-names = "saradc-apb";
	status = "okay";
	vref-supply = &lt;0x171&gt;;
	phandle = &lt;0x1b4&gt;;
};

mailbox@fec60000 {
	compatible = "rockchip,rk3588-mailbox\0rockchip,rk3368-mailbox";
	reg = &lt;0x00 0xfec60000 0x00 0x200&gt;;
	interrupts = &lt;0x00 0x3d 0x04 0x00 0x3e 0x04 0x00 0x3f 0x04 0x00 0x40 0x04&gt;;
	clocks = &lt;0x02 0x4c&gt;;
	clock-names = "pclk_mailbox";
	#mbox-cells = &lt;0x01&gt;;
	status = "disabled";
};

mailbox@fec70000 {
	compatible = "rockchip,rk3588-mailbox\0rockchip,rk3368-mailbox";
	reg = &lt;0x00 0xfec70000 0x00 0x200&gt;;
	interrupts = &lt;0x00 0x45 0x04 0x00 0x46 0x04 0x00 0x47 0x04 0x00 0x48 0x04&gt;;
	clocks = &lt;0x02 0x4d&gt;;
	clock-names = "pclk_mailbox";
	#mbox-cells = &lt;0x01&gt;;
	status = "disabled";
};

i2c@fec80000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfec80000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x92 0x02 0x8a&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x143 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x172&gt;;
	resets = &lt;0x02 0xb5 0x02 0xad&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "okay";

	pcf8563@51 {
		compatible = "nxp,pcf8563";
		reg = &lt;0x51&gt;;
		status = "okay";
	};
};

i2c@fec90000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfec90000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x93 0x02 0x8b&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x144 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x173&gt;;
	resets = &lt;0x02 0xb6 0x02 0xae&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "okay";

	es8388@11 {
		status = "okay";
		#sound-dai-cells = &lt;0x00&gt;;
		compatible = "everest,es8388\0everest,es8323";
		reg = &lt;0x11&gt;;
		clocks = &lt;0x174&gt;;
		clock-names = "mclk";
		assigned-clocks = &lt;0x174&gt;;
		assigned-clock-rates = &lt;0xbb8000&gt;;
		pinctrl-names = "default";
		pinctrl-0 = &lt;0x175&gt;;
		phandle = &lt;0x1c6&gt;;
	};
};

i2c@feca0000 {
	compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
	reg = &lt;0x00 0xfeca0000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x94 0x02 0x8c&gt;;
	clock-names = "i2c\0pclk";
	interrupts = &lt;0x00 0x145 0x04&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x176&gt;;
	resets = &lt;0x02 0xb7 0x02 0xaf&gt;;
	reset-names = "i2c\0apb";
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	status = "disabled";
};

spi@fecb0000 {
	compatible = "rockchip,rk3066-spi";
	reg = &lt;0x00 0xfecb0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0x14a 0x04&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x00&gt;;
	clocks = &lt;0x02 0xa7 0x02 0xa2&gt;;
	clock-names = "spiclk\0apb_pclk";
	dmas = &lt;0xe9 0x0d 0xe9 0x0e&gt;;
	dma-names = "tx\0rx";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x177 0x178 0x179&gt;;
	num-cs = &lt;0x02&gt;;
	status = "disabled";
};

otp@fecc0000 {
	compatible = "rockchip,rk3588-otp";
	reg = &lt;0x00 0xfecc0000 0x00 0x400&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x01&gt;;
	clocks = &lt;0x02 0x96 0x02 0x95 0x02 0x97 0x02 0x99&gt;;
	clock-names = "otpc\0apb\0arb\0phy";
	resets = &lt;0x02 0x12a 0x02 0x129 0x02 0x12b&gt;;
	reset-names = "otpc\0apb\0arb";

	cpu-code@2 {
		reg = &lt;0x02 0x02&gt;;
		phandle = &lt;0x2c&gt;;
	};

	package-serial-number-high@5 {
		reg = &lt;0x05 0x01&gt;;
		bits = &lt;0x00 0x01&gt;;
		phandle = &lt;0xcc&gt;;
	};

	package-serial-number-low@6 {
		reg = &lt;0x06 0x01&gt;;
		bits = &lt;0x05 0x03&gt;;
		phandle = &lt;0xcb&gt;;
	};

	specification-serial-number@6 {
		reg = &lt;0x06 0x01&gt;;
		bits = &lt;0x00 0x05&gt;;
		phandle = &lt;0x21&gt;;
	};

	id@7 {
		reg = &lt;0x07 0x10&gt;;
		phandle = &lt;0x2a&gt;;
	};

	cpu-version@1c {
		reg = &lt;0x1c 0x01&gt;;
		bits = &lt;0x03 0x03&gt;;
		phandle = &lt;0x2b&gt;;
	};

	cpub0-leakage@17 {
		reg = &lt;0x17 0x01&gt;;
		phandle = &lt;0x24&gt;;
	};

	cpub1-leakage@18 {
		reg = &lt;0x18 0x01&gt;;
		phandle = &lt;0x27&gt;;
	};

	cpul-leakage@19 {
		reg = &lt;0x19 0x01&gt;;
		phandle = &lt;0x1f&gt;;
	};

	log-leakage@1a {
		reg = &lt;0x1a 0x01&gt;;
		phandle = &lt;0x41&gt;;
	};

	gpu-leakage@1b {
		reg = &lt;0x1b 0x01&gt;;
		phandle = &lt;0x5b&gt;;
	};

	npu-leakage@28 {
		reg = &lt;0x28 0x01&gt;;
		phandle = &lt;0xaa&gt;;
	};

	codec-leakage@29 {
		reg = &lt;0x29 0x01&gt;;
		phandle = &lt;0xbd&gt;;
	};

	cpul-opp-info@3d {
		reg = &lt;0x3d 0x06&gt;;
		phandle = &lt;0x20&gt;;
	};

	cpub01-opp-info@43 {
		reg = &lt;0x43 0x06&gt;;
		phandle = &lt;0x25&gt;;
	};

	cpub23-opp-info@49 {
		reg = &lt;0x49 0x06&gt;;
		phandle = &lt;0x28&gt;;
	};

	gpu-opp-info@4f {
		reg = &lt;0x4f 0x06&gt;;
		phandle = &lt;0x5c&gt;;
	};

	npu-opp-info@55 {
		reg = &lt;0x55 0x06&gt;;
		phandle = &lt;0xab&gt;;
	};

	dmc-opp-info@5b {
		reg = &lt;0x5b 0x06&gt;;
		phandle = &lt;0x42&gt;;
	};

	vop-opp-info@61 {
		reg = &lt;0x61 0x06&gt;;
	};

	venc-opp-info@67 {
		reg = &lt;0x67 0x06&gt;;
		phandle = &lt;0xbe&gt;;
	};
};

mailbox@fece0000 {
	compatible = "rockchip,rk3588-mailbox\0rockchip,rk3368-mailbox";
	reg = &lt;0x00 0xfece0000 0x00 0x200&gt;;
	interrupts = &lt;0x00 0x4d 0x04 0x00 0x4e 0x04 0x00 0x4f 0x04 0x00 0x50 0x04&gt;;
	clocks = &lt;0x02 0x4e&gt;;
	clock-names = "pclk_mailbox";
	#mbox-cells = &lt;0x01&gt;;
	status = "disabled";
};

dma-controller@fed10000 {
	compatible = "arm,pl330\0arm,primecell";
	reg = &lt;0x00 0xfed10000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0x5a 0x04 0x00 0x5b 0x04&gt;;
	clocks = &lt;0x02 0x7a&gt;;
	clock-names = "apb_pclk";
	#dma-cells = &lt;0x01&gt;;
	arm,pl330-periph-burst;
	phandle = &lt;0xe9&gt;;
};

phy@fed60000 {
	compatible = "rockchip,rk3588-hdptx-phy";
	reg = &lt;0x00 0xfed60000 0x00 0x2000&gt;;
	clocks = &lt;0x02 0x2b5 0x02 0x267&gt;;
	clock-names = "ref\0apb";
	resets = &lt;0x02 0x485 0x02 0xc003b 0x02 0xc003c 0x02 0xc003d&gt;;
	reset-names = "apb\0init\0cmn\0lane";
	rockchip,grf = &lt;0x17a&gt;;
	#phy-cells = &lt;0x00&gt;;
	status = "disabled";
	phandle = &lt;0xf8&gt;;
};

hdmiphy@fed60000 {
	compatible = "rockchip,rk3588-hdptx-phy-hdmi";
	reg = &lt;0x00 0xfed60000 0x00 0x2000&gt;;
	clocks = &lt;0x02 0x2b5 0x02 0x267&gt;;
	clock-names = "ref\0apb";
	resets = &lt;0x02 0x48e 0x02 0x485 0x02 0xc003b 0x02 0xc003c 0x02 0xc003d 0x02 0x48c 0x02 0x48d&gt;;
	reset-names = "phy\0apb\0init\0cmn\0lane\0ropll\0lcpll";
	rockchip,grf = &lt;0x17a&gt;;
	#phy-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0xf4&gt;;

	clk-port {
		#clock-cells = &lt;0x00&gt;;
		status = "okay";
		phandle = &lt;0x32&gt;;
	};
};

phy@fed80000 {
	compatible = "rockchip,rk3588-usbdp-phy";
	reg = &lt;0x00 0xfed80000 0x00 0x10000&gt;;
	rockchip,u2phy-grf = &lt;0x17b&gt;;
	rockchip,usb-grf = &lt;0x6c&gt;;
	rockchip,usbdpphy-grf = &lt;0x17c&gt;;
	rockchip,vo-grf = &lt;0xec&gt;;
	clocks = &lt;0x02 0x2b6 0x02 0x27f 0x02 0x269 0x60&gt;;
	clock-names = "refclk\0immortal\0pclk\0utmi";
	resets = &lt;0x02 0x28 0x02 0x29 0x02 0x2a 0x02 0x2b 0x02 0x482&gt;;
	reset-names = "init\0cmn\0lane\0pcs_apb\0pma_apb";
	status = "okay";
	rockchip,dp-lane-mux = &lt;0x02 0x03&gt;;

	dp-port {
		#phy-cells = &lt;0x00&gt;;
		status = "disabled";
		phandle = &lt;0xed&gt;;
	};

	u3-port {
		#phy-cells = &lt;0x00&gt;;
		status = "okay";
		phandle = &lt;0x5f&gt;;
	};
};

phy@feda0000 {
	compatible = "rockchip,rk3588-mipi-dcphy";
	reg = &lt;0x00 0xfeda0000 0x00 0x10000&gt;;
	rockchip,grf = &lt;0x17d&gt;;
	clocks = &lt;0x02 0x108 0x02 0x2b6&gt;;
	clock-names = "pclk\0ref";
	resets = &lt;0x02 0xc0043 0x02 0x3e 0x02 0x3f 0x02 0xc0044&gt;;
	reset-names = "m_phy\0apb\0grf\0s_phy";
	#phy-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x2f&gt;;
};

phy@fedb0000 {
	compatible = "rockchip,rk3588-mipi-dcphy";
	reg = &lt;0x00 0xfedb0000 0x00 0x10000&gt;;
	rockchip,grf = &lt;0x17e&gt;;
	clocks = &lt;0x02 0x109 0x02 0x2b6&gt;;
	clock-names = "pclk\0ref";
	resets = &lt;0x02 0xc0045 0x02 0x43 0x02 0x44 0x02 0xc0046&gt;;
	reset-names = "m_phy\0apb\0grf\0s_phy";
	#phy-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x30&gt;;
};

csi2-dphy0-hw@fedc0000 {
	compatible = "rockchip,rk3588-csi2-dphy-hw";
	reg = &lt;0x00 0xfedc0000 0x00 0x8000&gt;;
	clocks = &lt;0x02 0x10c&gt;;
	clock-names = "pclk";
	resets = &lt;0x02 0x17 0x02 0x16&gt;;
	reset-names = "srst_csiphy0\0srst_p_csiphy0";
	rockchip,grf = &lt;0x17f&gt;;
	rockchip,sys_grf = &lt;0xbf&gt;;
	status = "okay";
	phandle = &lt;0x2d&gt;;
};

csi2-dphy1-hw@fedc8000 {
	compatible = "rockchip,rk3588-csi2-dphy-hw";
	reg = &lt;0x00 0xfedc8000 0x00 0x8000&gt;;
	clocks = &lt;0x02 0x10d&gt;;
	clock-names = "pclk";
	resets = &lt;0x02 0x19 0x02 0x18&gt;;
	reset-names = "srst_csiphy1\0srst_p_csiphy1";
	rockchip,grf = &lt;0x180&gt;;
	rockchip,sys_grf = &lt;0xbf&gt;;
	status = "okay";
	phandle = &lt;0x2e&gt;;
};

phy@fee00000 {
	compatible = "rockchip,rk3588-naneng-combphy";
	reg = &lt;0x00 0xfee00000 0x00 0x100&gt;;
	#phy-cells = &lt;0x01&gt;;
	clocks = &lt;0x02 0x2bd 0x02 0x185 0x02 0x166&gt;;
	clock-names = "refclk\0apbclk\0phpclk";
	assigned-clocks = &lt;0x02 0x2bd&gt;;
	assigned-clock-rates = &lt;0x5f5e100&gt;;
	resets = &lt;0x02 0x20005 0x02 0x4d6&gt;;
	reset-names = "combphy-apb\0combphy";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	rockchip,pipe-phy-grf = &lt;0x181&gt;;
	status = "okay";
	phandle = &lt;0xff&gt;;
};

phy@fee20000 {
	compatible = "rockchip,rk3588-naneng-combphy";
	reg = &lt;0x00 0xfee20000 0x00 0x100&gt;;
	#phy-cells = &lt;0x01&gt;;
	clocks = &lt;0x02 0x2bf 0x02 0x187 0x02 0x166&gt;;
	clock-names = "refclk\0apbclk\0phpclk";
	assigned-clocks = &lt;0x02 0x2bf&gt;;
	assigned-clock-rates = &lt;0x5f5e100&gt;;
	resets = &lt;0x02 0x20007 0x02 0x4d8&gt;;
	reset-names = "combphy-apb\0combphy";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	rockchip,pipe-phy-grf = &lt;0x182&gt;;
	rockchip,pcie1ln-sel-bits = &lt;0x100 0x01 0x01 0x00&gt;;
	status = "disabled";
	phandle = &lt;0x68&gt;;
};

sram@ff001000 {
	compatible = "mmio-sram";
	reg = &lt;0x00 0xff001000 0x00 0xef000&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x01&gt;;
	ranges = &lt;0x00 0x00 0xff001000 0xef000&gt;;

	rkvdec-sram@0 {
		reg = &lt;0x00 0x78000&gt;;
		phandle = &lt;0xc2&gt;;
	};

	rkvdec-sram@78000 {
		reg = &lt;0x78000 0x77000&gt;;
		phandle = &lt;0xc4&gt;;
	};
};

pinctrl {
	compatible = "rockchip,rk3588-pinctrl";
	rockchip,grf = &lt;0x183&gt;;
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	ranges;
	phandle = &lt;0x184&gt;;

	gpio@fd8a0000 {
		compatible = "rockchip,gpio-bank";
		reg = &lt;0x00 0xfd8a0000 0x00 0x100&gt;;
		interrupts = &lt;0x00 0x115 0x04&gt;;
		clocks = &lt;0x02 0x284 0x02 0x285&gt;;
		gpio-controller;
		#gpio-cells = &lt;0x02&gt;;
		gpio-ranges = &lt;0x184 0x00 0x00 0x20&gt;;
		interrupt-controller;
		#interrupt-cells = &lt;0x02&gt;;
		phandle = &lt;0x14e&gt;;
	};

	gpio@fec20000 {
		compatible = "rockchip,gpio-bank";
		reg = &lt;0x00 0xfec20000 0x00 0x100&gt;;
		interrupts = &lt;0x00 0x116 0x04&gt;;
		clocks = &lt;0x02 0x7d 0x02 0x7e&gt;;
		gpio-controller;
		#gpio-cells = &lt;0x02&gt;;
		gpio-ranges = &lt;0x184 0x00 0x20 0x20&gt;;
		interrupt-controller;
		#interrupt-cells = &lt;0x02&gt;;
		phandle = &lt;0x1a2&gt;;
	};

	gpio@fec30000 {
		compatible = "rockchip,gpio-bank";
		reg = &lt;0x00 0xfec30000 0x00 0x100&gt;;
		interrupts = &lt;0x00 0x117 0x04&gt;;
		clocks = &lt;0x02 0x7f 0x02 0x80&gt;;
		gpio-controller;
		#gpio-cells = &lt;0x02&gt;;
		gpio-ranges = &lt;0x184 0x00 0x40 0x20&gt;;
		interrupt-controller;
		#interrupt-cells = &lt;0x02&gt;;
		phandle = &lt;0x1db&gt;;
	};

	gpio@fec40000 {
		compatible = "rockchip,gpio-bank";
		reg = &lt;0x00 0xfec40000 0x00 0x100&gt;;
		interrupts = &lt;0x00 0x118 0x04&gt;;
		clocks = &lt;0x02 0x81 0x02 0x82&gt;;
		gpio-controller;
		#gpio-cells = &lt;0x02&gt;;
		gpio-ranges = &lt;0x184 0x00 0x60 0x20&gt;;
		interrupt-controller;
		#interrupt-cells = &lt;0x02&gt;;
		phandle = &lt;0x104&gt;;
	};

	gpio@fec50000 {
		compatible = "rockchip,gpio-bank";
		reg = &lt;0x00 0xfec50000 0x00 0x100&gt;;
		interrupts = &lt;0x00 0x119 0x04&gt;;
		clocks = &lt;0x02 0x83 0x02 0x84&gt;;
		gpio-controller;
		#gpio-cells = &lt;0x02&gt;;
		gpio-ranges = &lt;0x184 0x00 0x80 0x20&gt;;
		interrupt-controller;
		#interrupt-cells = &lt;0x02&gt;;
		phandle = &lt;0xf5&gt;;
	};

	pcfg-pull-up {
		bias-pull-up;
		phandle = &lt;0x18a&gt;;
	};

	pcfg-pull-down {
		bias-pull-down;
		phandle = &lt;0x18e&gt;;
	};

	pcfg-pull-none {
		bias-disable;
		phandle = &lt;0x185&gt;;
	};

	pcfg-pull-none-drv-level-2 {
		bias-disable;
		drive-strength = &lt;0x02&gt;;
		phandle = &lt;0x18d&gt;;
	};

	pcfg-pull-up-drv-level-1 {
		bias-pull-up;
		drive-strength = &lt;0x01&gt;;
		phandle = &lt;0x18c&gt;;
	};

	pcfg-pull-up-drv-level-2 {
		bias-pull-up;
		drive-strength = &lt;0x02&gt;;
		phandle = &lt;0x186&gt;;
	};

	pcfg-pull-up-drv-level-6 {
		bias-pull-up;
		drive-strength = &lt;0x06&gt;;
		phandle = &lt;0x18b&gt;;
	};

	pcfg-pull-none-smt {
		bias-disable;
		input-schmitt-enable;
		phandle = &lt;0x189&gt;;
	};

	pcfg-pull-none-drv-level-1-smt {
		bias-disable;
		drive-strength = &lt;0x01&gt;;
		input-schmitt-enable;
		phandle = &lt;0x188&gt;;
	};

	pcfg-pull-none-drv-level-5-smt {
		bias-disable;
		drive-strength = &lt;0x05&gt;;
		input-schmitt-enable;
		phandle = &lt;0x187&gt;;
	};

	auddsm {

		auddsm-pins {
			rockchip,pins = &lt;0x03 0x01 0x04 0x185 0x03 0x02 0x04 0x185 0x03 0x03 0x04 0x185 0x03 0x04 0x04 0x185&gt;;
			phandle = &lt;0x13d&gt;;
		};
	};

	bt1120 {

		bt1120-pins {
			rockchip,pins = &lt;0x04 0x08 0x02 0x185 0x04 0x00 0x02 0x185 0x04 0x01 0x02 0x185 0x04 0x02 0x02 0x185 0x04 0x03 0x02 0x185 0x04 0x04 0x02 0x185 0x04 0x05 0x02 0x185 0x04 0x06 0x02 0x185 0x04 0x07 0x02 0x185 0x04 0x0a 0x02 0x185 0x04 0x0b 0x02 0x185 0x04 0x0c 0x02 0x185 0x04 0x0d 0x02 0x185 0x04 0x0e 0x02 0x185 0x04 0x0f 0x02 0x185 0x04 0x10 0x02 0x185 0x04 0x11 0x02 0x185&gt;;
			phandle = &lt;0x69&gt;;
		};
	};

	can0 {

		can0m1-pins {
			rockchip,pins = &lt;0x04 0x1d 0x09 0x185 0x04 0x1c 0x09 0x185&gt;;
			phandle = &lt;0x13e&gt;;
		};
	};

	can1 {

		can1m1-pins {
			rockchip,pins = &lt;0x04 0x0a 0x0c 0x185 0x04 0x0b 0x0c 0x185&gt;;
			phandle = &lt;0x13f&gt;;
		};
	};

	can2 {

		can2m0-pins {
			rockchip,pins = &lt;0x03 0x14 0x09 0x185 0x03 0x15 0x09 0x185&gt;;
			phandle = &lt;0x140&gt;;
		};
	};

	gmac1 {

		gmac1-miim {
			rockchip,pins = &lt;0x03 0x12 0x01 0x185 0x03 0x13 0x01 0x185&gt;;
			phandle = &lt;0x105&gt;;
		};

		gmac1-rx-bus2 {
			rockchip,pins = &lt;0x03 0x07 0x01 0x185 0x03 0x08 0x01 0x185 0x03 0x09 0x01 0x185&gt;;
			phandle = &lt;0x107&gt;;
		};

		gmac1-tx-bus2 {
			rockchip,pins = &lt;0x03 0x0b 0x01 0x185 0x03 0x0c 0x01 0x185 0x03 0x0d 0x01 0x185&gt;;
			phandle = &lt;0x106&gt;;
		};

		gmac1-rgmii-clk {
			rockchip,pins = &lt;0x03 0x05 0x01 0x185 0x03 0x04 0x01 0x185&gt;;
			phandle = &lt;0x108&gt;;
		};

		gmac1-rgmii-bus {
			rockchip,pins = &lt;0x03 0x02 0x01 0x185 0x03 0x03 0x01 0x185 0x03 0x00 0x01 0x185 0x03 0x01 0x01 0x185&gt;;
			phandle = &lt;0x109&gt;;
		};
	};

	hdmi {

		hdmim0-tx0-cec {
			rockchip,pins = &lt;0x04 0x11 0x05 0x185&gt;;
			phandle = &lt;0xf0&gt;;
		};

		hdmim0-tx0-hpd {
			rockchip,pins = &lt;0x01 0x05 0x05 0x185&gt;;
			phandle = &lt;0xf1&gt;;
		};

		hdmim0-tx0-scl {
			rockchip,pins = &lt;0x04 0x0f 0x05 0x187&gt;;
			phandle = &lt;0xf2&gt;;
		};

		hdmim0-tx0-sda {
			rockchip,pins = &lt;0x04 0x10 0x05 0x188&gt;;
			phandle = &lt;0xf3&gt;;
		};

		hdmim0-tx1-hpd {
			rockchip,pins = &lt;0x01 0x06 0x05 0x185&gt;;
			phandle = &lt;0x196&gt;;
		};

		hdmim1-rx {
			rockchip,pins = &lt;0x03 0x19 0x05 0x185 0x03 0x1a 0x05 0x189 0x03 0x1b 0x05 0x189 0x03 0x1c 0x05 0x185&gt;;
			phandle = &lt;0x1a0&gt;;
		};

		hdmim1-tx1-scl {
			rockchip,pins = &lt;0x03 0x16 0x05 0x187&gt;;
			phandle = &lt;0x197&gt;;
		};

		hdmim1-tx1-sda {
			rockchip,pins = &lt;0x03 0x15 0x05 0x188&gt;;
			phandle = &lt;0x198&gt;;
		};

		hdmirx-det {
			rockchip,pins = &lt;0x01 0x1d 0x00 0x18a&gt;;
			phandle = &lt;0x1a1&gt;;
		};
	};

	i2c0 {

		i2c0m2-xfer {
			rockchip,pins = &lt;0x00 0x19 0x03 0x189 0x00 0x1a 0x03 0x189&gt;;
			phandle = &lt;0x70&gt;;
		};
	};

	i2c1 {

		i2c1m2-xfer {
			rockchip,pins = &lt;0x00 0x1c 0x09 0x189 0x00 0x1d 0x09 0x189&gt;;
			phandle = &lt;0x141&gt;;
		};
	};

	i2c2 {

		i2c2m0-xfer {
			rockchip,pins = &lt;0x00 0x0f 0x09 0x189 0x00 0x10 0x09 0x189&gt;;
			phandle = &lt;0x142&gt;;
		};
	};

	i2c3 {

		i2c3m0-xfer {
			rockchip,pins = &lt;0x01 0x11 0x09 0x189 0x01 0x10 0x09 0x189&gt;;
			phandle = &lt;0x143&gt;;
		};
	};

	i2c4 {

		i2c4m0-xfer {
			rockchip,pins = &lt;0x03 0x06 0x09 0x189 0x03 0x05 0x09 0x189&gt;;
			phandle = &lt;0x144&gt;;
		};
	};

	i2c5 {

		i2c5m0-xfer {
			rockchip,pins = &lt;0x03 0x17 0x09 0x189 0x03 0x18 0x09 0x189&gt;;
			phandle = &lt;0x145&gt;;
		};
	};

	i2c6 {

		i2c6m0-xfer {
			rockchip,pins = &lt;0x00 0x18 0x09 0x189 0x00 0x17 0x09 0x189&gt;;
			phandle = &lt;0x172&gt;;
		};
	};

	i2c7 {

		i2c7m0-xfer {
			rockchip,pins = &lt;0x01 0x18 0x09 0x189 0x01 0x19 0x09 0x189&gt;;
			phandle = &lt;0x173&gt;;
		};
	};

	i2c8 {

		i2c8m0-xfer {
			rockchip,pins = &lt;0x04 0x1a 0x09 0x189 0x04 0x1b 0x09 0x189&gt;;
			phandle = &lt;0x176&gt;;
		};
	};

	i2s0 {

		i2s0-idle {
			rockchip,pins = &lt;0x01 0x15 0x00 0x185 0x01 0x13 0x00 0x185&gt;;
			phandle = &lt;0x118&gt;;
		};

		i2s0-lrck {
			rockchip,pins = &lt;0x01 0x15 0x01 0x189&gt;;
			phandle = &lt;0x114&gt;;
		};

		i2s0-mclk {
			rockchip,pins = &lt;0x01 0x12 0x01 0x189&gt;;
			phandle = &lt;0x175&gt;;
		};

		i2s0-sclk {
			rockchip,pins = &lt;0x01 0x13 0x01 0x189&gt;;
			phandle = &lt;0x115&gt;;
		};

		i2s0-sdi0 {
			rockchip,pins = &lt;0x01 0x1c 0x02 0x185&gt;;
			phandle = &lt;0x116&gt;;
		};

		i2s0-sdo0 {
			rockchip,pins = &lt;0x01 0x17 0x01 0x185&gt;;
			phandle = &lt;0x117&gt;;
		};
	};

	i2s1 {

		i2s1m0-lrck {
			rockchip,pins = &lt;0x04 0x02 0x03 0x189&gt;;
			phandle = &lt;0x119&gt;;
		};

		i2s1m0-sclk {
			rockchip,pins = &lt;0x04 0x01 0x03 0x189&gt;;
			phandle = &lt;0x11a&gt;;
		};

		i2s1m0-sdi0 {
			rockchip,pins = &lt;0x04 0x05 0x03 0x185&gt;;
			phandle = &lt;0x11b&gt;;
		};

		i2s1m0-sdi1 {
			rockchip,pins = &lt;0x04 0x06 0x03 0x185&gt;;
			phandle = &lt;0x11c&gt;;
		};

		i2s1m0-sdi2 {
			rockchip,pins = &lt;0x04 0x07 0x03 0x185&gt;;
			phandle = &lt;0x11d&gt;;
		};

		i2s1m0-sdi3 {
			rockchip,pins = &lt;0x04 0x08 0x03 0x185&gt;;
			phandle = &lt;0x11e&gt;;
		};

		i2s1m0-sdo0 {
			rockchip,pins = &lt;0x04 0x09 0x03 0x185&gt;;
			phandle = &lt;0x11f&gt;;
		};

		i2s1m0-sdo1 {
			rockchip,pins = &lt;0x04 0x0a 0x03 0x185&gt;;
			phandle = &lt;0x120&gt;;
		};

		i2s1m0-sdo2 {
			rockchip,pins = &lt;0x04 0x0b 0x03 0x185&gt;;
			phandle = &lt;0x121&gt;;
		};

		i2s1m0-sdo3 {
			rockchip,pins = &lt;0x04 0x0c 0x03 0x185&gt;;
			phandle = &lt;0x122&gt;;
		};
	};

	i2s2 {

		i2s2m1-idle {
			rockchip,pins = &lt;0x03 0x0e 0x00 0x185 0x03 0x0d 0x00 0x185&gt;;
			phandle = &lt;0x125&gt;;
		};

		i2s2m1-lrck {
			rockchip,pins = &lt;0x03 0x0e 0x03 0x189&gt;;
			phandle = &lt;0x126&gt;;
		};

		i2s2m1-sclk {
			rockchip,pins = &lt;0x03 0x0d 0x03 0x189&gt;;
			phandle = &lt;0x127&gt;;
		};

		i2s2m1-sdi {
			rockchip,pins = &lt;0x03 0x0a 0x03 0x185&gt;;
			phandle = &lt;0x123&gt;;
		};

		i2s2m1-sdo {
			rockchip,pins = &lt;0x03 0x0b 0x03 0x185&gt;;
			phandle = &lt;0x124&gt;;
		};
	};

	i2s3 {

		i2s3-idle {
			rockchip,pins = &lt;0x03 0x02 0x00 0x185 0x03 0x01 0x00 0x185&gt;;
			phandle = &lt;0x12a&gt;;
		};

		i2s3-lrck {
			rockchip,pins = &lt;0x03 0x02 0x03 0x189&gt;;
			phandle = &lt;0x12b&gt;;
		};

		i2s3-sclk {
			rockchip,pins = &lt;0x03 0x01 0x03 0x189&gt;;
			phandle = &lt;0x12c&gt;;
		};

		i2s3-sdi {
			rockchip,pins = &lt;0x03 0x04 0x03 0x185&gt;;
			phandle = &lt;0x128&gt;;
		};

		i2s3-sdo {
			rockchip,pins = &lt;0x03 0x03 0x03 0x185&gt;;
			phandle = &lt;0x129&gt;;
		};
	};

	mipi {

		dsi0-vcc-en {
			rockchip,pins = &lt;0x01 0x0f 0x00 0x185&gt;;
		};

		dsi0-lcd-en {
			rockchip,pins = &lt;0x00 0x14 0x00 0x185&gt;;
		};

		dsi0-lcd-rst {
			rockchip,pins = &lt;0x01 0x0e 0x00 0x185&gt;;
		};
	};

	pdm0 {

		pdm0m0-clk {
			rockchip,pins = &lt;0x01 0x16 0x03 0x185&gt;;
			phandle = &lt;0x132&gt;;
		};

		pdm0m0-clk1 {
			rockchip,pins = &lt;0x01 0x14 0x03 0x185&gt;;
			phandle = &lt;0x133&gt;;
		};

		pdm0m0-idle {
			rockchip,pins = &lt;0x01 0x16 0x00 0x185 0x01 0x14 0x00 0x185&gt;;
			phandle = &lt;0x131&gt;;
		};

		pdm0m0-sdi0 {
			rockchip,pins = &lt;0x01 0x1d 0x03 0x185&gt;;
			phandle = &lt;0x12d&gt;;
		};

		pdm0m0-sdi1 {
			rockchip,pins = &lt;0x01 0x19 0x03 0x185&gt;;
			phandle = &lt;0x12e&gt;;
		};

		pdm0m0-sdi2 {
			rockchip,pins = &lt;0x01 0x1a 0x03 0x185&gt;;
			phandle = &lt;0x12f&gt;;
		};

		pdm0m0-sdi3 {
			rockchip,pins = &lt;0x01 0x1b 0x03 0x185&gt;;
			phandle = &lt;0x130&gt;;
		};
	};

	pdm1 {

		pdm1m0-clk {
			rockchip,pins = &lt;0x04 0x1d 0x02 0x185&gt;;
			phandle = &lt;0x139&gt;;
		};

		pdm1m0-clk1 {
			rockchip,pins = &lt;0x04 0x1c 0x02 0x185&gt;;
			phandle = &lt;0x13a&gt;;
		};

		pdm1m0-idle {
			rockchip,pins = &lt;0x04 0x1d 0x00 0x185 0x04 0x1c 0x00 0x185&gt;;
			phandle = &lt;0x138&gt;;
		};

		pdm1m0-sdi0 {
			rockchip,pins = &lt;0x04 0x1b 0x02 0x185&gt;;
			phandle = &lt;0x134&gt;;
		};

		pdm1m0-sdi1 {
			rockchip,pins = &lt;0x04 0x1a 0x02 0x185&gt;;
			phandle = &lt;0x135&gt;;
		};

		pdm1m0-sdi2 {
			rockchip,pins = &lt;0x04 0x19 0x02 0x185&gt;;
			phandle = &lt;0x136&gt;;
		};

		pdm1m0-sdi3 {
			rockchip,pins = &lt;0x04 0x18 0x02 0x185&gt;;
			phandle = &lt;0x137&gt;;
		};
	};

	pmic {

		pmic-pins {
			rockchip,pins = &lt;0x00 0x07 0x00 0x18a 0x00 0x02 0x01 0x185 0x00 0x03 0x01 0x185 0x00 0x11 0x01 0x185 0x00 0x12 0x01 0x185 0x00 0x13 0x01 0x185 0x00 0x1e 0x01 0x185&gt;;
			phandle = &lt;0x14f&gt;;
		};
	};

	pwm0 {

		pwm0m0-pins {
			rockchip,pins = &lt;0x00 0x0f 0x03 0x185&gt;;
			phandle = &lt;0x74&gt;;
		};
	};

	pwm1 {

		pwm1m0-pins {
			rockchip,pins = &lt;0x00 0x10 0x03 0x185&gt;;
			phandle = &lt;0x75&gt;;
		};
	};

	pwm2 {

		pwm2m0-pins {
			rockchip,pins = &lt;0x00 0x14 0x03 0x185&gt;;
			phandle = &lt;0x76&gt;;
		};
	};

	pwm3 {

		pwm3m0-pins {
			rockchip,pins = &lt;0x00 0x1c 0x03 0x185&gt;;
			phandle = &lt;0x77&gt;;
		};
	};

	pwm4 {

		pwm4m0-pins {
			rockchip,pins = &lt;0x00 0x15 0x0b 0x185&gt;;
			phandle = &lt;0x163&gt;;
		};
	};

	pwm5 {

		pwm5m0-pins {
			rockchip,pins = &lt;0x00 0x09 0x03 0x185&gt;;
			phandle = &lt;0x164&gt;;
		};
	};

	pwm6 {

		pwm6m0-pins {
			rockchip,pins = &lt;0x00 0x17 0x0b 0x185&gt;;
			phandle = &lt;0x165&gt;;
		};
	};

	pwm7 {

		pwm7m0-pins {
			rockchip,pins = &lt;0x00 0x18 0x0b 0x185&gt;;
			phandle = &lt;0x166&gt;;
		};
	};

	pwm8 {

		pwm8m0-pins {
			rockchip,pins = &lt;0x03 0x07 0x0b 0x185&gt;;
			phandle = &lt;0x167&gt;;
		};
	};

	pwm9 {

		pwm9m0-pins {
			rockchip,pins = &lt;0x03 0x08 0x0b 0x185&gt;;
			phandle = &lt;0x168&gt;;
		};
	};

	pwm10 {

		pwm10m0-pins {
			rockchip,pins = &lt;0x03 0x00 0x0b 0x185&gt;;
			phandle = &lt;0x169&gt;;
		};
	};

	pwm11 {

		pwm11m0-pins {
			rockchip,pins = &lt;0x03 0x01 0x0b 0x185&gt;;
			phandle = &lt;0x16a&gt;;
		};
	};

	pwm12 {

		pwm12m0-pins {
			rockchip,pins = &lt;0x03 0x0d 0x0b 0x185&gt;;
			phandle = &lt;0x16b&gt;;
		};
	};

	pwm13 {

		pwm13m0-pins {
			rockchip,pins = &lt;0x03 0x0e 0x0b 0x185&gt;;
			phandle = &lt;0x16c&gt;;
		};
	};

	pwm14 {

		pwm14m0-pins {
			rockchip,pins = &lt;0x03 0x12 0x0b 0x185&gt;;
			phandle = &lt;0x16d&gt;;
		};
	};

	pwm15 {

		pwm15m0-pins {
			rockchip,pins = &lt;0x03 0x13 0x0b 0x185&gt;;
			phandle = &lt;0x16e&gt;;
		};
	};

	sdio {

		sdiom0-pins {
			rockchip,pins = &lt;0x02 0x0b 0x02 0x185 0x02 0x0a 0x02 0x18a 0x02 0x06 0x02 0x18a 0x02 0x07 0x02 0x18a 0x02 0x08 0x02 0x18a 0x02 0x09 0x02 0x18a&gt;;
			phandle = &lt;0x111&gt;;
		};
	};

	sdmmc {

		sdmmc-bus4 {
			rockchip,pins = &lt;0x04 0x18 0x01 0x186 0x04 0x19 0x01 0x186 0x04 0x1a 0x01 0x186 0x04 0x1b 0x01 0x186&gt;;
			phandle = &lt;0x10e&gt;;
		};

		sdmmc-clk {
			rockchip,pins = &lt;0x04 0x1d 0x01 0x186&gt;;
			phandle = &lt;0x10b&gt;;
		};

		sdmmc-cmd {
			rockchip,pins = &lt;0x04 0x1c 0x01 0x186&gt;;
			phandle = &lt;0x10c&gt;;
		};

		sdmmc-det {
			rockchip,pins = &lt;0x00 0x04 0x01 0x18a&gt;;
			phandle = &lt;0x10d&gt;;
		};
	};

	spdif0 {

		spdif0m0-tx {
			rockchip,pins = &lt;0x01 0x0e 0x03 0x185&gt;;
			phandle = &lt;0x13b&gt;;
		};
	};

	spdif1 {

		spdif1m0-tx {
			rockchip,pins = &lt;0x01 0x0f 0x03 0x185&gt;;
			phandle = &lt;0x13c&gt;;
		};
	};

	spi0 {

		spi0m0-pins {
			rockchip,pins = &lt;0x00 0x16 0x08 0x18b 0x00 0x17 0x08 0x18b 0x00 0x10 0x08 0x18b&gt;;
			phandle = &lt;0x148&gt;;
		};

		spi0m0-cs0 {
			rockchip,pins = &lt;0x00 0x19 0x08 0x18b&gt;;
			phandle = &lt;0x146&gt;;
		};

		spi0m0-cs1 {
			rockchip,pins = &lt;0x00 0x0f 0x08 0x18b&gt;;
			phandle = &lt;0x147&gt;;
		};
	};

	spi1 {

		spi1m1-pins {
			rockchip,pins = &lt;0x03 0x11 0x08 0x18b 0x03 0x10 0x08 0x18b 0x03 0x0f 0x08 0x18b&gt;;
			phandle = &lt;0x14b&gt;;
		};

		spi1m1-cs0 {
			rockchip,pins = &lt;0x03 0x12 0x08 0x18b&gt;;
			phandle = &lt;0x149&gt;;
		};

		spi1m1-cs1 {
			rockchip,pins = &lt;0x03 0x13 0x08 0x18b&gt;;
			phandle = &lt;0x14a&gt;;
		};
	};

	spi2 {

		spi2m2-pins {
			rockchip,pins = &lt;0x00 0x05 0x01 0x18c 0x00 0x0b 0x01 0x18c 0x00 0x06 0x01 0x18c&gt;;
			phandle = &lt;0x14d&gt;;
		};

		spi2m2-cs0 {
			rockchip,pins = &lt;0x00 0x09 0x01 0x18c&gt;;
			phandle = &lt;0x14c&gt;;
		};
	};

	spi3 {

		spi3m1-pins {
			rockchip,pins = &lt;0x04 0x0f 0x08 0x18b 0x04 0x0d 0x08 0x18b 0x04 0x0e 0x08 0x18b&gt;;
			phandle = &lt;0x158&gt;;
		};

		spi3m1-cs0 {
			rockchip,pins = &lt;0x04 0x10 0x08 0x18b&gt;;
			phandle = &lt;0x156&gt;;
		};

		spi3m1-cs1 {
			rockchip,pins = &lt;0x04 0x11 0x08 0x18b&gt;;
			phandle = &lt;0x157&gt;;
		};
	};

	spi4 {

		spi4m0-pins {
			rockchip,pins = &lt;0x01 0x12 0x08 0x18b 0x01 0x10 0x08 0x18b 0x01 0x11 0x08 0x18b&gt;;
			phandle = &lt;0x179&gt;;
		};

		spi4m0-cs0 {
			rockchip,pins = &lt;0x01 0x13 0x08 0x18b&gt;;
			phandle = &lt;0x177&gt;;
		};

		spi4m0-cs1 {
			rockchip,pins = &lt;0x01 0x14 0x08 0x18b&gt;;
			phandle = &lt;0x178&gt;;
		};
	};

	tsadc {

		tsadc-shut {
			rockchip,pins = &lt;0x00 0x01 0x02 0x185&gt;;
			phandle = &lt;0x170&gt;;
		};
	};

	uart0 {

		uart0m2-xfer {
			rockchip,pins = &lt;0x04 0x04 0x0a 0x18a 0x04 0x03 0x0a 0x18a&gt;;
			phandle = &lt;0x73&gt;;
		};
	};

	uart1 {

		uart1m1-xfer {
			rockchip,pins = &lt;0x01 0x0f 0x0a 0x18a 0x01 0x0e 0x0a 0x18a&gt;;
			phandle = &lt;0x159&gt;;
		};
	};

	uart2 {

		uart2m0-xfer {
			rockchip,pins = &lt;0x00 0x0e 0x0a 0x18a 0x00 0x0d 0x0a 0x18a&gt;;
			phandle = &lt;0x15a&gt;;
		};
	};

	uart3 {

		uart3m2-xfer {
			rockchip,pins = &lt;0x04 0x06 0x0a 0x18a 0x04 0x05 0x0a 0x18a&gt;;
			phandle = &lt;0x15b&gt;;
		};
	};

	uart4 {

		uart4m1-xfer {
			rockchip,pins = &lt;0x03 0x18 0x0a 0x18a 0x03 0x19 0x0a 0x18a&gt;;
			phandle = &lt;0x15c&gt;;
		};
	};

	uart5 {

		uart5m1-xfer {
			rockchip,pins = &lt;0x03 0x15 0x0a 0x18a 0x03 0x14 0x0a 0x18a&gt;;
			phandle = &lt;0x15d&gt;;
		};
	};

	uart6 {

		uart6m1-xfer {
			rockchip,pins = &lt;0x01 0x00 0x0a 0x18a 0x01 0x01 0x0a 0x18a&gt;;
			phandle = &lt;0x15e&gt;;
		};
	};

	uart7 {

		uart7m1-xfer {
			rockchip,pins = &lt;0x03 0x11 0x0a 0x18a 0x03 0x10 0x0a 0x18a&gt;;
			phandle = &lt;0x15f&gt;;
		};
	};

	uart8 {

		uart8m0-xfer {
			rockchip,pins = &lt;0x04 0x09 0x0a 0x18a 0x04 0x08 0x0a 0x18a&gt;;
			phandle = &lt;0x160&gt;;
		};
	};

	uart9 {

		uart9m0-xfer {
			rockchip,pins = &lt;0x02 0x14 0x0a 0x18a 0x02 0x12 0x0a 0x18a&gt;;
			phandle = &lt;0x161&gt;;
		};

		uart9m0-ctsn {
			rockchip,pins = &lt;0x04 0x15 0x0a 0x185&gt;;
			phandle = &lt;0x162&gt;;
		};

		uart9m0-rtsn {
			rockchip,pins = &lt;0x04 0x14 0x0a 0x185&gt;;
			phandle = &lt;0x1d4&gt;;
		};
	};

	gpio-func {

		tsadc-gpio-func {
			rockchip,pins = &lt;0x00 0x01 0x00 0x185&gt;;
			phandle = &lt;0x16f&gt;;
		};
	};

	headphone {

		hp-det {
			rockchip,pins = &lt;0x01 0x14 0x00 0x185&gt;;
			phandle = &lt;0x1c7&gt;;
		};
	};

	lvds {

		lcd-bl-en {
			rockchip,pins = &lt;0x01 0x02 0x00 0x185&gt;;
		};

		vcc-lvds-en {
			rockchip,pins = &lt;0x00 0x08 0x00 0x185&gt;;
			phandle = &lt;0x1cf&gt;;
		};

		dsi1-cvt-en {
			rockchip,pins = &lt;0x00 0x00 0x00 0x185&gt;;
		};

		dsi1-cvt-rst {
			rockchip,pins = &lt;0x03 0x06 0x00 0x185&gt;;
		};
	};

	edp {

		edp-bl-en {
			rockchip,pins = &lt;0x04 0x02 0x00 0x185&gt;;
		};

		vcc-edp-en {
			rockchip,pins = &lt;0x04 0x12 0x00 0x18e&gt;;
		};
	};

	rtl8111 {

		rtl8111-resetb {
			rockchip,pins = &lt;0x01 0x0c 0x00 0x18a&gt;;
			phandle = &lt;0x1a9&gt;;
		};
	};

	vcc5v0-ext {

		vcc5v0-ext-en {
			rockchip,pins = &lt;0x04 0x00 0x00 0x185&gt;;
			phandle = &lt;0x1c2&gt;;
		};
	};

	usb-typec {

		typec5v-pwren {
			rockchip,pins = &lt;0x01 0x04 0x00 0x185&gt;;
			phandle = &lt;0x1cd&gt;;
		};
	};

	sdio-pwrseq {

		wifi-enable-h {
			rockchip,pins = &lt;0x01 0x08 0x00 0x18a&gt;;
			phandle = &lt;0x1d3&gt;;
		};
	};

	sdmmc-ctrl {

		sd-s0-pwr {
			rockchip,pins = &lt;0x01 0x03 0x00 0x18a&gt;;
			phandle = &lt;0x1d0&gt;;
		};
	};

	wireless-bluetooth {

		uart9-gpios {
			rockchip,pins = &lt;0x04 0x14 0x00 0x185&gt;;
			phandle = &lt;0x1d8&gt;;
		};

		bt-reset-gpio {
			rockchip,pins = &lt;0x01 0x0a 0x00 0x185&gt;;
			phandle = &lt;0x1d5&gt;;
		};

		bt-wake-gpio {
			rockchip,pins = &lt;0x01 0x09 0x00 0x185&gt;;
			phandle = &lt;0x1d6&gt;;
		};

		bt-irq-gpio {
			rockchip,pins = &lt;0x01 0x00 0x00 0x18e&gt;;
			phandle = &lt;0x1d7&gt;;
		};
	};

	wireless-wlan {

		wifi-host-wake-irq {
			rockchip,pins = &lt;0x01 0x01 0x00 0x18e&gt;;
			phandle = &lt;0x1d9&gt;;
		};
	};

	power-hold {

		hold-gpio {
			rockchip,pins = &lt;0x00 0x16 0x00 0x185&gt;;
			phandle = &lt;0x1da&gt;;
		};
	};

	irda-ctl {

		irda-rem {
			rockchip,pins = &lt;0x03 0x0a 0x00 0x185&gt;;
			phandle = &lt;0x1dc&gt;;
		};

		irda-led {
			rockchip,pins = &lt;0x00 0x15 0x00 0x185&gt;;
			phandle = &lt;0x1dd&gt;;
		};

		irda-ion {
			rockchip,pins = &lt;0x02 0x15 0x00 0x185&gt;;
			phandle = &lt;0x1de&gt;;
		};
	};

	kio-keys {

		kio2-pull {
			rockchip,pins = &lt;0x03 0x1d 0x00 0x18a&gt;;
			phandle = &lt;0x1c3&gt;;
		};

		kio3-pull {
			rockchip,pins = &lt;0x04 0x07 0x00 0x18a&gt;;
			phandle = &lt;0x1c4&gt;;
		};
	};

	sdmmc-gpio {

		io4-pd2-pin {
			rockchip,pins = &lt;0x04 0x1a 0x00 0x18a&gt;;
		};

		io4-pd3-pin {
			rockchip,pins = &lt;0x04 0x1b 0x00 0x18a&gt;;
		};
	};
};

rkcif-mipi-lvds4 {
	compatible = "rockchip,rkcif-mipi-lvds";
	rockchip,hw = &lt;0x4a&gt;;
	iommus = &lt;0x4b&gt;;
	status = "disabled";
	phandle = &lt;0x18f&gt;;
};

rkcif-mipi-lvds4-sditf {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x18f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds4-sditf-vir1 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x18f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds4-sditf-vir2 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x18f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds4-sditf-vir3 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x18f&gt;;
	status = "disabled";
};

rkcif-mipi-lvds5 {
	compatible = "rockchip,rkcif-mipi-lvds";
	rockchip,hw = &lt;0x4a&gt;;
	iommus = &lt;0x4b&gt;;
	status = "disabled";
	phandle = &lt;0x190&gt;;
};

rkcif-mipi-lvds5-sditf {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x190&gt;;
	status = "disabled";
};

rkcif-mipi-lvds5-sditf-vir1 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x190&gt;;
	status = "disabled";
};

rkcif-mipi-lvds5-sditf-vir2 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x190&gt;;
	status = "disabled";
};

rkcif-mipi-lvds5-sditf-vir3 {
	compatible = "rockchip,rkcif-sditf";
	rockchip,cif = &lt;0x190&gt;;
	status = "disabled";
};

usbdrd3_1 {
	compatible = "rockchip,rk3588-dwc3\0rockchip,rk3399-dwc3";
	clocks = &lt;0x02 0x1a6 0x02 0x1a5 0x02 0x1a4&gt;;
	clock-names = "ref\0suspend\0bus";
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	ranges;
	status = "okay";

	usb@fc400000 {
		compatible = "snps,dwc3";
		reg = &lt;0x00 0xfc400000 0x00 0x400000&gt;;
		interrupts = &lt;0x00 0xdd 0x04&gt;;
		power-domains = &lt;0x58 0x1f&gt;;
		resets = &lt;0x02 0x2a7&gt;;
		reset-names = "usb3-otg";
		dr_mode = "host";
		phys = &lt;0x191 0x192&gt;;
		phy-names = "usb2-phy\0usb3-phy";
		phy_type = "utmi_wide";
		snps,dis_enblslpm_quirk;
		snps,dis-u1-entry-quirk;
		snps,dis-u2-entry-quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		snps,parkmode-disable-hs-quirk;
		snps,parkmode-disable-ss-quirk;
		status = "okay";
	};
};

syscon@fd5b8000 {
	compatible = "rockchip,pcie30-phy-grf\0syscon";
	reg = &lt;0x00 0xfd5b8000 0x00 0x10000&gt;;
	phandle = &lt;0x1b3&gt;;
};

syscon@fd5c0000 {
	compatible = "rockchip,pipe-phy-grf\0syscon";
	reg = &lt;0x00 0xfd5c0000 0x00 0x100&gt;;
	phandle = &lt;0x1b2&gt;;
};

syscon@fd5cc000 {
	compatible = "rockchip,rk3588-usbdpphy-grf\0syscon";
	reg = &lt;0x00 0xfd5cc000 0x00 0x4000&gt;;
	phandle = &lt;0x1b0&gt;;
};

syscon@fd5d4000 {
	compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
	reg = &lt;0x00 0xfd5d4000 0x00 0x4000&gt;;
	#address-cells = &lt;0x01&gt;;
	#size-cells = &lt;0x01&gt;;
	phandle = &lt;0x1af&gt;;

	usb2-phy@4000 {
		compatible = "rockchip,rk3588-usb2phy";
		reg = &lt;0x4000 0x10&gt;;
		interrupts = &lt;0x00 0x18a 0x04&gt;;
		resets = &lt;0x02 0xc0048 0x02 0x489&gt;;
		reset-names = "phy\0apb";
		clocks = &lt;0x02 0x2b5&gt;;
		clock-names = "phyclk";
		clock-output-names = "usb480m_phy1";
		#clock-cells = &lt;0x00&gt;;
		rockchip,usbctrl-grf = &lt;0x6c&gt;;
		status = "okay";
		phandle = &lt;0x1b1&gt;;

		otg-port {
			#phy-cells = &lt;0x00&gt;;
			status = "okay";
			phy-supply = &lt;0x6e&gt;;
			phandle = &lt;0x191&gt;;
		};
	};
};

syscon@fd5e4000 {
	compatible = "rockchip,rk3588-hdptxphy-grf\0syscon";
	reg = &lt;0x00 0xfd5e4000 0x00 0x100&gt;;
	phandle = &lt;0x1ae&gt;;
};

spdif-tx@fddb8000 {
	compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
	reg = &lt;0x00 0xfddb8000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc6 0x04&gt;;
	dmas = &lt;0xe8 0x16&gt;;
	dma-names = "tx";
	clock-names = "mclk\0hclk";
	clocks = &lt;0x02 0x20f 0x02 0x20a&gt;;
	assigned-clocks = &lt;0x02 0x20b&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	power-domains = &lt;0x58 0x19&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
	phandle = &lt;0x1bb&gt;;
};

i2s@fddc8000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfddc8000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xbc 0x04&gt;;
	clocks = &lt;0x02 0x201 0x02 0x1fe&gt;;
	clock-names = "mclk_tx\0hclk";
	assigned-clocks = &lt;0x02 0x1ff&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe9 0x16&gt;;
	dma-names = "tx";
	power-domains = &lt;0x58 0x19&gt;;
	resets = &lt;0x02 0x391&gt;;
	reset-names = "tx-m";
	rockchip,playback-only;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

spdif-tx@fdde8000 {
	compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
	reg = &lt;0x00 0xfdde8000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc5 0x04&gt;;
	dmas = &lt;0xe8 0x08&gt;;
	dma-names = "tx";
	clock-names = "mclk\0hclk";
	clocks = &lt;0x02 0x25c 0x02 0x258&gt;;
	assigned-clocks = &lt;0x02 0x259&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	power-domains = &lt;0x58 0x1a&gt;;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

i2s@fddf4000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfddf4000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xba 0x04&gt;;
	clocks = &lt;0x02 0x24c 0x02 0x24c 0x02 0x252&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	assigned-clocks = &lt;0x02 0x249&gt;;
	assigned-clock-parents = &lt;0x02 0x07&gt;;
	dmas = &lt;0xe9 0x04&gt;;
	dma-names = "tx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x3ef&gt;;
	reset-names = "tx-m";
	rockchip,always-on;
	rockchip,hdmi-path;
	rockchip,playback-only;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x1b7&gt;;
};

i2s@fddf8000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfddf8000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xbb 0x04&gt;;
	clocks = &lt;0x02 0x23c 0x02 0x23c 0x02 0x238&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	assigned-clocks = &lt;0x02 0x239&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe9 0x15&gt;;
	dma-names = "rx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x3c3&gt;;
	reset-names = "rx-m";
	rockchip,capture-only;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x1c9&gt;;
};

i2s@fde00000 {
	compatible = "rockchip,rk3588-i2s-tdm";
	reg = &lt;0x00 0xfde00000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xbe 0x04&gt;;
	clocks = &lt;0x02 0x237 0x02 0x237 0x02 0x233&gt;;
	clock-names = "mclk_tx\0mclk_rx\0hclk";
	assigned-clocks = &lt;0x02 0x234&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0xe9 0x18&gt;;
	dma-names = "rx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x417&gt;;
	reset-names = "rx-m";
	rockchip,capture-only;
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

spdif-rx@fde10000 {
	compatible = "rockchip,rk3588-spdifrx\0rockchip,rk3308-spdifrx";
	reg = &lt;0x00 0xfde10000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc8 0x04&gt;;
	clocks = &lt;0x02 0x260 0x02 0x25f&gt;;
	clock-names = "mclk\0hclk";
	assigned-clocks = &lt;0x02 0x260&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0x72 0x16&gt;;
	dma-names = "rx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x3ff&gt;;
	reset-names = "spdifrx-m";
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

spdif-rx@fde18000 {
	compatible = "rockchip,rk3588-spdifrx\0rockchip,rk3308-spdifrx";
	reg = &lt;0x00 0xfde18000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xc9 0x04&gt;;
	clocks = &lt;0x02 0x262 0x02 0x261&gt;;
	clock-names = "mclk\0hclk";
	assigned-clocks = &lt;0x02 0x262&gt;;
	assigned-clock-parents = &lt;0x02 0x05&gt;;
	dmas = &lt;0x72 0x17&gt;;
	dma-names = "rx";
	power-domains = &lt;0x58 0x1a&gt;;
	resets = &lt;0x02 0x401&gt;;
	reset-names = "spdifrx-m";
	#sound-dai-cells = &lt;0x00&gt;;
	status = "disabled";
};

dp@fde60000 {
	compatible = "rockchip,rk3588-dp";
	reg = &lt;0x00 0xfde60000 0x00 0x4000&gt;;
	interrupts = &lt;0x00 0xa2 0x04&gt;;
	clocks = &lt;0x02 0x1e7 0x02 0x2cd 0x02 0x201 0x02 0x20d 0x04 0x02 0x1eb&gt;;
	clock-names = "apb\0aux\0i2s\0spdif\0hclk\0hdcp";
	assigned-clocks = &lt;0x02 0x2cd&gt;;
	assigned-clock-rates = &lt;0xf42400&gt;;
	resets = &lt;0x02 0x389&gt;;
	phys = &lt;0x193&gt;;
	power-domains = &lt;0x58 0x19&gt;;
	#sound-dai-cells = &lt;0x01&gt;;
	status = "disabled";
	phandle = &lt;0x1bc&gt;;

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0x194&gt;;
				status = "disabled";
				phandle = &lt;0xd4&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0x3b&gt;;
				status = "disabled";
				phandle = &lt;0xda&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0x195&gt;;
				status = "disabled";
				phandle = &lt;0xe2&gt;;
			};
		};

		port@1 {
			reg = &lt;0x01&gt;;

			endpoint {
			};
		};
	};
};

hdmi@fdea0000 {
	compatible = "rockchip,rk3588-dw-hdmi";
	reg = &lt;0x00 0xfdea0000 0x00 0x10000 0x00 0xfdeb0000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0xad 0x04 0x00 0xae 0x04 0x00 0xaf 0x04 0x00 0xb0 0x04 0x00 0x169 0x04&gt;;
	clocks = &lt;0x02 0x224 0x02 0x266 0x02 0x225 0x02 0x226 0x02 0x24c 0x02 0x274 0x02 0x275 0x02 0x276 0x02 0x277 0x05 0x33&gt;;
	clock-names = "pclk\0hpd\0earc\0hdmitx_ref\0aud\0dclk_vp0\0dclk_vp1\0dclk_vp2\0dclk_vp3\0hclk_vo1\0link_clk";
	resets = &lt;0x02 0x3d7 0x02 0x49d&gt;;
	reset-names = "ref\0hdp";
	power-domains = &lt;0x58 0x1a&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x196 0x197 0x198&gt;;
	reg-io-width = &lt;0x04&gt;;
	rockchip,grf = &lt;0xbf&gt;;
	rockchip,vo1_grf = &lt;0xcf&gt;;
	phys = &lt;0x199&gt;;
	phy-names = "hdmi";
	#sound-dai-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x1b8&gt;;

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0x19a&gt;;
				status = "disabled";
				phandle = &lt;0xd6&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0x3c&gt;;
				status = "okay";
				phandle = &lt;0xdc&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0x19b&gt;;
				status = "disabled";
				phandle = &lt;0xe4&gt;;
			};
		};
	};
};

edp@fded0000 {
	compatible = "rockchip,rk3588-edp";
	reg = &lt;0x00 0xfded0000 0x00 0x1000&gt;;
	interrupts = &lt;0x00 0xa4 0x04&gt;;
	clocks = &lt;0x02 0x214 0x02 0x213 0x02 0x215 0x05&gt;;
	clock-names = "dp\0pclk\0spdif\0hclk";
	resets = &lt;0x02 0x3e4 0x02 0x3e3&gt;;
	reset-names = "dp\0apb";
	phys = &lt;0x19c&gt;;
	phy-names = "dp";
	power-domains = &lt;0x58 0x1a&gt;;
	rockchip,grf = &lt;0xcf&gt;;
	status = "disabled";

	ports {
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;

		port@0 {
			reg = &lt;0x00&gt;;
			#address-cells = &lt;0x01&gt;;
			#size-cells = &lt;0x00&gt;;

			endpoint@0 {
				reg = &lt;0x00&gt;;
				remote-endpoint = &lt;0x19d&gt;;
				status = "disabled";
				phandle = &lt;0xd5&gt;;
			};

			endpoint@1 {
				reg = &lt;0x01&gt;;
				remote-endpoint = &lt;0x19e&gt;;
				status = "disabled";
				phandle = &lt;0xdb&gt;;
			};

			endpoint@2 {
				reg = &lt;0x02&gt;;
				remote-endpoint = &lt;0x19f&gt;;
				status = "disabled";
				phandle = &lt;0xe3&gt;;
			};
		};

		port@1 {
			reg = &lt;0x01&gt;;

			endpoint {
			};
		};
	};
};

hdmirx-controller@fdee0000 {
	compatible = "rockchip,rk3588-hdmirx-ctrler\0rockchip,hdmirx-ctrler";
	reg = &lt;0x00 0xfdee0000 0x00 0x6000&gt;;
	reg-names = "hdmirx_regs";
	power-domains = &lt;0x58 0x1a&gt;;
	rockchip,grf = &lt;0xbf&gt;;
	rockchip,vo1_grf = &lt;0xcf&gt;;
	interrupts = &lt;0x00 0xb1 0x04 0x00 0x1b4 0x04 0x00 0xb3 0x04&gt;;
	interrupt-names = "cec\0hdmi\0dma";
	clocks = &lt;0x02 0x21a 0x02 0x21f 0x02 0x2b2 0x02 0x21b 0x02 0x21c 0x02 0x232 0x05&gt;;
	clock-names = "aclk\0audio\0cr_para\0pclk\0ref\0hclk_s_hdmirx\0hclk_vo1";
	resets = &lt;0x02 0x3d9 0x02 0x3da 0x02 0x3db 0x02 0x3b7&gt;;
	reset-names = "rst_a\0rst_p\0rst_ref\0rst_biu";
	pinctrl-0 = &lt;0x1a0 0x1a1&gt;;
	pinctrl-names = "default";
	status = "okay";
	#sound-dai-cells = &lt;0x01&gt;;
	hpd-trigger-level = &lt;0x01&gt;;
	hdmirx-det-gpios = &lt;0x1a2 0x1d 0x01&gt;;
	phandle = &lt;0x1c8&gt;;
};

pcie@fe150000 {
	compatible = "rockchip,rk3588-pcie\0snps,dw-pcie";
	#address-cells = &lt;0x03&gt;;
	#size-cells = &lt;0x02&gt;;
	bus-range = &lt;0x00 0x0f&gt;;
	clocks = &lt;0x02 0x14e 0x02 0x153 0x02 0x149 0x02 0x158 0x02 0x15e 0x02 0x183&gt;;
	clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
	device_type = "pci";
	interrupts = &lt;0x00 0x107 0x04 0x00 0x106 0x04 0x00 0x105 0x04 0x00 0x104 0x04 0x00 0x103 0x04&gt;;
	interrupt-names = "sys\0pmc\0msg\0legacy\0err";
	#interrupt-cells = &lt;0x01&gt;;
	interrupt-map-mask = &lt;0x00 0x00 0x00 0x07&gt;;
	interrupt-map = &lt;0x00 0x00 0x00 0x01 0x1a3 0x00 0x00 0x00 0x00 0x02 0x1a3 0x01 0x00 0x00 0x00 0x03 0x1a3 0x02 0x00 0x00 0x00 0x04 0x1a3 0x03&gt;;
	linux,pci-domain = &lt;0x00&gt;;
	num-ib-windows = &lt;0x10&gt;;
	num-ob-windows = &lt;0x10&gt;;
	num-viewport = &lt;0x08&gt;;
	max-link-speed = &lt;0x03&gt;;
	msi-map = &lt;0x00 0x1a4 0x00 0x1000&gt;;
	num-lanes = &lt;0x04&gt;;
	phys = &lt;0x1a5&gt;;
	phy-names = "pcie-phy";
	power-domains = &lt;0x58 0x22&gt;;
	ranges = &lt;0x800 0x00 0xf0000000 0x00 0xf0000000 0x00 0x100000 0x81000000 0x00 0xf0100000 0x00 0xf0100000 0x00 0x100000 0x82000000 0x00 0xf0200000 0x00 0xf0200000 0x00 0xe00000 0xc3000000 0x09 0x00 0x09 0x00 0x00 0x40000000&gt;;
	reg = &lt;0x00 0xfe150000 0x00 0x10000 0x0a 0x40000000 0x00 0x400000&gt;;
	reg-names = "pcie-apb\0pcie-dbi";
	resets = &lt;0x02 0x20d 0x02 0x21c&gt;;
	reset-names = "pcie\0periph";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	status = "disabled";

	legacy-interrupt-controller {
		interrupt-controller;
		#address-cells = &lt;0x00&gt;;
		#interrupt-cells = &lt;0x01&gt;;
		interrupt-parent = &lt;0x01&gt;;
		interrupts = &lt;0x00 0x104 0x01&gt;;
		phandle = &lt;0x1a3&gt;;
	};
};

pcie@fe160000 {
	compatible = "rockchip,rk3588-pcie\0snps,dw-pcie";
	#address-cells = &lt;0x03&gt;;
	#size-cells = &lt;0x02&gt;;
	bus-range = &lt;0x10 0x1f&gt;;
	clocks = &lt;0x02 0x14f 0x02 0x154 0x02 0x14a 0x02 0x159 0x02 0x15f 0x02 0x184&gt;;
	clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
	device_type = "pci";
	interrupts = &lt;0x00 0x102 0x04 0x00 0x101 0x04 0x00 0x100 0x04 0x00 0xff 0x04 0x00 0xfe 0x04&gt;;
	interrupt-names = "sys\0pmc\0msg\0legacy\0err";
	#interrupt-cells = &lt;0x01&gt;;
	interrupt-map-mask = &lt;0x00 0x00 0x00 0x07&gt;;
	interrupt-map = &lt;0x00 0x00 0x00 0x01 0x1a6 0x00 0x00 0x00 0x00 0x02 0x1a6 0x01 0x00 0x00 0x00 0x03 0x1a6 0x02 0x00 0x00 0x00 0x04 0x1a6 0x03&gt;;
	linux,pci-domain = &lt;0x01&gt;;
	num-ib-windows = &lt;0x10&gt;;
	num-ob-windows = &lt;0x10&gt;;
	num-viewport = &lt;0x08&gt;;
	max-link-speed = &lt;0x03&gt;;
	msi-map = &lt;0x1000 0x1a4 0x1000 0x1000&gt;;
	num-lanes = &lt;0x02&gt;;
	phys = &lt;0x1a5&gt;;
	phy-names = "pcie-phy";
	power-domains = &lt;0x58 0x22&gt;;
	ranges = &lt;0x800 0x00 0xf1000000 0x00 0xf1000000 0x00 0x100000 0x81000000 0x00 0xf1100000 0x00 0xf1100000 0x00 0x100000 0x82000000 0x00 0xf1200000 0x00 0xf1200000 0x00 0xe00000 0xc3000000 0x09 0x40000000 0x09 0x40000000 0x00 0x40000000&gt;;
	reg = &lt;0x00 0xfe160000 0x00 0x10000 0x0a 0x40400000 0x00 0x400000&gt;;
	reg-names = "pcie-apb\0pcie-dbi";
	resets = &lt;0x02 0x20e 0x02 0x21d&gt;;
	reset-names = "pcie\0periph";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	status = "disabled";

	legacy-interrupt-controller {
		interrupt-controller;
		#address-cells = &lt;0x00&gt;;
		#interrupt-cells = &lt;0x01&gt;;
		interrupt-parent = &lt;0x01&gt;;
		interrupts = &lt;0x00 0xff 0x01&gt;;
		phandle = &lt;0x1a6&gt;;
	};
};

pcie@fe170000 {
	compatible = "rockchip,rk3588-pcie\0snps,dw-pcie";
	#address-cells = &lt;0x03&gt;;
	#size-cells = &lt;0x02&gt;;
	bus-range = &lt;0x20 0x2f&gt;;
	clocks = &lt;0x02 0x150 0x02 0x155 0x02 0x14b 0x02 0x15b 0x02 0x160 0x02 0x2c4&gt;;
	clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
	device_type = "pci";
	interrupts = &lt;0x00 0xf3 0x04 0x00 0xf2 0x04 0x00 0xf1 0x04 0x00 0xf0 0x04 0x00 0xef 0x04&gt;;
	interrupt-names = "sys\0pmc\0msg\0legacy\0err";
	#interrupt-cells = &lt;0x01&gt;;
	interrupt-map-mask = &lt;0x00 0x00 0x00 0x07&gt;;
	interrupt-map = &lt;0x00 0x00 0x00 0x01 0x1a7 0x00 0x00 0x00 0x00 0x02 0x1a7 0x01 0x00 0x00 0x00 0x03 0x1a7 0x02 0x00 0x00 0x00 0x04 0x1a7 0x03&gt;;
	linux,pci-domain = &lt;0x02&gt;;
	num-ib-windows = &lt;0x08&gt;;
	num-ob-windows = &lt;0x08&gt;;
	num-viewport = &lt;0x04&gt;;
	max-link-speed = &lt;0x02&gt;;
	msi-map = &lt;0x2000 0xfd 0x2000 0x1000&gt;;
	num-lanes = &lt;0x01&gt;;
	phys = &lt;0x1a8 0x02&gt;;
	phy-names = "pcie-phy";
	ranges = &lt;0x800 0x00 0xf2000000 0x00 0xf2000000 0x00 0x100000 0x81000000 0x00 0xf2100000 0x00 0xf2100000 0x00 0x100000 0x82000000 0x00 0xf2200000 0x00 0xf2200000 0x00 0xe00000 0xc3000000 0x09 0x80000000 0x09 0x80000000 0x00 0x40000000&gt;;
	reg = &lt;0x00 0xfe170000 0x00 0x10000 0x0a 0x40800000 0x00 0x400000&gt;;
	reg-names = "pcie-apb\0pcie-dbi";
	resets = &lt;0x02 0x20f 0x02 0x21e&gt;;
	reset-names = "pcie\0periph";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	status = "okay";
	reset-gpios = &lt;0x1a2 0x0c 0x00&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1a9&gt;;

	legacy-interrupt-controller {
		interrupt-controller;
		#address-cells = &lt;0x00&gt;;
		#interrupt-cells = &lt;0x01&gt;;
		interrupt-parent = &lt;0x01&gt;;
		interrupts = &lt;0x00 0xf0 0x01&gt;;
		phandle = &lt;0x1a7&gt;;
	};
};

uio@fe1b0000 {
	compatible = "rockchip,uio-gmac";
	reg = &lt;0x00 0xfe1b0000 0x00 0x10000&gt;;
	rockchip,ethernet = &lt;0x1aa&gt;;
	status = "disabled";
};

ethernet@fe1b0000 {
	compatible = "rockchip,rk3588-gmac\0snps,dwmac-4.20a";
	reg = &lt;0x00 0xfe1b0000 0x00 0x10000&gt;;
	interrupts = &lt;0x00 0xe3 0x04 0x00 0xe2 0x04&gt;;
	interrupt-names = "macirq\0eth_wake_irq";
	rockchip,grf = &lt;0xbf&gt;;
	rockchip,php_grf = &lt;0x6f&gt;;
	clocks = &lt;0x02 0x144 0x02 0x145 0x02 0x167 0x02 0x16c 0x02 0x142&gt;;
	clock-names = "stmmaceth\0clk_mac_ref\0pclk_mac\0aclk_mac\0ptp_ref";
	resets = &lt;0x02 0x20a&gt;;
	reset-names = "stmmaceth";
	power-domains = &lt;0x58 0x21&gt;;
	snps,mixed-burst;
	snps,tso;
	snps,axi-config = &lt;0x1ab&gt;;
	snps,mtl-rx-config = &lt;0x1ac&gt;;
	snps,mtl-tx-config = &lt;0x1ad&gt;;
	status = "disabled";
	phandle = &lt;0x1aa&gt;;

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = &lt;0x01&gt;;
		#size-cells = &lt;0x00&gt;;
	};

	stmmac-axi-config {
		snps,wr_osr_lmt = &lt;0x04&gt;;
		snps,rd_osr_lmt = &lt;0x08&gt;;
		snps,blen = &lt;0x00 0x00 0x00 0x00 0x10 0x08 0x04&gt;;
		phandle = &lt;0x1ab&gt;;
	};

	rx-queues-config {
		snps,rx-queues-to-use = &lt;0x01&gt;;
		phandle = &lt;0x1ac&gt;;

		queue0 {
		};
	};

	tx-queues-config {
		snps,tx-queues-to-use = &lt;0x01&gt;;
		phandle = &lt;0x1ad&gt;;

		queue0 {
		};
	};
};

sata@fe220000 {
	compatible = "rockchip,rk-ahci\0snps,dwc-ahci";
	reg = &lt;0x00 0xfe220000 0x00 0x1000&gt;;
	clocks = &lt;0x02 0x172 0x02 0x16f 0x02 0x175 0x02 0x164 0x02 0x17f&gt;;
	clock-names = "sata\0pmalive\0rxoob\0ref\0asic";
	interrupts = &lt;0x00 0x112 0x04&gt;;
	interrupt-names = "hostc";
	phys = &lt;0x1a8 0x01&gt;;
	phy-names = "sata-phy";
	ports-implemented = &lt;0x01&gt;;
	status = "disabled";
};

phy@fed70000 {
	compatible = "rockchip,rk3588-hdptx-phy";
	reg = &lt;0x00 0xfed70000 0x00 0x2000&gt;;
	clocks = &lt;0x02 0x2b5 0x02 0x268&gt;;
	clock-names = "ref\0apb";
	resets = &lt;0x02 0x486 0x02 0xc003f 0x02 0xc0040 0x02 0xc0041&gt;;
	reset-names = "apb\0init\0cmn\0lane";
	rockchip,grf = &lt;0x1ae&gt;;
	#phy-cells = &lt;0x00&gt;;
	status = "disabled";
	phandle = &lt;0x19c&gt;;
};

hdmiphy@fed70000 {
	compatible = "rockchip,rk3588-hdptx-phy-hdmi";
	reg = &lt;0x00 0xfed70000 0x00 0x2000&gt;;
	clocks = &lt;0x02 0x2b5 0x02 0x268&gt;;
	clock-names = "ref\0apb";
	resets = &lt;0x02 0x491 0x02 0x486 0x02 0xc003f 0x02 0xc0040 0x02 0xc0041 0x02 0x48f 0x02 0x490&gt;;
	reset-names = "phy\0apb\0init\0cmn\0lane\0ropll\0lcpll";
	rockchip,grf = &lt;0x1ae&gt;;
	#phy-cells = &lt;0x00&gt;;
	status = "okay";
	phandle = &lt;0x199&gt;;

	clk-port {
		#clock-cells = &lt;0x00&gt;;
		status = "okay";
		phandle = &lt;0x33&gt;;
	};
};

phy@fed90000 {
	compatible = "rockchip,rk3588-usbdp-phy";
	reg = &lt;0x00 0xfed90000 0x00 0x10000&gt;;
	rockchip,u2phy-grf = &lt;0x1af&gt;;
	rockchip,usb-grf = &lt;0x6c&gt;;
	rockchip,usbdpphy-grf = &lt;0x1b0&gt;;
	rockchip,vo-grf = &lt;0xec&gt;;
	clocks = &lt;0x02 0x2b6 0x02 0x280 0x02 0x26a 0x1b1&gt;;
	clock-names = "refclk\0immortal\0pclk\0utmi";
	resets = &lt;0x02 0x2f 0x02 0x30 0x02 0x31 0x02 0x32 0x02 0x484&gt;;
	reset-names = "init\0cmn\0lane\0pcs_apb\0pma_apb";
	status = "okay";
	rockchip,dp-lane-mux = &lt;0x02 0x03&gt;;

	dp-port {
		#phy-cells = &lt;0x00&gt;;
		status = "disabled";
		phandle = &lt;0x193&gt;;
	};

	u3-port {
		#phy-cells = &lt;0x00&gt;;
		status = "okay";
		phandle = &lt;0x192&gt;;
	};
};

phy@fee10000 {
	compatible = "rockchip,rk3588-naneng-combphy";
	reg = &lt;0x00 0xfee10000 0x00 0x100&gt;;
	#phy-cells = &lt;0x01&gt;;
	clocks = &lt;0x02 0x2be 0x02 0x186 0x02 0x166&gt;;
	clock-names = "refclk\0apbclk\0phpclk";
	assigned-clocks = &lt;0x02 0x2be&gt;;
	assigned-clock-rates = &lt;0x5f5e100&gt;;
	resets = &lt;0x02 0x20006 0x02 0x4d7&gt;;
	reset-names = "combphy-apb\0combphy";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	rockchip,pipe-phy-grf = &lt;0x1b2&gt;;
	rockchip,pcie1ln-sel-bits = &lt;0x100 0x00 0x00 0x00&gt;;
	status = "okay";
	phandle = &lt;0x1a8&gt;;
};

phy@fee80000 {
	compatible = "rockchip,rk3588-pcie3-phy";
	reg = &lt;0x00 0xfee80000 0x00 0x20000&gt;;
	#phy-cells = &lt;0x00&gt;;
	clocks = &lt;0x02 0x188&gt;;
	clock-names = "pclk";
	resets = &lt;0x02 0x2000a&gt;;
	reset-names = "phy";
	rockchip,pipe-grf = &lt;0x6f&gt;;
	rockchip,phy-grf = &lt;0x1b3&gt;;
	status = "disabled";
	phandle = &lt;0x1a5&gt;;
};

adc-keys {
	compatible = "adc-keys";
	io-channels = &lt;0x1b4 0x01&gt;;
	io-channel-names = "buttons";
	keyup-threshold-microvolt = &lt;0x1b7740&gt;;
	poll-interval = &lt;0x64&gt;;

	vol-up-key {
		label = "volume up";
		linux,code = &lt;0x73&gt;;
		press-threshold-microvolt = &lt;0x4268&gt;;
	};
};

backlight {
	compatible = "pwm-backlight";
	brightness-levels = &lt;0x00 0x14 0x14 0x15 0x15 0x16 0x16 0x17 0x17 0x18 0x18 0x19 0x19 0x1a 0x1a 0x1b 0x1b 0x1c 0x1c 0x1d 0x1d 0x1e 0x1e 0x1f 0x1f 0x20 0x20 0x21 0x21 0x22 0x22 0x23 0x23 0x24 0x24 0x25 0x25 0x26 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d 0x4e 0x4f 0x50 0x51 0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc0 0xc1 0xc2 0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff&gt;;
	default-brightness-level = &lt;0xc8&gt;;
};

hdmi0-sound {
	status = "okay";
	compatible = "rockchip,hdmi";
	rockchip,mclk-fs = &lt;0x80&gt;;
	rockchip,card-name = "rockchip-hdmi0";
	rockchip,cpu = &lt;0x1b5&gt;;
	rockchip,codec = &lt;0x1b6&gt;;
	rockchip,jack-det;
};

hdmi1-sound {
	status = "okay";
	compatible = "rockchip,hdmi";
	rockchip,mclk-fs = &lt;0x80&gt;;
	rockchip,card-name = "rockchip-hdmi1";
	rockchip,cpu = &lt;0x1b7&gt;;
	rockchip,codec = &lt;0x1b8&gt;;
	rockchip,jack-det;
};

dp0-sound {
	status = "disabled";
	compatible = "rockchip,hdmi";
	rockchip,card-name = "rockchip-dp0";
	rockchip,mclk-fs = &lt;0x200&gt;;
	rockchip,cpu = &lt;0x1b9&gt;;
	rockchip,codec = &lt;0x1ba 0x01&gt;;
	rockchip,jack-det;
};

dp1-sound {
	status = "disabled";
	compatible = "rockchip,hdmi";
	rockchip,card-name = "rockchip-dp1";
	rockchip,mclk-fs = &lt;0x200&gt;;
	rockchip,cpu = &lt;0x1bb&gt;;
	rockchip,codec = &lt;0x1bc 0x01&gt;;
	rockchip,jack-det;
};

spdif-tx0-dc {
	status = "disabled";
	compatible = "linux,spdif-dit";
	#sound-dai-cells = &lt;0x00&gt;;
	phandle = &lt;0x1be&gt;;
};

spdif-tx0-sound {
	status = "disabled";
	compatible = "simple-audio-card";
	simple-audio-card,mclk-fs = &lt;0x80&gt;;
	simple-audio-card,name = "rockchip,spdif-tx0";

	simple-audio-card,cpu {
		sound-dai = &lt;0x1bd&gt;;
	};

	simple-audio-card,codec {
		sound-dai = &lt;0x1be&gt;;
	};
};

spdif-tx1-dc {
	status = "disabled";
	compatible = "linux,spdif-dit";
	#sound-dai-cells = &lt;0x00&gt;;
	phandle = &lt;0x1c0&gt;;
};

spdif-tx1-sound {
	status = "disabled";
	compatible = "simple-audio-card";
	simple-audio-card,mclk-fs = &lt;0x80&gt;;
	simple-audio-card,name = "rockchip,spdif-tx1";

	simple-audio-card,cpu {
		sound-dai = &lt;0x1bf&gt;;
	};

	simple-audio-card,codec {
		sound-dai = &lt;0x1c0&gt;;
	};
};

vcc12v-dcin {
	compatible = "regulator-fixed";
	regulator-name = "vcc12v_dcin";
	regulator-always-on;
	regulator-boot-on;
	regulator-min-microvolt = &lt;0xb71b00&gt;;
	regulator-max-microvolt = &lt;0xb71b00&gt;;
	phandle = &lt;0x1c1&gt;;
};

vcc5v0-sys {
	compatible = "regulator-fixed";
	regulator-name = "vcc5v0_sys";
	regulator-always-on;
	regulator-boot-on;
	regulator-min-microvolt = &lt;0x4c4b40&gt;;
	regulator-max-microvolt = &lt;0x4c4b40&gt;;
	vin-supply = &lt;0x1c1&gt;;
	phandle = &lt;0x71&gt;;
};

vcc5v0-ext {
	compatible = "regulator-fixed";
	regulator-name = "vcc5v0_ext";
	regulator-boot-on;
	regulator-always-on;
	regulator-min-microvolt = &lt;0x4c4b40&gt;;
	regulator-max-microvolt = &lt;0x4c4b40&gt;;
	enable-active-high;
	gpio = &lt;0xf5 0x00 0x00&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1c2&gt;;
	vin-supply = &lt;0x1c1&gt;;
	phandle = &lt;0x1ce&gt;;
};

rockchip-keys {
	status = "disabled";
	compatible = "rockchip,keys";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1c3 0x1c4&gt;;

	vol-up-key {
		gpios = &lt;0xf5 0x07 0x01&gt;;
		linux,code = &lt;0x73&gt;;
		label = "volume up";
		gpio-key,wakeup;
	};

	vol-down-key {
		gpios = &lt;0x14e 0x1b 0x01&gt;;
		linux,code = &lt;0x72&gt;;
		label = "volume down";
		gpio-key,wake-up;
	};
};

leds {
	compatible = "gpio-leds";

	work {
		gpios = &lt;0xf5 0x0e 0x00&gt;;
		linux,default-trigger = "heartbeat";
	};
};

es8388-sound {
	status = "okay";
	compatible = "rockchip,multicodecs-card";
	rockchip,card-name = "rockchip-es8388i";
	hp-det-gpio = &lt;0x1a2 0x14 0x01&gt;;
	keyup-threshold-microvolt = &lt;0x1b7740&gt;;
	poll-interval = &lt;0x64&gt;;
	spk-con-gpio = &lt;0x1a2 0x07 0x01&gt;;
	rockchip,format = "i2s";
	rockchip,mclk-fs = &lt;0x100&gt;;
	rockchip,cpu = &lt;0x1c5&gt;;
	rockchip,codec = &lt;0x1c6&gt;;
	rockchip,audio-routing = "Headphone\0Headphone Power\0Headphone\0Headphone Power\0Speaker\0Speaker Power\0Speaker\0Speaker Power\0LINPUT1\0Main Mic\0LINPUT2\0Main Mic\0RINPUT1\0Headset Mic\0RINPUT2\0Headset Mic";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1c7&gt;;

	play-pause-key {
		label = "playpause";
		linux,code = &lt;0xa4&gt;;
		press-threshold-microvolt = &lt;0x7d0&gt;;
	};
};

hdmiin-sound {
	status = "okay";
	compatible = "rockchip,hdmi";
	rockchip,mclk-fs = &lt;0x80&gt;;
	rockchip,format = "i2s";
	rockchip,bitclock-master = &lt;0x1c8&gt;;
	rockchip,frame-master = &lt;0x1c8&gt;;
	rockchip,card-name = "rockchip,hdmiin";
	rockchip,cpu = &lt;0x1c9&gt;;
	rockchip,codec = &lt;0x1c8 0x00&gt;;
	rockchip,jack-det;
};

pcie20-avdd0v85 {
	compatible = "regulator-fixed";
	regulator-name = "pcie20_avdd0v85";
	regulator-boot-on;
	regulator-always-on;
	regulator-min-microvolt = &lt;0xcf850&gt;;
	regulator-max-microvolt = &lt;0xcf850&gt;;
	vin-supply = &lt;0x1ca&gt;;
};

pcie20-avdd1v8 {
	compatible = "regulator-fixed";
	regulator-name = "pcie20_avdd1v8";
	regulator-boot-on;
	regulator-always-on;
	regulator-min-microvolt = &lt;0x1b7740&gt;;
	regulator-max-microvolt = &lt;0x1b7740&gt;;
	vin-supply = &lt;0x1cb&gt;;
};

pcie30-avdd0v75 {
	compatible = "regulator-fixed";
	regulator-name = "pcie30_avdd0v75";
	regulator-boot-on;
	regulator-always-on;
	regulator-min-microvolt = &lt;0xb71b0&gt;;
	regulator-max-microvolt = &lt;0xb71b0&gt;;
	vin-supply = &lt;0x1cc&gt;;
};

pcie30-avdd1v8 {
	compatible = "regulator-fixed";
	regulator-name = "pcie30_avdd1v8";
	regulator-boot-on;
	regulator-always-on;
	regulator-min-microvolt = &lt;0x1b7740&gt;;
	regulator-max-microvolt = &lt;0x1b7740&gt;;
	vin-supply = &lt;0x1cb&gt;;
};

rk-headset {
	status = "disabled";
	compatible = "rockchip_headset";
	headset_gpio = &lt;0x1a2 0x14 0x01&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1c7&gt;;
	io-channels = &lt;0x1b4 0x03&gt;;
};

vcc-1v1-nldo-s3 {
	compatible = "regulator-fixed";
	regulator-name = "vcc_1v1_nldo_s3";
	regulator-always-on;
	regulator-boot-on;
	regulator-min-microvolt = &lt;0x10c8e0&gt;;
	regulator-max-microvolt = &lt;0x10c8e0&gt;;
	vin-supply = &lt;0x71&gt;;
	phandle = &lt;0x155&gt;;
};

vbus5v0-typec {
	compatible = "regulator-fixed";
	regulator-name = "vbus5v0_typec";
	regulator-min-microvolt = &lt;0x4c4b40&gt;;
	regulator-max-microvolt = &lt;0x4c4b40&gt;;
	enable-active-high;
	gpio = &lt;0x1a2 0x04 0x00&gt;;
	vin-supply = &lt;0x6e&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1cd&gt;;
	phandle = &lt;0x6d&gt;;
};

vcc5v0-host {
	compatible = "regulator-fixed";
	regulator-name = "vcc5v0_host";
	regulator-boot-on;
	regulator-always-on;
	regulator-min-microvolt = &lt;0x4c4b40&gt;;
	regulator-max-microvolt = &lt;0x4c4b40&gt;;
	vin-supply = &lt;0x1ce&gt;;
	phandle = &lt;0x6e&gt;;
};

vcc-lvds-log {
	compatible = "regulator-fixed";
	enable-active-high;
	regulator-boot-on;
	gpio = &lt;0x14e 0x08 0x00&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1cf&gt;;
	regulator-name = "vcc_lvds_log";
};

vcc-3v3-sd-s0-regulator {
	compatible = "regulator-fixed";
	gpio = &lt;0x1a2 0x03 0x00&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1d0&gt;;
	regulator-name = "vcc_3v3_sd_s0";
	regulator-min-microvolt = &lt;0x325aa0&gt;;
	regulator-max-microvolt = &lt;0x325aa0&gt;;
	startup-delay-us = &lt;0x186a0&gt;;
	enable-active-high;
	regulator-boot-on;
	vin-supply = &lt;0x1d1&gt;;
	phandle = &lt;0x110&gt;;
};

sdio-pwrseq {
	compatible = "mmc-pwrseq-simple";
	clocks = &lt;0x1d2&gt;;
	clock-names = "ext_clock";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1d3&gt;;
	post-power-on-delay-ms = &lt;0xc8&gt;;
	reset-gpios = &lt;0x1a2 0x08 0x01&gt;;
	phandle = &lt;0x112&gt;;
};

wireless-bluetooth {
	compatible = "bluetooth-platdata";
	clocks = &lt;0x1d2&gt;;
	clock-names = "ext_clock";
	uart_rts_gpios = &lt;0xf5 0x14 0x01&gt;;
	pinctrl-names = "default\0rts_gpio";
	pinctrl-0 = &lt;0x1d4 0x1d5 0x1d6 0x1d7&gt;;
	pinctrl-1 = &lt;0x1d8&gt;;
	BT,reset_gpio = &lt;0x1a2 0x0a 0x00&gt;;
	BT,wake_gpio = &lt;0x1a2 0x09 0x00&gt;;
	BT,wake_host_irq = &lt;0x1a2 0x00 0x00&gt;;
	status = "okay";
};

wireless-wlan {
	compatible = "wlan-platdata";
	wifi_chip_type = "ap6212";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1d9&gt;;
	WIFI,host_wake_irq = &lt;0x1a2 0x01 0x00&gt;;
	WIFI,poweren_gpio = &lt;0x1a2 0x08 0x00&gt;;
	status = "okay";
};

powerhold-gpio {
	compatible = "powerhold-platdata";
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1da&gt;;
	power-hold = &lt;0x14e 0x16 0x00&gt;;
};

remotectl-gpio {
	compatible = "remotectl-platdata";
	auto_repeat = &lt;0x00&gt;;
	status = "okay";
	irda-rem = &lt;0x104 0x0a 0x00&gt;;
	irda-led = &lt;0x14e 0x15 0x00&gt;;
	irda-ion = &lt;0x1db 0x15 0x00&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x1dc 0x1dd 0x1de&gt;;
};

chosen {
	bootargs = "earlycon=uart8250,mmio32,0xfeb50000 console=ttyFIQ0 irqchip.gicv3_pseudo_nmi=0 root=PARTUUID=614e0000-0000 rw rootwait rcupdate.rcu_expedited=1 rcu_nocbs=all nokaslr debug level=10";
};

cspmu@fd10c000 {
	compatible = "rockchip,cspmu";
	reg = &lt;0x00 0xfd10c000 0x00 0x1000 0x00 0xfd10d000 0x00 0x1000 0x00 0xfd10e000 0x00 0x1000 0x00 0xfd10f000 0x00 0x1000 0x00 0xfd12c000 0x00 0x1000 0x00 0xfd12d000 0x00 0x1000 0x00 0xfd12e000 0x00 0x1000 0x00 0xfd12f000 0x00 0x1000&gt;;
};

debug@fd104000 {
	compatible = "rockchip,debug";
	reg = &lt;0x00 0xfd104000 0x00 0x1000 0x00 0xfd105000 0x00 0x1000 0x00 0xfd106000 0x00 0x1000 0x00 0xfd107000 0x00 0x1000 0x00 0xfd124000 0x00 0x1000 0x00 0xfd125000 0x00 0x1000 0x00 0xfd126000 0x00 0x1000 0x00 0xfd127000 0x00 0x1000&gt;;
};

fiq-debugger {
	compatible = "rockchip,fiq-debugger";
	rockchip,serial-id = &lt;0x02&gt;;
	rockchip,wake-irq = &lt;0x00&gt;;
	rockchip,irq-mode-enable = &lt;0x01&gt;;
	rockchip,baudrate = &lt;0x16e360&gt;;
	interrupts = &lt;0x00 0x1a7 0x08&gt;;
	pinctrl-names = "default";
	pinctrl-0 = &lt;0x15a&gt;;
	status = "okay";
};

minidump {
	compatible = "rockchip,minidump";
	smem-region = &lt;0x1df&gt;;
	minidump-region = &lt;0x1e0&gt;;
	status = "disabled";
};

reserved-memory {
	#address-cells = &lt;0x02&gt;;
	#size-cells = &lt;0x02&gt;;
	ranges;

	cma {
		compatible = "shared-dma-pool";
		reusable;
		reg = &lt;0x00 0x10000000 0x00 0x8000000&gt;;
		linux,cma-default;
	};

	drm-logo@00000000 {
		compatible = "rockchip,drm-logo";
		reg = &lt;0x00 0x00 0x00 0x00&gt;;
		phandle = &lt;0x34&gt;;
	};

	drm-cubic-lut@00000000 {
		compatible = "rockchip,drm-cubic-lut";
		reg = &lt;0x00 0x00 0x00 0x00&gt;;
	};

	ramoops@110000 {
		compatible = "ramoops";
		reg = &lt;0x00 0x110000 0x00 0xe0000&gt;;
		boot-log-size = &lt;0x8000&gt;;
		boot-log-count = &lt;0x01&gt;;
		console-size = &lt;0x80000&gt;;
		pmsg-size = &lt;0x30000&gt;;
		ftrace-size = &lt;0x00&gt;;
		record-size = &lt;0x14000&gt;;
	};

	minidump-smem@1f0000 {
		reg = &lt;0x00 0x1f0000 0x00 0x100&gt;;
		no-map;
		status = "disabled";
		phandle = &lt;0x1df&gt;;
	};

	minidump-mem@c000000 {
		reg = &lt;0x00 0xc000000 0x00 0x2000000&gt;;
		no-map;
		status = "disabled";
		phandle = &lt;0x1e0&gt;;
	};
}; };
</code></section></div></div>

        </div>
        
          URL: https://ib.bsb.br/rk3588-dts
        
      </article>
      <nav class="post-navigation-combined" aria-label="Post navigation">
        <!-- Chronological Navigation (always visible at 40vh) -->
        
          <div class="nav-arrow chronological prev">
            <a href="/html2md/" title="html to markdown" rel="prev">
              <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAC0AAAAtCAYAAAA6GuKaAAAAAXNSR0IArs4c6QAAAxVJREFUaEPt18FqG1cUBuD/nLkzI42UiVInkFLTCAKhS+9KA+3Kq1L8AAHjhR7AKz+ADV55qUfoqhvThTfdmC4KzTKmYJrELshJW9PIlSeKRpqZe88pUtouihvVRknqMNoMzD1zdPXNrzMM4RJ+6BLuGeWm39RdK6VL6VcIlPEo41HG401loJQupS8mUM7pi7md/6p3UtoHUJzf4vVecZb0e0EQfB7H8b0kSeqqummt/eb1buN83SebNsZ8QkQCYHVpaenu/v7+ra2tLRwdHWF1ddWq6hfM3BCRE2b+FcBHACQAHo1E5v9c+5mIhkR0e3z0VQ8LotuqWlXVw/GRmT8QkdMK89McuAOAAfwoIu8z85yIHBPRKRGN1/IAeDx0rul53hivo6psrf2ejDGfEtFOu92u7O3tBWtra2i322g0GhgOh9je3ka325UPax7fCR0iw+lp4aLxr70aeOmgkChTRY3JGSb73EroERD73uB54WpOgdhwZkXNQNQLiVDzOU1yFymAhu+lqZVopIqISQKmPLFS+atHv3A1q8AVQ+lXP/VHRPQx+b6frKysxMvLy1hfX0ez2USv18PCwgLiOEaSJKhWq/jhwQN8dnIfVOS4dsWHqCJ5YREGjBuNEMfd0eTc9WshBqnFYGhRqxrUIoNuLwMT4eb1Cp6dZshywdW6mZzr9QsEPuPmXIhfno3gnGKuEWCUC14MLKoVb1L72+8Zvj3JOl/udZt/S7darUqn0wlarRZ2d3cxPz+PJ8dPsPP1Doq8kIbL+cawjxBIM8MRFAidpBlRpIbhFc55gM2NF5IIQtVBRlRTZgTWZQ4wzvc8spO1NPM4Gr9Wh1bSDIjU98C5E0PIC8OVSX+Rlz08hl+4/LsML6X/menFxcW7BwcHtzY2NvDw8CE21zf/NdMAHskFMs3MT/EfMg3gsTsr02f8byfTo16v3+v3+//f6fGKgXNp5vT5huZbqH4nH+NvwXH6V5bS041mU1FKz8ZxepdSerrRbCpK6dk4Tu9SSk83mk1FKT0bx+ldSunpRrOpuJTSfwBcuImxpyA7XgAAAABJRU5ErkJggg==" alt="Previous article" width="45" height="45" loading="lazy">
            </a>
          </div>
        
        
          <div class="nav-arrow chronological next">
            <a href="/treesheets-build/" title="TreeSheets Debian 11 arm64 build" rel="next">
              <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAC0AAAAtCAYAAAA6GuKaAAAAAXNSR0IArs4c6QAAAwdJREFUaEPtl01rG1cUht9z7p070ijKWLVS3I9YULtNMBRn2UIXxZtuvCjedNWfoKVXBvsHeOUfoIUx5AeY0pVXXSR052UxBJSi0kDiRplII83HvadI9CMtOFjCmBjubC7cc8+Zc555eYdLuIEP3cCe4Zu+rq/mSXvSbyHg5eHl4eVxXRrwpD3p+Qh4n56P2+xZnvTszC7MCAAUF0XfOdJa62+IaCeO40GSJA/zPP8RwB9vDjBtWmv9JRE5ImpZawdVpbo58CkAIyJnIrLAzEvOuXNm/h3AfQDOAGdj5z5m5gXn3G9ENCKilckaiDwpiFZEpCoiTyYrM3/knOtXmHs58BkABvCLc+4DZl6cxIjoh4ODA728vIzt7W2sra09PT4+fgTgQES4LMvHZIy5LyI/f/dJvfK6FKMJqAdqmBS2ZgWINY9zJyZ1whUiRJrTfmGjybSxUemwcFEmghqT1UxlUrpQEXD7jRq3NWelEz10okIi1AJOX+U2EgALgUrT0kVnmcKvQ+uazSZvbW2hWq2i3++j3W5jf38f6+vrebvdHovI5pT09+vN7teLYev990K8GpQYjS1u1TQqhnHez6EU4cM7FTw7z5AXDo16ACcyPRsaxp2FEM9ejKd7zUaIYVpiOCpRq2rUIo0XLzMwEZaaFTzvZ8hyh/iWnu69fF1AAoOfFr/A5w8eYDQaIY5jJEmC09NTNBoNdLtd7O3t4ejoCIeHh8k/pL8KUSkCZcg6hCLDjLk2ufYGpRuXAuOMYiosQiDNNEcQILQuzYgi0QxVWKuAMtcqJPdXDaKaMMOUNrOAtoFSVE5jaaY4mtQPS5dmQPS8WkdfGReYgDe/3cTdpbvo9XrY2NhAp9NBq9XKO53Ov6T/r2mlVBeX0DSAMzeHppm5h7doemdvR99buYfd3V2srq4+PTk5+a+mr9CmrqTU3+5Rr9cHg8HgYve4krddbZGb5dOXmf2d+7n4pi9D4LrOeHl40v42fl0a8KQ96fkIeJ+ej9vsWZ707Mzmy/Ck5+M2e9afhmuAz1BhwewAAAAASUVORK5CYII=" alt="Next article" width="45" height="45" loading="lazy">
            </a>
          </div>
        
            
            
              
              
                
              
                
              
                
              
                
                  
                  
              
              
              
              <!-- Navigation block for tag "hardware>rockchip"; default display for the first tag -->
              <div class="nav-group tags" id="tag-nav-hardware-rockchip" style="display: block;">
                <div class="nav-arrow tags prev">
                  
                    <a href="/vpc3588/" title="VPC-3588 info (RK3588 Motherboard)" rel="prev">
                      <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAC0AAAAtCAYAAAA6GuKaAAAAAXNSR0IArs4c6QAAAxVJREFUaEPt18FqG1cUBuD/nLkzI42UiVInkFLTCAKhS+9KA+3Kq1L8AAHjhR7AKz+ADV55qUfoqhvThTfdmC4KzTKmYJrELshJW9PIlSeKRpqZe88pUtouihvVRknqMNoMzD1zdPXNrzMM4RJ+6BLuGeWm39RdK6VL6VcIlPEo41HG401loJQupS8mUM7pi7md/6p3UtoHUJzf4vVecZb0e0EQfB7H8b0kSeqqummt/eb1buN83SebNsZ8QkQCYHVpaenu/v7+ra2tLRwdHWF1ddWq6hfM3BCRE2b+FcBHACQAHo1E5v9c+5mIhkR0e3z0VQ8LotuqWlXVw/GRmT8QkdMK89McuAOAAfwoIu8z85yIHBPRKRGN1/IAeDx0rul53hivo6psrf2ejDGfEtFOu92u7O3tBWtra2i322g0GhgOh9je3ka325UPax7fCR0iw+lp4aLxr70aeOmgkChTRY3JGSb73EroERD73uB54WpOgdhwZkXNQNQLiVDzOU1yFymAhu+lqZVopIqISQKmPLFS+atHv3A1q8AVQ+lXP/VHRPQx+b6frKysxMvLy1hfX0ez2USv18PCwgLiOEaSJKhWq/jhwQN8dnIfVOS4dsWHqCJ5YREGjBuNEMfd0eTc9WshBqnFYGhRqxrUIoNuLwMT4eb1Cp6dZshywdW6mZzr9QsEPuPmXIhfno3gnGKuEWCUC14MLKoVb1L72+8Zvj3JOl/udZt/S7darUqn0wlarRZ2d3cxPz+PJ8dPsPP1Doq8kIbL+cawjxBIM8MRFAidpBlRpIbhFc55gM2NF5IIQtVBRlRTZgTWZQ4wzvc8spO1NPM4Gr9Wh1bSDIjU98C5E0PIC8OVSX+Rlz08hl+4/LsML6X/menFxcW7BwcHtzY2NvDw8CE21zf/NdMAHskFMs3MT/EfMg3gsTsr02f8byfTo16v3+v3+//f6fGKgXNp5vT5huZbqH4nH+NvwXH6V5bS041mU1FKz8ZxepdSerrRbCpK6dk4Tu9SSk83mk1FKT0bx+ldSunpRrOpuJTSfwBcuImxpyA7XgAAAABJRU5ErkJggg==" alt="Previous in Tag" width="45" height="45" loading="lazy">
                    </a>
                  
                </div>
                <div class="nav-arrow tags next">
                  
                    <a href="javascript:void(0)" class="disabled" aria-disabled="true" title="No next in tag">
                      <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAC0AAAAtCAYAAAA6GuKaAAAAAXNSR0IArs4c6QAAAxVJREFUaEPt18FqG1cUBuD/nLkzI42UiVInkFLTCAKhS+9KA+3Kq1L8AAHjhR7AKz+ADV55qUfoqhvThTfdmC4KzTKmYJrELshJW9PIlSeKRpqZe88pUtouihvVRknqMNoMzD1zdPXNrzMM4RJ+6BLuGeWm39RdK6VL6VcIlPEo41HG401loJQupS8mUM7pi7md/6p3UtoHUJzf4vVecZb0e0EQfB7H8b0kSeqqummt/eb1buN83SebNsZ8QkQCYHVpaenu/v7+ra2tLRwdHWF1ddWq6hfM3BCRE2b+FcBHACQAHo1E5v9c+5mIhkR0e3z0VQ8LotuqWlXVw/GRmT8QkdMK89McuAOAAfwoIu8z85yIHBPRKRGN1/IAeDx0rul53hivo6psrf2ejDGfEtFOu92u7O3tBWtra2i322g0GhgOh9je3ka325UPax7fCR0iw+lp4aLxr70aeOmgkChTRY3JGSb73EroERD73uB54WpOgdhwZkXNQNQLiVDzOU1yFymAhu+lqZVopIqISQKmPLFS+atHv3A1q8AVQ+lXP/VHRPQx+b6frKysxMvLy1hfX0ez2USv18PCwgLiOEaSJKhWq/jhwQN8dnIfVOS4dsWHqCJ5YREGjBuNEMfd0eTc9WshBqnFYGhRqxrUIoNuLwMT4eb1Cp6dZshywdW6mZzr9QsEPuPmXIhfno3gnGKuEWCUC14MLKoVb1L72+8Zvj3JOl/udZt/S7darUqn0wlarRZ2d3cxPz+PJ8dPsPP1Doq8kIbL+cawjxBIM8MRFAidpBlRpIbhFc55gM2NF5IIQtVBRlRTZgTWZQ4wzvc8spO1NPM4Gr9Wh1bSDIjU98C5E0PIC8OVSX+Rlz08hl+4/LsML6X/menFxcW7BwcHtzY2NvDw8CE21zf/NdMAHskFMs3MT/EfMg3gsTsr02f8byfTo16v3+v3+//f6fGKgXNp5vT5huZbqH4nH+NvwXH6V5bS041mU1FKz8ZxepdSerrRbCpK6dk4Tu9SSk83mk1FKT0bx+ldSunpRrOpuJTSfwBcuImxpyA7XgAAAABJRU5ErkJggg==" alt="No next in Tag" width="45" height="45" loading="lazy">
                    </a>
                  
                </div>
              </div>
            
          
          <!-- JavaScript to Toggle the Tag-based Navigation -->
          <script>
            document.addEventListener("DOMContentLoaded", function(){
              var tagLinks = document.querySelectorAll('.tag-option');
              tagLinks.forEach(function(link){
                link.addEventListener('click', function(event){
                  event.preventDefault();
                  // Remove "active" class from all tag options.
                  tagLinks.forEach(function(el){ el.classList.remove('active'); });
                  // Add active class to the clicked tag option.
                  this.classList.add('active');
                  // Hide all tag navigation blocks.
                  document.querySelectorAll('.nav-group.tags').forEach(function(block){
                    block.style.display = 'none';
                  });
                  // Show the navigation block corresponding to the selected tag.
                  var tagSlug = this.getAttribute('data-tag');
                  var target = document.getElementById('tag-nav-' + tagSlug);
                  if(target) {
                    target.style.display = 'block';
                  }
                });
              });
            });
          </script>
      </nav>
      
    <div class="comment-box">
      Ref. 
      <a href="https://github.com/yifengyou/d3588/raw/refs/heads/master/tools/rk3588-dxb-lp4-v10-linux.dts" title="https://github.com/yifengyou/d3588/raw/refs/heads/master/tools/rk3588-dxb-lp4-v10-linux.dts">https://github.com/yifengyou/d3588/raw/refs/heads/master/tools/rk3588-dxb-lp4-v10-linux.dts</a>
    </div>
    
    </main>
    <footer id="bottom-of-page" class="site-footer">
      <div class="footer-content">
        <!-- Back to top link -->
        <a href="#" aria-label="Back to top" class="back2top-link">
          <span class="sronly">Back to top</span>
        </a>
    
        <!-- Liquid Time Calculation and Display -->
        
        
        
        <a href="https://ib.bsb.br/404" aria-label="404">
          2026-01-14 13:56:59
        </a>
        &#x23;
    
        <!-- Tag Selector -->
        <ul class="tag-selector">
          
            
            
              <li>
                <a href="#" class="tag-option active" data-tag="hardware-rockchip">
                  hardware>rockchip
                </a>
              </li>
            
          
        </ul>
        &hArr;
    
        <!-- GitHub Link -->
        <a href="https://github.com/ib-bsb-br/ib-bsb-br.github.io" aria-label="GitHub">
          &#8505;
        </a>
    
        <!-- Homepage Link -->
        <a href="/" aria-label="Homepage">
          infoBAG
        </a>
    
        <!-- Copy All Code Button -->
        <button id="copyAllButton" aria-label="Copy all code">
          &copy;
        </button>
      </div>
    </footer>
    <style>
      .back2top-link {
        display: inline-block;
        width: 32px;
        height: 32px;
        background: url("/assets/Rope_(Old).gif") center center no-repeat;
        background-size: contain;
        text-decoration: none;
        vertical-align: middle;
      }
      .sronly {
        position: absolute;
        width: 1px;
        height: 1px;
        padding: 0;
        margin: -1px;
        overflow: hidden;
        clip: rect(0, 0, 0, 0);
        white-space: nowrap;
        border: 0;
      }
    </style>
    <script type="application/ld+json">
      {
        "@context": "https://schema.org",
        "@type": "Article",
        "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https://ib.bsb.br/rk3588-dts/"
        },
        "headline": "RK3588 DXB LP4 V10 Device Tree Source",
        "description": "",
        "datePublished": "2026-01-09T00:00:00+00:00",
        "dateModified": "2026-01-09T16:13:58+00:00",
        "author": {
          "@type": "Person",
          "name": "Author"
        },
        "publisher": {
          "@type": "Organization",
          "name": "infoBAG"
          
        }
        
      }
    </script>
    <script src="/assets/js/prism.js" defer></script>
    <script src="/assets/js/copy-all-code.js"></script>
  </body>
</html>
