Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Apr 20 13:02:36 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_synth.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 f  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 r  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 f  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 f  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 f  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 r  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 r  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I4_O)        0.053     4.593 f  row/r_min[1]_i_6/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 r  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 r  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 r  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 r  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 r  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 r  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_294/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_294
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_160/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_160
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_78/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_78
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_35/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_35
                         LUT6 (Prop_lut6_I1_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.361ns (37.088%)  route 4.005ns (62.912%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[6]/Q
                         net (fo=930, unplaced)       0.683     2.964    row/Q[6]
                         LUT4 (Prop_lut4_I0_O)        0.156     3.120 f  row/r_min[1]_i_303/O
                         net (fo=2, unplaced)         0.396     3.516    row/n_0_r_min[1]_i_303
                         LUT6 (Prop_lut6_I5_O)        0.168     3.684 f  row/r_min[1]_i_164/O
                         net (fo=1, unplaced)         0.000     3.684    row/n_0_r_min[1]_i_164
                         MUXF7 (Prop_muxf7_I0_O)      0.143     3.827 f  row/r_min_reg[1]_i_80/O
                         net (fo=1, unplaced)         0.000     3.827    row/n_0_r_min_reg[1]_i_80
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.883 f  row/r_min_reg[1]_i_36/O
                         net (fo=1, unplaced)         0.244     4.127    row/n_0_r_min_reg[1]_i_36
                         LUT6 (Prop_lut6_I3_O)        0.156     4.283 f  row/r_min[1]_i_17/O
                         net (fo=3, unplaced)         0.257     4.540    row/n_0_r_min[1]_i_17
                         LUT6 (Prop_lut6_I2_O)        0.053     4.593 f  row/r_min[1]_i_8/O
                         net (fo=1, unplaced)         0.340     4.933    row/n_0_r_min[1]_i_8
                         LUT6 (Prop_lut6_I4_O)        0.053     4.986 f  row/r_min[1]_i_2/O
                         net (fo=4, unplaced)         0.543     5.529    row/O238
                         LUT3 (Prop_lut3_I1_O)        0.069     5.598 r  row/r_min[3]_i_5/O
                         net (fo=1, unplaced)         0.000     5.598    row/n_0_r_min[3]_i_5
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.319     5.917 r  row/r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.917    row/n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     6.104 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.358     6.462    row/n_4_r_min_reg[7]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.142     6.604 r  row/r_min[7]_i_1/O
                         net (fo=3, unplaced)         0.551     7.155    row/funcabs_return[7]
                         LUT4 (Prop_lut4_I2_O)        0.057     7.212 f  row/r_min[11]_i_15/O
                         net (fo=1, unplaced)         0.000     7.212    row/n_0_r_min[11]_i_15
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     7.457 f  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     7.457    row/n_0_r_min_reg[11]_i_6
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     7.565 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, unplaced)         0.240     7.805    row/n_2_r_min_reg[11]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.153     7.958 r  row/r_min[11]_i_1/O
                         net (fo=12, unplaced)        0.393     8.351    row/n_0_r_min[11]_i_1
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, unplaced)      0.554    11.795    row/clk_IBUF_BUFG
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.349    




