--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.411ns.
--------------------------------------------------------------------------------

Paths for end point anodes_0 (SLICE_X19Y35.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X19Y33.A1      net (fanout=2)        0.603   counter<0>
    SLICE_X19Y33.A       Tilo                  0.259   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X19Y35.A2      net (fanout=3)        0.772   anode_clk<15>
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.989ns logic, 1.375ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.DQ      Tcko                  0.408   counter<15>
                                                       counter_15
    SLICE_X19Y33.A5      net (fanout=2)        0.544   counter<15>
    SLICE_X19Y33.A       Tilo                  0.259   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X19Y35.A2      net (fanout=3)        0.772   anode_clk<15>
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.989ns logic, 1.316ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.408   counter<3>
                                                       counter_1
    SLICE_X19Y33.A4      net (fanout=2)        0.447   counter<1>
    SLICE_X19Y33.A       Tilo                  0.259   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X19Y35.A2      net (fanout=3)        0.772   anode_clk<15>
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.989ns logic, 1.219ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point anodes_2 (SLICE_X19Y35.D3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.DQ      Tcko                  0.408   counter<11>
                                                       counter_11
    SLICE_X16Y36.A1      net (fanout=4)        0.839   counter<11>
    SLICE_X16Y36.A       Tilo                  0.203   N11
                                                       anode_clk<15>3_SW2
    SLICE_X19Y35.D3      net (fanout=1)        0.526   N11
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.933ns logic, 1.365ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anodes_0 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anodes_0 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AQ      Tcko                  0.391   anodes_2
                                                       anodes_0
    SLICE_X16Y36.A3      net (fanout=4)        0.696   anodes_0
    SLICE_X16Y36.A       Tilo                  0.203   N11
                                                       anode_clk<15>3_SW2
    SLICE_X19Y35.D3      net (fanout=1)        0.526   N11
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.916ns logic, 1.222ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.089ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_12 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.408   counter<15>
                                                       counter_12
    SLICE_X16Y36.A2      net (fanout=4)        0.630   counter<12>
    SLICE_X16Y36.A       Tilo                  0.203   N11
                                                       anode_clk<15>3_SW2
    SLICE_X19Y35.D3      net (fanout=1)        0.526   N11
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (0.933ns logic, 1.156ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point anodes_0 (SLICE_X19Y35.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anodes_1 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.220ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anodes_1 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.391   anodes_2
                                                       anodes_1
    SLICE_X16Y35.A1      net (fanout=4)        0.683   anodes_1
    SLICE_X16Y35.A       Tilo                  0.203   N7
                                                       anode_clk<15>3_SW0
    SLICE_X19Y35.A1      net (fanout=1)        0.621   N7
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.916ns logic, 1.304ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_12 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.408   counter<15>
                                                       counter_12
    SLICE_X16Y35.A2      net (fanout=4)        0.658   counter<12>
    SLICE_X16Y35.A       Tilo                  0.203   N7
                                                       anode_clk<15>3_SW0
    SLICE_X19Y35.A1      net (fanout=1)        0.621   N7
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.933ns logic, 1.279ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.DQ      Tcko                  0.408   counter<11>
                                                       counter_11
    SLICE_X16Y35.A4      net (fanout=4)        0.479   counter<11>
    SLICE_X16Y35.A       Tilo                  0.203   N7
                                                       anode_clk<15>3_SW0
    SLICE_X19Y35.A1      net (fanout=1)        0.621   N7
    SLICE_X19Y35.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.933ns logic, 1.100ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point anodes_2 (SLICE_X19Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anodes_2 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anodes_2 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.DQ      Tcko                  0.198   anodes_2
                                                       anodes_2
    SLICE_X19Y35.D6      net (fanout=4)        0.023   anodes_2
    SLICE_X19Y35.CLK     Tah         (-Th)    -0.215   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point anodes_0 (SLICE_X19Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anodes_0 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anodes_0 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AQ      Tcko                  0.198   anodes_2
                                                       anodes_0
    SLICE_X19Y35.A6      net (fanout=4)        0.028   anodes_0
    SLICE_X19Y35.CLK     Tah         (-Th)    -0.215   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_15 (SLICE_X18Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.DQ      Tcko                  0.200   counter<15>
                                                       counter_15
    SLICE_X18Y36.D6      net (fanout=2)        0.026   counter<15>
    SLICE_X18Y36.CLK     Tah         (-Th)    -0.237   counter<15>
                                                       counter<15>_rt
                                                       Mcount_counter_xor<15>
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.411|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 193 paths, 0 nets, and 67 connections

Design statistics:
   Minimum period:   2.411ns{1}   (Maximum frequency: 414.766MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 23 16:33:43 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



