module wideexpr_00478(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(s3);
  assign y1 = (ctrl[2]?4'sb0000:$signed((ctrl[5]?((s1)|(-(-((5'sb10111)<<(s4)))))-(($signed((ctrl[0]?(u3)^(u2):(s1)<<(5'b11000))))+((ctrl[5]?((s7)|(s5))>>>(~(3'sb011)):(ctrl[0]?-(3'sb000):(ctrl[5]?2'sb01:4'sb0111))))):$signed($signed(1'b0)))));
  assign y2 = (ctrl[3]?{1{-((s4)>>((~(s4))&({2{s3}})))}}:{$unsigned(($signed($signed(2'b10)))|(+({3'b011,s0,5'sb10001,2'sb10})))});
  assign y3 = (ctrl[0]?$unsigned(-($signed({(ctrl[1]?$signed(3'sb001):$signed(4'sb1011)),3'sb101}))):u0);
  assign y4 = (ctrl[3]?{3{({4{(ctrl[5]?({(3'sb100)<<<(u5)})!=({(u3)==(s2),(2'sb10)<<(4'sb1001),$unsigned(u2),(s0)<<(s0)}):(u7)^~(((s0)>>>(2'sb00))==((s0)<<(u5))))}})>>(((-((ctrl[6]?(3'sb011)<<<(s6):(s7)<<<(2'sb00))))<<(1'b1))>>(2'b10))}}:$signed(u4));
  assign y5 = (6'sb000010)<<<(-((-(((s5)>>(s6))<<({6'b100111,4'sb1111,s1})))^(s2)));
  assign y6 = $signed(|(2'sb11));
  assign y7 = 4'sb1111;
endmodule
