Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ff7944326e0644228ba5a6d759e39353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux9to16bit_behav xil_defaultlib.tb_mux9to16bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux9to16bit [mux9to16bit_default]
Compiling architecture tb of entity xil_defaultlib.tb_mux9to16bit
Built simulation snapshot tb_mux9to16bit_behav
