Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 26 23:42:34 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab_6_timing_summary_routed.rpt -rpx lab_6_timing_summary_routed.rpx
| Design       : lab_6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.145        0.000                      0                 1809        0.128        0.000                      0                 1809        3.000        0.000                       0                   744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.145        0.000                      0                 1809        0.128        0.000                      0                 1809        5.598        0.000                       0                   740  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/matrix_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.694ns  (logic 3.072ns (31.688%)  route 6.622ns (68.312%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.702    -0.838    m_driver/clk_out1
    SLICE_X84Y130        FDRE                                         r  m_driver/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  m_driver/vc_reg[4]/Q
                         net (fo=15, routed)          1.129     0.809    m_driver/vc[4]
    SLICE_X83Y132        LUT6 (Prop_lut6_I1_O)        0.124     0.933 r  m_driver/row_next1_carry_i_19/O
                         net (fo=7, routed)           0.285     1.218    m_driver/row_next1_carry_i_19_n_0
    SLICE_X83Y132        LUT3 (Prop_lut3_I1_O)        0.120     1.338 r  m_driver/row_next1_carry_i_24/O
                         net (fo=9, routed)           0.705     2.042    m_driver/row_next1_carry_i_24_n_0
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.355     2.397 r  m_driver/row_next1_carry_i_17/O
                         net (fo=13, routed)          0.479     2.876    m_driver/row_next1_carry_i_17_n_0
    SLICE_X83Y134        LUT4 (Prop_lut4_I1_O)        0.326     3.202 f  m_driver/VGA_R_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.735     3.937    m_driver/VGA_R_OBUF[0]_inst_i_13_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I1_O)        0.326     4.263 r  m_driver/row_next1_carry_i_23/O
                         net (fo=1, routed)           0.584     4.847    m_driver/row_next1_carry_i_23_n_0
    SLICE_X83Y131        LUT5 (Prop_lut5_I4_O)        0.124     4.971 f  m_driver/row_next1_carry_i_12/O
                         net (fo=20, routed)          0.551     5.522    m_driver/row_reg[6]_0
    SLICE_X86Y131        LUT6 (Prop_lut6_I4_O)        0.124     5.646 r  m_driver/row_next1_carry_i_1/O
                         net (fo=1, routed)           0.474     6.120    template_1/row_reg[5]_0[3]
    SLICE_X85Y131        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.505 r  template_1/row_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.505    template_1/row_next1_carry_n_0
    SLICE_X85Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.776 r  template_1/row_next1_carry__0/CO[0]
                         net (fo=10, routed)          1.299     8.075    template_1/CO[0]
    SLICE_X88Y140        LUT3 (Prop_lut3_I2_O)        0.399     8.474 r  template_1/matrix_y[1]_i_1/O
                         net (fo=1, routed)           0.382     8.856    template_1/matrix_y[1]_i_1_n_0
    SLICE_X89Y140        FDRE                                         r  template_1/matrix_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.594    10.768    template_1/clk_out1
    SLICE_X89Y140        FDRE                                         r  template_1/matrix_y_reg[1]/C
                         clock pessimism              0.560    11.328    
                         clock uncertainty           -0.076    11.252    
    SLICE_X89Y140        FDRE (Setup_fdre_C_D)       -0.251    11.001    template_1/matrix_y_reg[1]
  -------------------------------------------------------------------
                         required time                         11.001    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 3.395ns (35.320%)  route 6.217ns (64.680%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.710    -0.830    m_driver/clk_out1
    SLICE_X85Y137        FDRE                                         r  m_driver/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  m_driver/hc_reg[7]/Q
                         net (fo=19, routed)          1.174     0.800    m_driver/hc[7]
    SLICE_X85Y136        LUT4 (Prop_lut4_I0_O)        0.124     0.924 r  m_driver/vc[7]_i_5/O
                         net (fo=5, routed)           0.674     1.599    m_driver/vc[7]_i_5_n_0
    SLICE_X83Y136        LUT6 (Prop_lut6_I1_O)        0.124     1.723 f  m_driver/col_next1_carry_i_15/O
                         net (fo=90, routed)          0.867     2.589    m_driver/col_next1_carry_i_15_n_0
    SLICE_X84Y139        LUT4 (Prop_lut4_I2_O)        0.116     2.705 f  m_driver/col[7]_i_6/O
                         net (fo=2, routed)           0.445     3.150    m_driver/col[7]_i_6_n_0
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.328     3.478 r  m_driver/col[7]_i_4/O
                         net (fo=1, routed)           0.573     4.051    m_driver/col[7]_i_4_n_0
    SLICE_X82Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.175 f  m_driver/col[7]_i_1/O
                         net (fo=23, routed)          0.621     4.796    m_driver/col_reg[7]
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  m_driver/col_next1_carry_i_1/O
                         net (fo=1, routed)           0.618     5.538    template_1/DI[3]
    SLICE_X86Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.923 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.923    template_1/col_next1_carry_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.216 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.515     6.730    template_1/lin_v_next
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.373     7.103 r  template_1/col_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.103    template_1/col_next0_carry_i_1_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.504 r  template_1/col_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.504    template_1/col_next0_carry_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.726 r  template_1/col_next0_carry__0/O[0]
                         net (fo=1, routed)           0.731     8.457    template_1/col_next0_carry__0_n_7
    SLICE_X88Y138        LUT2 (Prop_lut2_I0_O)        0.325     8.782 r  template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     8.782    template_1/col_next[4]
    SLICE_X88Y138        FDRE                                         r  template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.593    10.767    template_1/clk_out1
    SLICE_X88Y138        FDRE                                         r  template_1/col_reg[4]/C
                         clock pessimism              0.560    11.327    
                         clock uncertainty           -0.076    11.251    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.118    11.369    template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 3.359ns (36.839%)  route 5.759ns (63.161%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.710    -0.830    m_driver/clk_out1
    SLICE_X85Y137        FDRE                                         r  m_driver/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  m_driver/hc_reg[7]/Q
                         net (fo=19, routed)          1.174     0.800    m_driver/hc[7]
    SLICE_X85Y136        LUT4 (Prop_lut4_I0_O)        0.124     0.924 r  m_driver/vc[7]_i_5/O
                         net (fo=5, routed)           0.674     1.599    m_driver/vc[7]_i_5_n_0
    SLICE_X83Y136        LUT6 (Prop_lut6_I1_O)        0.124     1.723 f  m_driver/col_next1_carry_i_15/O
                         net (fo=90, routed)          0.867     2.589    m_driver/col_next1_carry_i_15_n_0
    SLICE_X84Y139        LUT4 (Prop_lut4_I2_O)        0.116     2.705 f  m_driver/col[7]_i_6/O
                         net (fo=2, routed)           0.445     3.150    m_driver/col[7]_i_6_n_0
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.328     3.478 r  m_driver/col[7]_i_4/O
                         net (fo=1, routed)           0.573     4.051    m_driver/col[7]_i_4_n_0
    SLICE_X82Y137        LUT5 (Prop_lut5_I2_O)        0.124     4.175 f  m_driver/col[7]_i_1/O
                         net (fo=23, routed)          0.621     4.796    m_driver/col_reg[7]
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  m_driver/col_next1_carry_i_1/O
                         net (fo=1, routed)           0.618     5.538    template_1/DI[3]
    SLICE_X86Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.923 r  template_1/col_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.923    template_1/col_next1_carry_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.216 r  template_1/col_next1_carry__0/CO[0]
                         net (fo=11, routed)          0.374     6.590    template_1/lin_v_next
    SLICE_X87Y138        LUT2 (Prop_lut2_I1_O)        0.373     6.963 r  template_1/col_next0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.963    template_1/col_next0_carry_i_4_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.569 r  template_1/col_next0_carry/O[3]
                         net (fo=1, routed)           0.413     7.982    template_1/col_next0_carry_n_4
    SLICE_X88Y138        LUT2 (Prop_lut2_I0_O)        0.306     8.288 r  template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.288    template_1/col_next[3]
    SLICE_X88Y138        FDRE                                         r  template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.593    10.767    template_1/clk_out1
    SLICE_X88Y138        FDRE                                         r  template_1/col_reg[3]/C
                         clock pessimism              0.560    11.327    
                         clock uncertainty           -0.076    11.251    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.077    11.328    template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            _and/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.436ns (17.067%)  route 6.978ns (82.933%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.710    -0.830    m_driver/clk_out1
    SLICE_X85Y137        FDRE                                         r  m_driver/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  m_driver/hc_reg[6]/Q
                         net (fo=28, routed)          1.031     0.657    m_driver/hc[6]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.124     0.781 f  m_driver/col_next1_carry_i_17/O
                         net (fo=12, routed)          1.053     1.834    m_driver/col_next1_carry_i_17_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I1_O)        0.124     1.958 f  m_driver/col_next1_carry_i_9/O
                         net (fo=17, routed)          1.146     3.104    m_driver/hc_visible[7]
    SLICE_X81Y140        LUT3 (Prop_lut3_I1_O)        0.152     3.256 r  m_driver/contador_pixels_horizontales[2]_i_10__0/O
                         net (fo=3, routed)           0.925     4.181    m_driver/contador_pixels_horizontales[2]_i_10__0_n_0
    SLICE_X82Y140        LUT6 (Prop_lut6_I3_O)        0.332     4.513 r  m_driver/contador_pixels_horizontales[2]_i_3__5/O
                         net (fo=3, routed)           0.743     5.256    m_driver/contador_pixels_horizontales[2]_i_3__5_n_0
    SLICE_X82Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.380 r  m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=7, routed)           1.304     6.685    _and/vc_reg[9]
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.809 r  _and/push_menu_minimat_x[7]_i_1__10/O
                         net (fo=10, routed)          0.775     7.584    _and/push_menu_minimat_x[7]_i_1__10_n_0
    SLICE_X72Y143        FDRE                                         r  _and/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.579    10.753    _and/clk_out1
    SLICE_X72Y143        FDRE                                         r  _and/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X72Y143        FDRE (Setup_fdre_C_R)       -0.429    10.808    _and/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            _and/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.436ns (17.067%)  route 6.978ns (82.933%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.710    -0.830    m_driver/clk_out1
    SLICE_X85Y137        FDRE                                         r  m_driver/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  m_driver/hc_reg[6]/Q
                         net (fo=28, routed)          1.031     0.657    m_driver/hc[6]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.124     0.781 f  m_driver/col_next1_carry_i_17/O
                         net (fo=12, routed)          1.053     1.834    m_driver/col_next1_carry_i_17_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I1_O)        0.124     1.958 f  m_driver/col_next1_carry_i_9/O
                         net (fo=17, routed)          1.146     3.104    m_driver/hc_visible[7]
    SLICE_X81Y140        LUT3 (Prop_lut3_I1_O)        0.152     3.256 r  m_driver/contador_pixels_horizontales[2]_i_10__0/O
                         net (fo=3, routed)           0.925     4.181    m_driver/contador_pixels_horizontales[2]_i_10__0_n_0
    SLICE_X82Y140        LUT6 (Prop_lut6_I3_O)        0.332     4.513 r  m_driver/contador_pixels_horizontales[2]_i_3__5/O
                         net (fo=3, routed)           0.743     5.256    m_driver/contador_pixels_horizontales[2]_i_3__5_n_0
    SLICE_X82Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.380 r  m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=7, routed)           1.304     6.685    _and/vc_reg[9]
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.809 r  _and/push_menu_minimat_x[7]_i_1__10/O
                         net (fo=10, routed)          0.775     7.584    _and/push_menu_minimat_x[7]_i_1__10_n_0
    SLICE_X72Y143        FDRE                                         r  _and/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.579    10.753    _and/clk_out1
    SLICE_X72Y143        FDRE                                         r  _and/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X72Y143        FDRE (Setup_fdre_C_R)       -0.429    10.808    _and/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 m_driver/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            _and/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.436ns (17.067%)  route 6.978ns (82.933%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.710    -0.830    m_driver/clk_out1
    SLICE_X85Y137        FDRE                                         r  m_driver/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  m_driver/hc_reg[6]/Q
                         net (fo=28, routed)          1.031     0.657    m_driver/hc[6]
    SLICE_X85Y139        LUT3 (Prop_lut3_I0_O)        0.124     0.781 f  m_driver/col_next1_carry_i_17/O
                         net (fo=12, routed)          1.053     1.834    m_driver/col_next1_carry_i_17_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I1_O)        0.124     1.958 f  m_driver/col_next1_carry_i_9/O
                         net (fo=17, routed)          1.146     3.104    m_driver/hc_visible[7]
    SLICE_X81Y140        LUT3 (Prop_lut3_I1_O)        0.152     3.256 r  m_driver/contador_pixels_horizontales[2]_i_10__0/O
                         net (fo=3, routed)           0.925     4.181    m_driver/contador_pixels_horizontales[2]_i_10__0_n_0
    SLICE_X82Y140        LUT6 (Prop_lut6_I3_O)        0.332     4.513 r  m_driver/contador_pixels_horizontales[2]_i_3__5/O
                         net (fo=3, routed)           0.743     5.256    m_driver/contador_pixels_horizontales[2]_i_3__5_n_0
    SLICE_X82Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.380 r  m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=7, routed)           1.304     6.685    _and/vc_reg[9]
    SLICE_X69Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.809 r  _and/push_menu_minimat_x[7]_i_1__10/O
                         net (fo=10, routed)          0.775     7.584    _and/push_menu_minimat_x[7]_i_1__10_n_0
    SLICE_X72Y143        FDRE                                         r  _and/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.579    10.753    _and/clk_out1
    SLICE_X72Y143        FDRE                                         r  _and/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X72Y143        FDRE (Setup_fdre_C_R)       -0.429    10.808    _and/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/menu_character_position_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 2.371ns (28.611%)  route 5.916ns (71.389%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 10.770 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.702    -0.838    m_driver/clk_out1
    SLICE_X84Y130        FDRE                                         r  m_driver/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  m_driver/vc_reg[4]/Q
                         net (fo=15, routed)          1.129     0.809    m_driver/vc[4]
    SLICE_X83Y132        LUT6 (Prop_lut6_I1_O)        0.124     0.933 r  m_driver/row_next1_carry_i_19/O
                         net (fo=7, routed)           0.285     1.218    m_driver/row_next1_carry_i_19_n_0
    SLICE_X83Y132        LUT3 (Prop_lut3_I1_O)        0.120     1.338 f  m_driver/row_next1_carry_i_24/O
                         net (fo=9, routed)           0.705     2.042    m_driver/row_next1_carry_i_24_n_0
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.355     2.397 f  m_driver/row_next1_carry_i_17/O
                         net (fo=13, routed)          0.479     2.876    m_driver/row_next1_carry_i_17_n_0
    SLICE_X83Y134        LUT4 (Prop_lut4_I1_O)        0.326     3.202 r  m_driver/VGA_R_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.621     3.823    m_driver/VGA_R_OBUF[0]_inst_i_13_n_0
    SLICE_X84Y134        LUT5 (Prop_lut5_I2_O)        0.352     4.175 f  m_driver/VGA_R_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.609     4.784    m_driver/VGA_R_OBUF[0]_inst_i_5_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.328     5.112 r  m_driver/VGA_R_OBUF[0]_inst_i_2/O
                         net (fo=18, routed)          0.831     5.943    m_hw/vc_reg[9]
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124     6.067 r  m_hw/push_menu_minimat_x[7]_i_2__1/O
                         net (fo=16, routed)          0.638     6.704    m_hw/push_menu_minimat_x[7]_i_2__1_n_0
    SLICE_X88Y143        LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  m_hw/menu_character_position_x[5]_i_1__1/O
                         net (fo=6, routed)           0.621     7.449    m_hw/menu_character_position_x[5]_i_1__1_n_0
    SLICE_X88Y143        FDRE                                         r  m_hw/menu_character_position_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.596    10.770    m_hw/clk_out1
    SLICE_X88Y143        FDRE                                         r  m_hw/menu_character_position_x_reg[0]/C
                         clock pessimism              0.560    11.330    
                         clock uncertainty           -0.076    11.254    
    SLICE_X88Y143        FDRE (Setup_fdre_C_R)       -0.524    10.730    m_hw/menu_character_position_x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 2.259ns (27.715%)  route 5.892ns (72.285%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.702    -0.838    m_driver/clk_out1
    SLICE_X84Y130        FDRE                                         r  m_driver/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  m_driver/vc_reg[4]/Q
                         net (fo=15, routed)          1.129     0.809    m_driver/vc[4]
    SLICE_X83Y132        LUT6 (Prop_lut6_I1_O)        0.124     0.933 r  m_driver/row_next1_carry_i_19/O
                         net (fo=7, routed)           0.285     1.218    m_driver/row_next1_carry_i_19_n_0
    SLICE_X83Y132        LUT3 (Prop_lut3_I1_O)        0.120     1.338 r  m_driver/row_next1_carry_i_24/O
                         net (fo=9, routed)           0.705     2.042    m_driver/row_next1_carry_i_24_n_0
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.355     2.397 r  m_driver/row_next1_carry_i_17/O
                         net (fo=13, routed)          0.479     2.876    m_driver/row_next1_carry_i_17_n_0
    SLICE_X83Y134        LUT4 (Prop_lut4_I1_O)        0.326     3.202 f  m_driver/VGA_R_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.621     3.823    m_driver/VGA_R_OBUF[0]_inst_i_13_n_0
    SLICE_X84Y134        LUT5 (Prop_lut5_I1_O)        0.326     4.149 f  m_driver/VGA_R_OBUF[0]_inst_i_6/O
                         net (fo=3, routed)           0.651     4.800    m_driver/VGA_R_OBUF[0]_inst_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.124     4.924 f  m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=8, routed)           0.567     5.491    m_hw/vc_reg[9]_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     5.615 f  m_hw/push_menu_minimat_y[7]_i_8/O
                         net (fo=3, routed)           0.514     6.129    m_driver/contador_pixels_verticales_reg[4]
    SLICE_X86Y140        LUT6 (Prop_lut6_I5_O)        0.124     6.253 r  m_driver/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.436     6.689    m_driver/push_menu_minimat_y_reg[7]_7
    SLICE_X87Y141        LUT2 (Prop_lut2_I0_O)        0.118     6.807 r  m_driver/push_menu_minimat_y[7]_i_1__2/O
                         net (fo=7, routed)           0.506     7.313    m_hw/hc_reg[7]_0
    SLICE_X85Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.593    10.767    m_hw/clk_out1
    SLICE_X85Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.576    11.343    
                         clock uncertainty           -0.076    11.267    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.631    10.636    m_hw/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 2.259ns (27.715%)  route 5.892ns (72.285%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.702    -0.838    m_driver/clk_out1
    SLICE_X84Y130        FDRE                                         r  m_driver/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  m_driver/vc_reg[4]/Q
                         net (fo=15, routed)          1.129     0.809    m_driver/vc[4]
    SLICE_X83Y132        LUT6 (Prop_lut6_I1_O)        0.124     0.933 r  m_driver/row_next1_carry_i_19/O
                         net (fo=7, routed)           0.285     1.218    m_driver/row_next1_carry_i_19_n_0
    SLICE_X83Y132        LUT3 (Prop_lut3_I1_O)        0.120     1.338 r  m_driver/row_next1_carry_i_24/O
                         net (fo=9, routed)           0.705     2.042    m_driver/row_next1_carry_i_24_n_0
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.355     2.397 r  m_driver/row_next1_carry_i_17/O
                         net (fo=13, routed)          0.479     2.876    m_driver/row_next1_carry_i_17_n_0
    SLICE_X83Y134        LUT4 (Prop_lut4_I1_O)        0.326     3.202 f  m_driver/VGA_R_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.621     3.823    m_driver/VGA_R_OBUF[0]_inst_i_13_n_0
    SLICE_X84Y134        LUT5 (Prop_lut5_I1_O)        0.326     4.149 f  m_driver/VGA_R_OBUF[0]_inst_i_6/O
                         net (fo=3, routed)           0.651     4.800    m_driver/VGA_R_OBUF[0]_inst_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.124     4.924 f  m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=8, routed)           0.567     5.491    m_hw/vc_reg[9]_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     5.615 f  m_hw/push_menu_minimat_y[7]_i_8/O
                         net (fo=3, routed)           0.514     6.129    m_driver/contador_pixels_verticales_reg[4]
    SLICE_X86Y140        LUT6 (Prop_lut6_I5_O)        0.124     6.253 r  m_driver/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.436     6.689    m_driver/push_menu_minimat_y_reg[7]_7
    SLICE_X87Y141        LUT2 (Prop_lut2_I0_O)        0.118     6.807 r  m_driver/push_menu_minimat_y[7]_i_1__2/O
                         net (fo=7, routed)           0.506     7.313    m_hw/hc_reg[7]_0
    SLICE_X85Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.593    10.767    m_hw/clk_out1
    SLICE_X85Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.576    11.343    
                         clock uncertainty           -0.076    11.267    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.631    10.636    m_hw/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 2.259ns (27.715%)  route 5.892ns (72.285%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 10.767 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.702    -0.838    m_driver/clk_out1
    SLICE_X84Y130        FDRE                                         r  m_driver/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  m_driver/vc_reg[4]/Q
                         net (fo=15, routed)          1.129     0.809    m_driver/vc[4]
    SLICE_X83Y132        LUT6 (Prop_lut6_I1_O)        0.124     0.933 r  m_driver/row_next1_carry_i_19/O
                         net (fo=7, routed)           0.285     1.218    m_driver/row_next1_carry_i_19_n_0
    SLICE_X83Y132        LUT3 (Prop_lut3_I1_O)        0.120     1.338 r  m_driver/row_next1_carry_i_24/O
                         net (fo=9, routed)           0.705     2.042    m_driver/row_next1_carry_i_24_n_0
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.355     2.397 r  m_driver/row_next1_carry_i_17/O
                         net (fo=13, routed)          0.479     2.876    m_driver/row_next1_carry_i_17_n_0
    SLICE_X83Y134        LUT4 (Prop_lut4_I1_O)        0.326     3.202 f  m_driver/VGA_R_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.621     3.823    m_driver/VGA_R_OBUF[0]_inst_i_13_n_0
    SLICE_X84Y134        LUT5 (Prop_lut5_I1_O)        0.326     4.149 f  m_driver/VGA_R_OBUF[0]_inst_i_6/O
                         net (fo=3, routed)           0.651     4.800    m_driver/VGA_R_OBUF[0]_inst_i_6_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I3_O)        0.124     4.924 f  m_driver/push_menu_minimat_y[7]_i_4/O
                         net (fo=8, routed)           0.567     5.491    m_hw/vc_reg[9]_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     5.615 f  m_hw/push_menu_minimat_y[7]_i_8/O
                         net (fo=3, routed)           0.514     6.129    m_driver/contador_pixels_verticales_reg[4]
    SLICE_X86Y140        LUT6 (Prop_lut6_I5_O)        0.124     6.253 r  m_driver/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.436     6.689    m_driver/push_menu_minimat_y_reg[7]_7
    SLICE_X87Y141        LUT2 (Prop_lut2_I0_O)        0.118     6.807 r  m_driver/push_menu_minimat_y[7]_i_1__2/O
                         net (fo=7, routed)           0.506     7.313    m_hw/hc_reg[7]_0
    SLICE_X85Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         1.593    10.767    m_hw/clk_out1
    SLICE_X85Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.576    11.343    
                         clock uncertainty           -0.076    11.267    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.631    10.636    m_hw/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ce/push_menu_minimat_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            ce/push_menu_minimat_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.581    -0.583    ce/clk_out1
    SLICE_X75Y127        FDRE                                         r  ce/push_menu_minimat_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ce/push_menu_minimat_x_reg[0]/Q
                         net (fo=8, routed)           0.076    -0.366    ce/push_menu_minimat_x_reg_n_0_[0]
    SLICE_X74Y127        LUT3 (Prop_lut3_I2_O)        0.045    -0.321 r  ce/push_menu_minimat_x[2]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.321    ce/push_menu_minimat_x[2]_i_2__0_n_0
    SLICE_X74Y127        FDRE                                         r  ce/push_menu_minimat_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.851    -0.822    ce/clk_out1
    SLICE_X74Y127        FDRE                                         r  ce/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X74Y127        FDRE (Hold_fdre_C_D)         0.121    -0.449    ce/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 a/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            a/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.586    -0.578    a/clk_out1
    SLICE_X75Y133        FDRE                                         r  a/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  a/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.087    -0.350    a/push_menu_minimat_y_reg_n_0_[5]
    SLICE_X74Y133        LUT6 (Prop_lut6_I4_O)        0.045    -0.305 r  a/push_menu_minimat_y[7]_i_2__9/O
                         net (fo=1, routed)           0.000    -0.305    a/push_menu_minimat_y[7]_i_2__9_n_0
    SLICE_X74Y133        FDRE                                         r  a/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.857    -0.816    a/clk_out1
    SLICE_X74Y133        FDRE                                         r  a/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X74Y133        FDRE (Hold_fdre_C_D)         0.121    -0.444    a/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ce/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            ce/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.581    -0.583    ce/clk_out1
    SLICE_X77Y127        FDRE                                         r  ce/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ce/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.353    ce/push_menu_minimat_y_reg_n_0_[0]
    SLICE_X76Y127        LUT4 (Prop_lut4_I2_O)        0.045    -0.308 r  ce/push_menu_minimat_y[3]_i_2__20/O
                         net (fo=1, routed)           0.000    -0.308    ce/push_menu_minimat_y[3]_i_2__20_n_0
    SLICE_X76Y127        FDRE                                         r  ce/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.851    -0.822    ce/clk_out1
    SLICE_X76Y127        FDRE                                         r  ce/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y127        FDRE (Hold_fdre_C_D)         0.120    -0.450    ce/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tres/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            tres/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.592    -0.572    tres/clk_out1
    SLICE_X89Y129        FDRE                                         r  tres/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tres/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.098    -0.333    tres/push_menu_minimat_x_reg_n_0_[1]
    SLICE_X88Y129        LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  tres/push_menu_minimat_x[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.288    tres/push_menu_minimat_x[5]_i_1__3_n_0
    SLICE_X88Y129        FDRE                                         r  tres/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.861    -0.811    tres/clk_out1
    SLICE_X88Y129        FDRE                                         r  tres/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X88Y129        FDRE (Hold_fdre_C_D)         0.121    -0.438    tres/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 e/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            e/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558    -0.606    e/clk_out1
    SLICE_X71Y135        FDRE                                         r  e/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  e/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.099    -0.366    e/push_menu_minimat_x_reg_n_0_[1]
    SLICE_X70Y135        LUT6 (Prop_lut6_I4_O)        0.045    -0.321 r  e/push_menu_minimat_x[5]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.321    e/push_menu_minimat_x[5]_i_1__13_n_0
    SLICE_X70Y135        FDRE                                         r  e/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.829    -0.844    e/clk_out1
    SLICE_X70Y135        FDRE                                         r  e/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y135        FDRE (Hold_fdre_C_D)         0.121    -0.472    e/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ocho/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            ocho/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.561    -0.603    ocho/clk_out1
    SLICE_X71Y140        FDRE                                         r  ocho/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  ocho/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.099    -0.363    ocho/push_menu_minimat_x_reg_n_0_[1]
    SLICE_X70Y140        LUT6 (Prop_lut6_I4_O)        0.045    -0.318 r  ocho/push_menu_minimat_x[5]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.318    ocho/push_menu_minimat_x[5]_i_1__7_n_0
    SLICE_X70Y140        FDRE                                         r  ocho/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.833    -0.840    ocho/clk_out1
    SLICE_X70Y140        FDRE                                         r  ocho/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X70Y140        FDRE (Hold_fdre_C_D)         0.121    -0.469    ocho/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 m_hw/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.600    -0.564    m_hw/clk_out1
    SLICE_X87Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  m_hw/push_menu_minimat_y_reg[0]/Q
                         net (fo=8, routed)           0.082    -0.342    m_hw/push_menu_minimat_y[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  m_hw/push_menu_minimat_y[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    m_hw/push_menu_minimat_y[3]_i_2_n_0
    SLICE_X86Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.871    -0.801    m_hw/clk_out1
    SLICE_X86Y142        FDRE                                         r  m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092    -0.459    m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cuatro/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            cuatro/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.589    -0.575    cuatro/clk_out1
    SLICE_X75Y138        FDRE                                         r  cuatro/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cuatro/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.110    -0.324    cuatro/push_menu_minimat_y__0[3]
    SLICE_X74Y138        LUT5 (Prop_lut5_I1_O)        0.045    -0.279 r  cuatro/push_menu_minimat_y[4]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.279    cuatro/push_menu_minimat_y[4]_i_1__4_n_0
    SLICE_X74Y138        FDRE                                         r  cuatro/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.862    -0.811    cuatro/clk_out1
    SLICE_X74Y138        FDRE                                         r  cuatro/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.249    -0.562    
    SLICE_X74Y138        FDRE (Hold_fdre_C_D)         0.120    -0.442    cuatro/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 a/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            a/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.586    -0.578    a/clk_out1
    SLICE_X75Y133        FDRE                                         r  a/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  a/push_menu_minimat_y_reg[1]/Q
                         net (fo=6, routed)           0.111    -0.326    a/push_menu_minimat_y_reg_n_0_[1]
    SLICE_X74Y133        LUT5 (Prop_lut5_I2_O)        0.045    -0.281 r  a/push_menu_minimat_y[4]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.281    a/push_menu_minimat_y[4]_i_1__10_n_0
    SLICE_X74Y133        FDRE                                         r  a/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.857    -0.816    a/clk_out1
    SLICE_X74Y133        FDRE                                         r  a/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X74Y133        FDRE (Hold_fdre_C_D)         0.120    -0.445    a/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 exe/contador_pixels_horizontales_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            exe/push_menu_minimat_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.602    -0.562    exe/clk_out1
    SLICE_X89Y148        FDCE                                         r  exe/contador_pixels_horizontales_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  exe/contador_pixels_horizontales_reg[0]/Q
                         net (fo=6, routed)           0.113    -0.308    exe/contador_pixels_horizontales__0[0]
    SLICE_X88Y148        LUT5 (Prop_lut5_I0_O)        0.045    -0.263 r  exe/push_menu_minimat_x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    exe/push_menu_minimat_x[0]_i_1_n_0
    SLICE_X88Y148        FDRE                                         r  exe/push_menu_minimat_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=738, routed)         0.873    -0.799    exe/clk_out1
    SLICE_X88Y148        FDRE                                         r  exe/push_menu_minimat_x_reg[0]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X88Y148        FDRE (Hold_fdre_C_D)         0.121    -0.428    exe/push_menu_minimat_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X70Y142    _and/contador_pixels_horizontales_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X70Y142    _and/contador_pixels_horizontales_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X70Y142    _and/contador_pixels_horizontales_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X75Y144    _and/contador_pixels_verticales_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X75Y144    _and/contador_pixels_verticales_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X75Y144    _and/contador_pixels_verticales_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X70Y134    a/contador_pixels_horizontales_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X70Y134    a/contador_pixels_horizontales_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X72Y141    c/contador_pixels_verticales_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X72Y141    c/contador_pixels_verticales_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X72Y141    c/contador_pixels_verticales_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X73Y141    c/pixel_y_to_show_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X73Y141    c/pixel_y_to_show_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X77Y127    ce/push_menu_minimat_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X77Y127    ce/push_menu_minimat_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X77Y127    ce/push_menu_minimat_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X76Y127    ce/push_menu_minimat_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X77Y127    ce/push_menu_minimat_y_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X70Y142    _and/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X70Y142    _and/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X70Y142    _and/contador_pixels_horizontales_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X75Y144    _and/contador_pixels_verticales_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X75Y144    _and/contador_pixels_verticales_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X75Y144    _and/contador_pixels_verticales_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y134    a/pixel_x_to_show_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y134    a/pixel_x_to_show_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X72Y134    a/pixel_x_to_show_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X77Y141    c/contador_pixels_horizontales_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



