-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Tue Jul 20 23:21:30 2021
-- Host        : ADAM-GALLAS running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/base/base.srcs/sources_1/bd/cam/ip/cam_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_91b0_rx_0_sim_netlist.vhdl
-- Design      : bd_91b0_rx_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sfvc784-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_91b0_rx_0_xpm_cdc_array_single : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_91b0_rx_0_xpm_cdc_array_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_cdc_array_single : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_91b0_rx_0_xpm_cdc_array_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_91b0_rx_0_xpm_cdc_array_single : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_cdc_array_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_cdc_array_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_91b0_rx_0_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end bd_91b0_rx_0_xpm_cdc_array_single;

architecture STRUCTURE of bd_91b0_rx_0_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(1 downto 0) <= src_in(1 downto 0);
  dest_out(1 downto 0) <= \syncstages_ff[2]\(1 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_array_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_array_single__4\ : entity is "ARRAY_SINGLE";
end \bd_91b0_rx_0_xpm_cdc_array_single__4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_array_single__4\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(1 downto 0) <= src_in(1 downto 0);
  dest_out(1 downto 0) <= \syncstages_ff[2]\(1 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_array_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_array_single__5\ : entity is "ARRAY_SINGLE";
end \bd_91b0_rx_0_xpm_cdc_array_single__5\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_array_single__5\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(1 downto 0) <= src_in(1 downto 0);
  dest_out(1 downto 0) <= \syncstages_ff[2]\(1 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_array_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_array_single__6\ : entity is "ARRAY_SINGLE";
end \bd_91b0_rx_0_xpm_cdc_array_single__6\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_array_single__6\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(1 downto 0) <= src_in(1 downto 0);
  dest_out(1 downto 0) <= \syncstages_ff[2]\(1 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 45 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 46;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][32]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][32]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][32]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][33]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][33]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][33]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][34]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][34]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][34]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][35]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][35]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][35]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][36]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][36]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][36]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][37]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][37]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][37]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][38]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][38]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][38]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][39]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][39]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][39]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][40]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][40]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][40]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][41]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][41]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][41]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][42]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][42]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][42]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][43]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][43]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][43]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][44]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][44]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][44]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][45]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][45]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][45]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][32]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][32]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][32]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][33]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][33]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][33]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][34]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][34]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][34]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][35]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][35]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][35]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][36]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][36]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][36]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][37]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][37]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][37]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][38]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][38]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][38]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][39]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][39]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][39]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][40]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][40]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][40]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][41]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][41]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][41]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][42]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][42]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][42]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][43]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][43]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][43]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][44]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][44]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][44]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][45]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][45]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][45]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][32]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][32]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][32]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][33]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][33]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][33]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][34]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][34]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][34]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][35]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][35]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][35]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][36]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][36]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][36]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][37]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][37]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][37]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][38]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][38]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][38]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][39]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][39]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][39]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][40]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][40]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][40]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][41]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][41]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][41]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][42]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][42]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][42]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][43]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][43]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][43]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][44]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][44]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][44]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][45]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][45]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][45]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][9]\ : label is "ARRAY_SINGLE";
begin
  dest_out(45 downto 0) <= \syncstages_ff[2]\(45 downto 0);
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\src_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(10),
      Q => async_path_bit(10),
      R => '0'
    );
\src_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(11),
      Q => async_path_bit(11),
      R => '0'
    );
\src_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(12),
      Q => async_path_bit(12),
      R => '0'
    );
\src_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(13),
      Q => async_path_bit(13),
      R => '0'
    );
\src_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(14),
      Q => async_path_bit(14),
      R => '0'
    );
\src_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(15),
      Q => async_path_bit(15),
      R => '0'
    );
\src_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(16),
      Q => async_path_bit(16),
      R => '0'
    );
\src_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(17),
      Q => async_path_bit(17),
      R => '0'
    );
\src_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(18),
      Q => async_path_bit(18),
      R => '0'
    );
\src_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(19),
      Q => async_path_bit(19),
      R => '0'
    );
\src_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(1),
      Q => async_path_bit(1),
      R => '0'
    );
\src_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(20),
      Q => async_path_bit(20),
      R => '0'
    );
\src_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(21),
      Q => async_path_bit(21),
      R => '0'
    );
\src_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(22),
      Q => async_path_bit(22),
      R => '0'
    );
\src_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(23),
      Q => async_path_bit(23),
      R => '0'
    );
\src_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(24),
      Q => async_path_bit(24),
      R => '0'
    );
\src_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(25),
      Q => async_path_bit(25),
      R => '0'
    );
\src_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(26),
      Q => async_path_bit(26),
      R => '0'
    );
\src_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(27),
      Q => async_path_bit(27),
      R => '0'
    );
\src_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(28),
      Q => async_path_bit(28),
      R => '0'
    );
\src_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(29),
      Q => async_path_bit(29),
      R => '0'
    );
\src_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(2),
      Q => async_path_bit(2),
      R => '0'
    );
\src_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(30),
      Q => async_path_bit(30),
      R => '0'
    );
\src_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(31),
      Q => async_path_bit(31),
      R => '0'
    );
\src_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(32),
      Q => async_path_bit(32),
      R => '0'
    );
\src_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(33),
      Q => async_path_bit(33),
      R => '0'
    );
\src_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(34),
      Q => async_path_bit(34),
      R => '0'
    );
\src_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(35),
      Q => async_path_bit(35),
      R => '0'
    );
\src_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(36),
      Q => async_path_bit(36),
      R => '0'
    );
\src_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(37),
      Q => async_path_bit(37),
      R => '0'
    );
\src_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(38),
      Q => async_path_bit(38),
      R => '0'
    );
\src_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(39),
      Q => async_path_bit(39),
      R => '0'
    );
\src_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(3),
      Q => async_path_bit(3),
      R => '0'
    );
\src_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(40),
      Q => async_path_bit(40),
      R => '0'
    );
\src_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(41),
      Q => async_path_bit(41),
      R => '0'
    );
\src_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(42),
      Q => async_path_bit(42),
      R => '0'
    );
\src_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(43),
      Q => async_path_bit(43),
      R => '0'
    );
\src_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(44),
      Q => async_path_bit(44),
      R => '0'
    );
\src_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(45),
      Q => async_path_bit(45),
      R => '0'
    );
\src_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(4),
      Q => async_path_bit(4),
      R => '0'
    );
\src_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(5),
      Q => async_path_bit(5),
      R => '0'
    );
\src_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(6),
      Q => async_path_bit(6),
      R => '0'
    );
\src_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(7),
      Q => async_path_bit(7),
      R => '0'
    );
\src_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(8),
      Q => async_path_bit(8),
      R => '0'
    );
\src_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(9),
      Q => async_path_bit(9),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(10),
      Q => \syncstages_ff[0]\(10),
      R => '0'
    );
\syncstages_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(11),
      Q => \syncstages_ff[0]\(11),
      R => '0'
    );
\syncstages_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(12),
      Q => \syncstages_ff[0]\(12),
      R => '0'
    );
\syncstages_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(13),
      Q => \syncstages_ff[0]\(13),
      R => '0'
    );
\syncstages_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(14),
      Q => \syncstages_ff[0]\(14),
      R => '0'
    );
\syncstages_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(15),
      Q => \syncstages_ff[0]\(15),
      R => '0'
    );
\syncstages_ff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(16),
      Q => \syncstages_ff[0]\(16),
      R => '0'
    );
\syncstages_ff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(17),
      Q => \syncstages_ff[0]\(17),
      R => '0'
    );
\syncstages_ff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(18),
      Q => \syncstages_ff[0]\(18),
      R => '0'
    );
\syncstages_ff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(19),
      Q => \syncstages_ff[0]\(19),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(20),
      Q => \syncstages_ff[0]\(20),
      R => '0'
    );
\syncstages_ff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(21),
      Q => \syncstages_ff[0]\(21),
      R => '0'
    );
\syncstages_ff_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(22),
      Q => \syncstages_ff[0]\(22),
      R => '0'
    );
\syncstages_ff_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(23),
      Q => \syncstages_ff[0]\(23),
      R => '0'
    );
\syncstages_ff_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(24),
      Q => \syncstages_ff[0]\(24),
      R => '0'
    );
\syncstages_ff_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(25),
      Q => \syncstages_ff[0]\(25),
      R => '0'
    );
\syncstages_ff_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(26),
      Q => \syncstages_ff[0]\(26),
      R => '0'
    );
\syncstages_ff_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(27),
      Q => \syncstages_ff[0]\(27),
      R => '0'
    );
\syncstages_ff_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(28),
      Q => \syncstages_ff[0]\(28),
      R => '0'
    );
\syncstages_ff_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(29),
      Q => \syncstages_ff[0]\(29),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(30),
      Q => \syncstages_ff[0]\(30),
      R => '0'
    );
\syncstages_ff_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(31),
      Q => \syncstages_ff[0]\(31),
      R => '0'
    );
\syncstages_ff_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(32),
      Q => \syncstages_ff[0]\(32),
      R => '0'
    );
\syncstages_ff_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(33),
      Q => \syncstages_ff[0]\(33),
      R => '0'
    );
\syncstages_ff_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(34),
      Q => \syncstages_ff[0]\(34),
      R => '0'
    );
\syncstages_ff_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(35),
      Q => \syncstages_ff[0]\(35),
      R => '0'
    );
\syncstages_ff_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(36),
      Q => \syncstages_ff[0]\(36),
      R => '0'
    );
\syncstages_ff_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(37),
      Q => \syncstages_ff[0]\(37),
      R => '0'
    );
\syncstages_ff_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(38),
      Q => \syncstages_ff[0]\(38),
      R => '0'
    );
\syncstages_ff_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(39),
      Q => \syncstages_ff[0]\(39),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(40),
      Q => \syncstages_ff[0]\(40),
      R => '0'
    );
\syncstages_ff_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(41),
      Q => \syncstages_ff[0]\(41),
      R => '0'
    );
\syncstages_ff_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(42),
      Q => \syncstages_ff[0]\(42),
      R => '0'
    );
\syncstages_ff_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(43),
      Q => \syncstages_ff[0]\(43),
      R => '0'
    );
\syncstages_ff_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(44),
      Q => \syncstages_ff[0]\(44),
      R => '0'
    );
\syncstages_ff_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(45),
      Q => \syncstages_ff[0]\(45),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(10),
      Q => \syncstages_ff[1]\(10),
      R => '0'
    );
\syncstages_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(11),
      Q => \syncstages_ff[1]\(11),
      R => '0'
    );
\syncstages_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(12),
      Q => \syncstages_ff[1]\(12),
      R => '0'
    );
\syncstages_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(13),
      Q => \syncstages_ff[1]\(13),
      R => '0'
    );
\syncstages_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(14),
      Q => \syncstages_ff[1]\(14),
      R => '0'
    );
\syncstages_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(15),
      Q => \syncstages_ff[1]\(15),
      R => '0'
    );
\syncstages_ff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(16),
      Q => \syncstages_ff[1]\(16),
      R => '0'
    );
\syncstages_ff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(17),
      Q => \syncstages_ff[1]\(17),
      R => '0'
    );
\syncstages_ff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(18),
      Q => \syncstages_ff[1]\(18),
      R => '0'
    );
\syncstages_ff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(19),
      Q => \syncstages_ff[1]\(19),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(20),
      Q => \syncstages_ff[1]\(20),
      R => '0'
    );
\syncstages_ff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(21),
      Q => \syncstages_ff[1]\(21),
      R => '0'
    );
\syncstages_ff_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(22),
      Q => \syncstages_ff[1]\(22),
      R => '0'
    );
\syncstages_ff_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(23),
      Q => \syncstages_ff[1]\(23),
      R => '0'
    );
\syncstages_ff_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(24),
      Q => \syncstages_ff[1]\(24),
      R => '0'
    );
\syncstages_ff_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(25),
      Q => \syncstages_ff[1]\(25),
      R => '0'
    );
\syncstages_ff_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(26),
      Q => \syncstages_ff[1]\(26),
      R => '0'
    );
\syncstages_ff_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(27),
      Q => \syncstages_ff[1]\(27),
      R => '0'
    );
\syncstages_ff_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(28),
      Q => \syncstages_ff[1]\(28),
      R => '0'
    );
\syncstages_ff_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(29),
      Q => \syncstages_ff[1]\(29),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(30),
      Q => \syncstages_ff[1]\(30),
      R => '0'
    );
\syncstages_ff_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(31),
      Q => \syncstages_ff[1]\(31),
      R => '0'
    );
\syncstages_ff_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(32),
      Q => \syncstages_ff[1]\(32),
      R => '0'
    );
\syncstages_ff_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(33),
      Q => \syncstages_ff[1]\(33),
      R => '0'
    );
\syncstages_ff_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(34),
      Q => \syncstages_ff[1]\(34),
      R => '0'
    );
\syncstages_ff_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(35),
      Q => \syncstages_ff[1]\(35),
      R => '0'
    );
\syncstages_ff_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(36),
      Q => \syncstages_ff[1]\(36),
      R => '0'
    );
\syncstages_ff_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(37),
      Q => \syncstages_ff[1]\(37),
      R => '0'
    );
\syncstages_ff_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(38),
      Q => \syncstages_ff[1]\(38),
      R => '0'
    );
\syncstages_ff_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(39),
      Q => \syncstages_ff[1]\(39),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(40),
      Q => \syncstages_ff[1]\(40),
      R => '0'
    );
\syncstages_ff_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(41),
      Q => \syncstages_ff[1]\(41),
      R => '0'
    );
\syncstages_ff_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(42),
      Q => \syncstages_ff[1]\(42),
      R => '0'
    );
\syncstages_ff_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(43),
      Q => \syncstages_ff[1]\(43),
      R => '0'
    );
\syncstages_ff_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(44),
      Q => \syncstages_ff[1]\(44),
      R => '0'
    );
\syncstages_ff_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(45),
      Q => \syncstages_ff[1]\(45),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(10),
      Q => \syncstages_ff[2]\(10),
      R => '0'
    );
\syncstages_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(11),
      Q => \syncstages_ff[2]\(11),
      R => '0'
    );
\syncstages_ff_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(12),
      Q => \syncstages_ff[2]\(12),
      R => '0'
    );
\syncstages_ff_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(13),
      Q => \syncstages_ff[2]\(13),
      R => '0'
    );
\syncstages_ff_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(14),
      Q => \syncstages_ff[2]\(14),
      R => '0'
    );
\syncstages_ff_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(15),
      Q => \syncstages_ff[2]\(15),
      R => '0'
    );
\syncstages_ff_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(16),
      Q => \syncstages_ff[2]\(16),
      R => '0'
    );
\syncstages_ff_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(17),
      Q => \syncstages_ff[2]\(17),
      R => '0'
    );
\syncstages_ff_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(18),
      Q => \syncstages_ff[2]\(18),
      R => '0'
    );
\syncstages_ff_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(19),
      Q => \syncstages_ff[2]\(19),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(20),
      Q => \syncstages_ff[2]\(20),
      R => '0'
    );
\syncstages_ff_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(21),
      Q => \syncstages_ff[2]\(21),
      R => '0'
    );
\syncstages_ff_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(22),
      Q => \syncstages_ff[2]\(22),
      R => '0'
    );
\syncstages_ff_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(23),
      Q => \syncstages_ff[2]\(23),
      R => '0'
    );
\syncstages_ff_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(24),
      Q => \syncstages_ff[2]\(24),
      R => '0'
    );
\syncstages_ff_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(25),
      Q => \syncstages_ff[2]\(25),
      R => '0'
    );
\syncstages_ff_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(26),
      Q => \syncstages_ff[2]\(26),
      R => '0'
    );
\syncstages_ff_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(27),
      Q => \syncstages_ff[2]\(27),
      R => '0'
    );
\syncstages_ff_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(28),
      Q => \syncstages_ff[2]\(28),
      R => '0'
    );
\syncstages_ff_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(29),
      Q => \syncstages_ff[2]\(29),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(30),
      Q => \syncstages_ff[2]\(30),
      R => '0'
    );
\syncstages_ff_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(31),
      Q => \syncstages_ff[2]\(31),
      R => '0'
    );
\syncstages_ff_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(32),
      Q => \syncstages_ff[2]\(32),
      R => '0'
    );
\syncstages_ff_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(33),
      Q => \syncstages_ff[2]\(33),
      R => '0'
    );
\syncstages_ff_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(34),
      Q => \syncstages_ff[2]\(34),
      R => '0'
    );
\syncstages_ff_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(35),
      Q => \syncstages_ff[2]\(35),
      R => '0'
    );
\syncstages_ff_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(36),
      Q => \syncstages_ff[2]\(36),
      R => '0'
    );
\syncstages_ff_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(37),
      Q => \syncstages_ff[2]\(37),
      R => '0'
    );
\syncstages_ff_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(38),
      Q => \syncstages_ff[2]\(38),
      R => '0'
    );
\syncstages_ff_reg[2][39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(39),
      Q => \syncstages_ff[2]\(39),
      R => '0'
    );
\syncstages_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(3),
      Q => \syncstages_ff[2]\(3),
      R => '0'
    );
\syncstages_ff_reg[2][40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(40),
      Q => \syncstages_ff[2]\(40),
      R => '0'
    );
\syncstages_ff_reg[2][41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(41),
      Q => \syncstages_ff[2]\(41),
      R => '0'
    );
\syncstages_ff_reg[2][42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(42),
      Q => \syncstages_ff[2]\(42),
      R => '0'
    );
\syncstages_ff_reg[2][43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(43),
      Q => \syncstages_ff[2]\(43),
      R => '0'
    );
\syncstages_ff_reg[2][44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(44),
      Q => \syncstages_ff[2]\(44),
      R => '0'
    );
\syncstages_ff_reg[2][45]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(45),
      Q => \syncstages_ff[2]\(45),
      R => '0'
    );
\syncstages_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(4),
      Q => \syncstages_ff[2]\(4),
      R => '0'
    );
\syncstages_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(5),
      Q => \syncstages_ff[2]\(5),
      R => '0'
    );
\syncstages_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(6),
      Q => \syncstages_ff[2]\(6),
      R => '0'
    );
\syncstages_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(7),
      Q => \syncstages_ff[2]\(7),
      R => '0'
    );
\syncstages_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(8),
      Q => \syncstages_ff[2]\(8),
      R => '0'
    );
\syncstages_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(9),
      Q => \syncstages_ff[2]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of bd_91b0_rx_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_91b0_rx_0_xpm_cdc_async_rst : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_91b0_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of bd_91b0_rx_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of bd_91b0_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_91b0_rx_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end bd_91b0_rx_0_xpm_cdc_async_rst;

architecture STRUCTURE of bd_91b0_rx_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_async_rst__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ : entity is "ASYNC_RST";
end \bd_91b0_rx_0_xpm_cdc_async_rst__1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_async_rst__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_async_rst__2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ : entity is "ASYNC_RST";
end \bd_91b0_rx_0_xpm_cdc_async_rst__2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_async_rst__2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_async_rst__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ : entity is "ASYNC_RST";
end \bd_91b0_rx_0_xpm_cdc_async_rst__3\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_async_rst__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_91b0_rx_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_91b0_rx_0_xpm_cdc_gray : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_91b0_rx_0_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of bd_91b0_rx_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_91b0_rx_0_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_91b0_rx_0_xpm_cdc_gray : entity is "GRAY";
end bd_91b0_rx_0_xpm_cdc_gray;

architecture STRUCTURE of bd_91b0_rx_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair223";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_gray__4\ : entity is "GRAY";
end \bd_91b0_rx_0_xpm_cdc_gray__4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair43";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_gray__5\ : entity is "GRAY";
end \bd_91b0_rx_0_xpm_cdc_gray__5\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair47";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_gray__6\ : entity is "GRAY";
end \bd_91b0_rx_0_xpm_cdc_gray__6\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair219";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair225";
begin
  dest_out_bin(5) <= \dest_graysync_ff[1]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ : entity is "GRAY";
end \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair45";
begin
  dest_out_bin(5) <= \dest_graysync_ff[1]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ : entity is "GRAY";
end \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair49";
begin
  dest_out_bin(5) <= \dest_graysync_ff[1]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ : entity is "GRAY";
end \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair221";
begin
  dest_out_bin(5) <= \dest_graysync_ff[1]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_91b0_rx_0_xpm_cdc_single : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_91b0_rx_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_91b0_rx_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_91b0_rx_0_xpm_cdc_single : entity is "SINGLE";
end bd_91b0_rx_0_xpm_cdc_single;

architecture STRUCTURE of bd_91b0_rx_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__129\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__129\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__129\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__129\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__130\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__130\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__130\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__130\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__131\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__131\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__131\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__131\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__132\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__132\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__132\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__132\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__133\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__133\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__133\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__133\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__134\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__134\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__134\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__134\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__135\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__135\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__135\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__135\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__136\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__136\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__136\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__136\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__137\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__137\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__137\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__137\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__138\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__138\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__138\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__138\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__139\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__139\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__139\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__139\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__140\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__140\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__140\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__140\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__141\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__141\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__141\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__141\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__142\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__142\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__142\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__142\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__143\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__143\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__143\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__143\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__144\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__144\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__144\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__144\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__145\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__145\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__145\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__145\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__146\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__146\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__146\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__146\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__147\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__147\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__147\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__147\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__148\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__148\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__148\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__148\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__149\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__149\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__149\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__149\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__150\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__150\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__150\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__150\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__151\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__151\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__151\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__151\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__152\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__152\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__152\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__152\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__153\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__153\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__153\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__153\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__154\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__154\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__154\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__154\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__155\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__155\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__155\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__155\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__156\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__156\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__156\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__156\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__157\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__157\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__157\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__157\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__158\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__158\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__158\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__158\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__159\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__159\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__159\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__159\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__160\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__160\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__160\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__160\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__161\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__161\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__161\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__161\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__162\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__162\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__162\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__162\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__163\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__163\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__163\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__163\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__164\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__164\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__164\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__164\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__165\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__165\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__165\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__165\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__166\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__166\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__166\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__166\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__167\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__167\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__167\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__167\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__168\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__168\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__168\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__168\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__169\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__169\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__169\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__169\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__170\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__170\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__170\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__170\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__171\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__171\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__171\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__171\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__172\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__172\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__172\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__172\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__173\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__173\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__173\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__173\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__174\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__174\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__174\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__174\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__175\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__175\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__175\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__175\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__176\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__176\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__176\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__176\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__177\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__177\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__177\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__177\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__178\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__178\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__178\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__178\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__179\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__179\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__179\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__179\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__180\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__180\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__180\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__180\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__181\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__181\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__181\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__181\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__182\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__182\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__182\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__182\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__183\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__183\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__183\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__183\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__184\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__184\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__184\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__184\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__185\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__185\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__185\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__185\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__186\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__186\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__186\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__186\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__187\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__187\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__187\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__187\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__188\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__188\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__188\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__188\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__189\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__189\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__189\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__189\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__190\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__190\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__190\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__190\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__191\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__191\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__191\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__191\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__192\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__192\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__192\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__192\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__193\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__193\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__193\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__193\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__194\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__194\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__194\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__194\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__195\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__195\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__195\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__195\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__196\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__196\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__196\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__196\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__197\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__197\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__197\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__197\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__198\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__198\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__198\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__198\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__199\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__199\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__199\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__199\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__200\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__200\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__200\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__200\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__201\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__201\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__201\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__201\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__202\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__202\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__202\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__202\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__203\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__203\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__203\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__203\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__204\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__204\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__204\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__204\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__205\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__205\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__205\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__205\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__206\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__206\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__206\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__206\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__207\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__207\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__207\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__207\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__208\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__208\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__208\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__208\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__209\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__209\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__209\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__209\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__210\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__210\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__210\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__210\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__211\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__211\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__211\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__211\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__212\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__212\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__212\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__212\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__213\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__213\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__213\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__213\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__214\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__214\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__214\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__214\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__215\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__215\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__215\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__215\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__216\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__216\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__216\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__216\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__217\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__217\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__217\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__217\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__218\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__218\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__218\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__218\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__219\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__219\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__219\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__219\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__220\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__220\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__220\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__220\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__221\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__221\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__221\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__221\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__222\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__222\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__222\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__222\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__223\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__223\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__223\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__223\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__224\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__224\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__224\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__224\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__225\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__225\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__225\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__225\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__226\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__226\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__226\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__226\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__227\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__227\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__227\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__227\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__228\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__228\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__228\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__228\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__229\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__229\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__229\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__229\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__230\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__230\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__230\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__230\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__231\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__231\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__231\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__231\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__232\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__232\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__232\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__232\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__233\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__233\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__233\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__233\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__234\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__234\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__234\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__234\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__235\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__235\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__235\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__235\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__236\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__236\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__236\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__236\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__237\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__237\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__237\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__237\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__238\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__238\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__238\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__238\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__239\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__239\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__239\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__239\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__240\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__240\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__240\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__240\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__241\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__241\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__241\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__241\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__242\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__242\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__242\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__242\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__243\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__243\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__243\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__243\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__244\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__244\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__244\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__244\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__245\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__245\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__245\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__245\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__246\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__246\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__246\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__246\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__247\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__247\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__247\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__247\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__248\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__248\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__248\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__248\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__249\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__249\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__249\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__249\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__250\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__250\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__250\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__250\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__251\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__251\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__251\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__251\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__252\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__252\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__252\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__252\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__253\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__253\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__253\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__253\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__254\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__254\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__254\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__254\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__255\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__255\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__255\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__255\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__256\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__256\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__256\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__256\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__257\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__257\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__257\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__257\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__258\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__258\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__258\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__258\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__parameterized0\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "SINGLE";
end \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is 2;
  attribute INIT : string;
  attribute INIT of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_91b0_rx_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end bd_91b0_rx_0_xpm_cdc_sync_rst;

architecture STRUCTURE of bd_91b0_rx_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \bd_91b0_rx_0_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \bd_91b0_rx_0_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \bd_91b0_rx_0_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[11]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[11]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_counter_updn : entity is "xpm_counter_updn";
end bd_91b0_rx_0_xpm_counter_updn;

architecture STRUCTURE of bd_91b0_rx_0_xpm_counter_updn is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[11]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[11]_i_24\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => count_value_i(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => count_value_i(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[11]_i_2\(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \gwdc.wr_data_count_i_reg[11]_i_2\(1),
      I2 => \^q\(0),
      I3 => \gwdc.wr_data_count_i_reg[11]_i_2_0\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[11]_i_2\(0),
      I2 => \gwdc.wr_data_count_i_reg[11]_i_2_0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_counter_updn_13 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_counter_updn_13 : entity is "xpm_counter_updn";
end bd_91b0_rx_0_xpm_counter_updn_13;

architecture STRUCTURE of bd_91b0_rx_0_xpm_counter_updn_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[0]\(0),
      I2 => \gwdc.wr_data_count_i_reg[0]_0\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_counter_updn_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_counter_updn_8 : entity is "xpm_counter_updn";
end bd_91b0_rx_0_xpm_counter_updn_8;

architecture STRUCTURE of bd_91b0_rx_0_xpm_counter_updn_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[0]\(0),
      I2 => \gwdc.wr_data_count_i_reg[0]_0\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_14_in : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized0\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair107";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_1\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_1\(1),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => count_value_i(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => count_value_i(4),
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i_reg[0]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[4]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DFF55550455"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\,
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\,
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(2),
      I3 => \grdc.rd_data_count_i_reg[4]\(3),
      I4 => \^q\(3),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4D444D4DDDDD4DD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(0),
      I3 => p_14_in,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\,
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I4 => \^q\(1),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(3),
      I3 => \^q\(3),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I5 => \^q\(2),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900090909990"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0),
      I3 => ram_wr_en_pf,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_1\(1),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[2]\(1),
      I5 => \grdc.rd_data_count_i_reg[4]\(1),
      O => \count_value_i_reg[4]_0\(0)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \^q\(0),
      I4 => \grdc.rd_data_count_i_reg[2]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(3),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[4]\(2),
      I4 => \^q\(2),
      O => \count_value_i_reg[4]_0\(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]_0\,
      I2 => \grdc.rd_data_count_i_reg[4]\(4),
      I3 => count_value_i(4),
      I4 => \grdc.rd_data_count_i_reg[4]\(3),
      I5 => \^q\(3),
      O => \count_value_i_reg[4]_0\(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999FFF990009990"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      I4 => \^q\(1),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized0_10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    read_only : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized0_10\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized0_10\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized0_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ram_empty_i_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_3\ : label is "soft_lutpair114";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I1 => going_empty1,
      I2 => \^leaving_empty0\,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966666669666966"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\,
      I5 => ram_wr_en_pf,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => read_only,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I3 => \^q\(1),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      O => D(1)
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[1]\(1),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      O => \count_value_i_reg[0]_0\(0)
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized0_14\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_14_in : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized0_14\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair90";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_1\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_1\(1),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => count_value_i(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => count_value_i(4),
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i_reg[0]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[4]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DFF55550455"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\,
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\,
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(2),
      I3 => \grdc.rd_data_count_i_reg[4]\(3),
      I4 => \^q\(3),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4D444D4DDDDD4DD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(0),
      I3 => p_14_in,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\,
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I4 => \^q\(1),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(3),
      I3 => \^q\(3),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I5 => \^q\(2),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900090909990"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0),
      I3 => ram_wr_en_pf,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_1\(1),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[2]\(1),
      I5 => \grdc.rd_data_count_i_reg[4]\(1),
      O => \count_value_i_reg[4]_0\(0)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \^q\(0),
      I4 => \grdc.rd_data_count_i_reg[2]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(3),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[4]\(2),
      I4 => \^q\(2),
      O => \count_value_i_reg[4]_0\(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]_0\,
      I2 => \grdc.rd_data_count_i_reg[4]\(4),
      I3 => count_value_i(4),
      I4 => \grdc.rd_data_count_i_reg[4]\(3),
      I5 => \^q\(3),
      O => \count_value_i_reg[4]_0\(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999FFF990009990"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      I4 => \^q\(1),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized0_17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    read_only : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ram_empty_i_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_3\ : label is "soft_lutpair97";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I1 => going_empty1,
      I2 => \^leaving_empty0\,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966666669666966"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\,
      I5 => ram_wr_en_pf,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => read_only,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I3 => \^q\(1),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      O => D(1)
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[1]\(1),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      O => \count_value_i_reg[0]_0\(0)
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair108";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized1_11\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized1_11\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized1_11\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized1_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\ : label is "soft_lutpair115";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      O => \count_value_i_reg[3]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      O => \count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair91";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized1_18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\ : label is "soft_lutpair98";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      O => \count_value_i_reg[3]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      O => \count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair138";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized5\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[6]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    almost_full : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[11]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized5\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair125";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__2_n_0\
    );
\count_value_i[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__0_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \count_value_i_reg_n_0_[11]\,
      O => \count_value_i[11]_i_1__0_n_0\
    );
\count_value_i[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[10]_i_1__2_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[11]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[11]\,
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[11]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFF2A"
    )
        port map (
      I0 => almost_full,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I2 => going_full1,
      I3 => going_afull,
      I4 => rst,
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8_n_0\,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => ram_wr_en_pf,
      O => going_afull
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(10),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => ram_wr_en_pf,
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[11]\(3),
      I2 => \grdc.rd_data_count_i_reg[11]\(5),
      I3 => \^q\(5),
      I4 => \grdc.rd_data_count_i_reg[11]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      I3 => \^q\(9),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\,
      I3 => \^q\(9),
      I4 => \grdc.rd_data_count_i_reg[11]\(9),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[11]\(6),
      I2 => \grdc.rd_data_count_i_reg[11]\(8),
      I3 => \^q\(8),
      I4 => \grdc.rd_data_count_i_reg[11]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[11]\(0),
      I2 => \grdc.rd_data_count_i_reg[11]\(2),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[11]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \grdc.rd_data_count_i_reg[11]\(10),
      O => \count_value_i_reg[10]_1\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[11]\(9),
      O => \count_value_i_reg[10]_1\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[11]\(8),
      O => \count_value_i_reg[10]_1\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[11]\(7),
      O => \count_value_i_reg[7]_0\(6)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[11]\(6),
      O => \count_value_i_reg[7]_0\(5)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[11]\(5),
      O => \count_value_i_reg[7]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[11]\(4),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[11]\(3),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[11]\(2),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[11]\(1),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(10),
      O => S(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6),
      O => \count_value_i_reg[6]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7),
      O => \count_value_i_reg[6]_0\(5)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[11]_i_2\(0),
      I2 => \grdc.rd_data_count_i_reg[11]\(1),
      O => \count_value_i_reg[1]_0\(0)
    );
\gwdc.wr_data_count_i[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[11]\(7),
      O => \count_value_i_reg[6]_1\(4)
    );
\gwdc.wr_data_count_i[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[11]\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[11]\(6),
      O => \count_value_i_reg[6]_1\(3)
    );
\gwdc.wr_data_count_i[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[11]\(5),
      O => \count_value_i_reg[6]_1\(2)
    );
\gwdc.wr_data_count_i[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[11]\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[11]\(4),
      O => \count_value_i_reg[6]_1\(1)
    );
\gwdc.wr_data_count_i[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[11]\(3),
      O => \count_value_i_reg[6]_1\(0)
    );
\gwdc.wr_data_count_i[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \grdc.rd_data_count_i_reg[11]\(10),
      I2 => \count_value_i_reg_n_0_[11]\,
      I3 => \grdc.rd_data_count_i_reg[11]\(11),
      O => \count_value_i_reg[10]_0\(3)
    );
\gwdc.wr_data_count_i[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[11]\(9),
      I2 => \^q\(10),
      I3 => \grdc.rd_data_count_i_reg[11]\(10),
      O => \count_value_i_reg[10]_0\(2)
    );
\gwdc.wr_data_count_i[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \grdc.rd_data_count_i_reg[11]\(9),
      O => \count_value_i_reg[10]_0\(1)
    );
\gwdc.wr_data_count_i[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[11]\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[11]\(8),
      O => \count_value_i_reg[10]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized5_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[11]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized5_6\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized5_6\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized5_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_10_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_11_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_12_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_13_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_22_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair132";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[11]_i_2\ : label is 35;
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1_n_0\
    );
\count_value_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(9),
      O => \count_value_i_reg[10]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\,
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => leaving_empty0,
      I4 => ram_wr_en_pf,
      I5 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(10),
      I1 => \^q\(10),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I3 => \^q\(9),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(7 downto 3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(2 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(7 downto 0)
    );
\gwdc.wr_data_count_i[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(5),
      O => \gwdc.wr_data_count_i[11]_i_10_n_0\
    );
\gwdc.wr_data_count_i[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(4),
      O => \gwdc.wr_data_count_i[11]_i_11_n_0\
    );
\gwdc.wr_data_count_i[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(3),
      O => \gwdc.wr_data_count_i[11]_i_12_n_0\
    );
\gwdc.wr_data_count_i[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(2),
      O => \gwdc.wr_data_count_i[11]_i_13_n_0\
    );
\gwdc.wr_data_count_i[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(1),
      O => \gwdc.wr_data_count_i[11]_i_14_n_0\
    );
\gwdc.wr_data_count_i[11]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[11]_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(0),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[11]_i_22_n_0\
    );
\gwdc.wr_data_count_i[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(8),
      O => \gwdc.wr_data_count_i[11]_i_3_n_0\
    );
\gwdc.wr_data_count_i[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(7),
      O => \gwdc.wr_data_count_i[11]_i_4_n_0\
    );
\gwdc.wr_data_count_i[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(6),
      O => \gwdc.wr_data_count_i[11]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[11]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \gwdc.wr_data_count_i_reg[11]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[11]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \gwdc.wr_data_count_i[11]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[11]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[11]_i_5_n_0\,
      O(7 downto 4) => \NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => O(0),
      O(2 downto 0) => \NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \grdc.rd_data_count_i_reg[11]\(3 downto 0)
    );
\gwdc.wr_data_count_i_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[11]_i_2_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[11]_i_2_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[11]_i_2_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[11]_i_2_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[11]_i_2_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[11]_i_2_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[11]_i_2_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[11]_i_2_n_7\,
      DI(7) => \gwdc.wr_data_count_i[11]_i_10_n_0\,
      DI(6) => \gwdc.wr_data_count_i[11]_i_11_n_0\,
      DI(5) => \gwdc.wr_data_count_i[11]_i_12_n_0\,
      DI(4) => \gwdc.wr_data_count_i[11]_i_13_n_0\,
      DI(3) => \gwdc.wr_data_count_i[11]_i_14_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[11]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[11]_i_22_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair128";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2__1_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__3_n_0\
    );
\count_value_i[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__3_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2__1_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__3_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__3_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__3_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__3_n_0\
    );
\count_value_i[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[10]_i_1__3_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__3_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized6_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized6_7\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized6_7\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized6_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair135";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__1_n_0\
    );
\count_value_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__1_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[1]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(9),
      O => \count_value_i_reg[10]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(0),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\,
      O(7 downto 3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized7\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[5]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized7\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gen_pf_ic_rc.ram_empty_i_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_2__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_2\ : label is "soft_lutpair228";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gen_pf_ic_rc.ram_empty_i_reg\ <= \^gen_pf_ic_rc.ram_empty_i_reg\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^gen_pf_ic_rc.ram_empty_i_reg\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_value_i_reg[5]_0\,
      I1 => rd_en,
      O => \^gen_pf_ic_rc.ram_empty_i_reg\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[5]_0\,
      I3 => rd_en,
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[5]_1\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F2DF0DDF0D20F2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[5]_0\,
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      O => \count_value_i_reg[4]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      O => \count_value_i_reg[3]_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[5]_0\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized7_24\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized7_24\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized7_24\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized7_24\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gen_pf_ic_rc.ram_empty_i_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_2__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_2\ : label is "soft_lutpair52";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gen_pf_ic_rc.ram_empty_i_reg\ <= \^gen_pf_ic_rc.ram_empty_i_reg\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^gen_pf_ic_rc.ram_empty_i_reg\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_value_i_reg[5]_0\,
      I1 => rd_en,
      O => \^gen_pf_ic_rc.ram_empty_i_reg\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[5]_0\,
      I3 => rd_en,
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F2DF0DDF0D20F2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[5]_0\,
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      O => \count_value_i_reg[4]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      O => \count_value_i_reg[3]_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[5]_0\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized7_27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized7_27\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized7_27\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized7_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair56";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(1),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_2_n_0\
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[5]_i_4_n_0\
    );
\gwdc.wr_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[5]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[5]_i_6_n_0\
    );
\gwdc.wr_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[5]_i_7_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[5]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[5]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[5]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \^q\(4 downto 0),
      O(7 downto 6) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 1) => D(4 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(0),
      S(7 downto 6) => B"00",
      S(5) => \gwdc.wr_data_count_i[5]_i_2_n_0\,
      S(4) => \gwdc.wr_data_count_i[5]_i_3_n_0\,
      S(3) => \gwdc.wr_data_count_i[5]_i_4_n_0\,
      S(2) => \gwdc.wr_data_count_i[5]_i_5_n_0\,
      S(1) => \gwdc.wr_data_count_i[5]_i_6_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized7_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized7_3\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized7_3\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized7_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair232";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(1),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_2_n_0\
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[5]_i_4_n_0\
    );
\gwdc.wr_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[5]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[5]_i_6_n_0\
    );
\gwdc.wr_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[5]_i_7_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[5]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[5]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[5]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \^q\(4 downto 0),
      O(7 downto 6) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5) => O(0),
      O(4 downto 0) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(4 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \gwdc.wr_data_count_i[5]_i_2_n_0\,
      S(4) => \gwdc.wr_data_count_i[5]_i_3_n_0\,
      S(3) => \gwdc.wr_data_count_i[5]_i_4_n_0\,
      S(2) => \gwdc.wr_data_count_i[5]_i_5_n_0\,
      S(1) => \gwdc.wr_data_count_i[5]_i_6_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized8\ is
  port (
    empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC;
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized8\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized8\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized8\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_5\ : label is "soft_lutpair230";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[4]_0\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => rd_en,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => Q(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized8_25\ is
  port (
    empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC;
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized8_25\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized8_25\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized8_25\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_5\ : label is "soft_lutpair54";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[4]_0\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => SR(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => rd_en,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => Q(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized8_28\ is
  port (
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized8_28\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized8_28\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized8_28\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair58";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      I2 => wr_pntr_plus1_pf(3),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      I2 => wr_pntr_plus1_pf(3),
      I3 => \^q\(0),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(2),
      I4 => \^q\(1),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => E(0),
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \^q\(0),
      DI(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      O(7 downto 5) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => D(4 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(2),
      I2 => wr_pntr_plus1_pf(2),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(1),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(0),
      I5 => wr_pntr_plus1_pf(1),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized8_4\ is
  port (
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized8_4\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized8_4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized8_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair234";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      I2 => wr_pntr_plus1_pf(3),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      I2 => wr_pntr_plus1_pf(3),
      I3 => \^q\(0),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(2),
      I4 => \^q\(1),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => E(0),
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \^q\(0),
      DI(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      O(7 downto 5) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 1) => D(3 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(0),
      S(7 downto 5) => B"000",
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(2),
      I2 => wr_pntr_plus1_pf(2),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(1),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(0),
      I5 => wr_pntr_plus1_pf(1),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized9\ is
  port (
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized9\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized9\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized9\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair236";
begin
  \count_value_i_reg[4]_0\(1 downto 0) <= \^count_value_i_reg[4]_0\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \^count_value_i_reg[4]_0\(0),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \^count_value_i_reg[4]_0\(1),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(0),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_counter_updn__parameterized9_29\ is
  port (
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_counter_updn__parameterized9_29\ : entity is "xpm_counter_updn";
end \bd_91b0_rx_0_xpm_counter_updn__parameterized9_29\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_counter_updn__parameterized9_29\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair60";
begin
  \count_value_i_reg[4]_0\(1 downto 0) <= \^count_value_i_reg[4]_0\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \^count_value_i_reg[4]_0\(0),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \^count_value_i_reg[4]_0\(1),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(0),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end bd_91b0_rx_0_xpm_fifo_reg_bit;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C4"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => rst,
      I3 => wrst_busy,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end bd_91b0_rx_0_xpm_fifo_reg_bit_16;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_bit_16 is
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair92";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      O => d_out_reg_0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => write_only
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_bit_26 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_bit_26 : entity is "xpm_fifo_reg_bit";
end bd_91b0_rx_0_xpm_fifo_reg_bit_26;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_bit_26 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC04540"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => prog_full,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => p_1_in,
      I4 => rst,
      I5 => wrst_busy,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_bit_5 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg_0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    prog_full_i214_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_bit_5 : entity is "xpm_fifo_reg_bit";
end bd_91b0_rx_0_xpm_fifo_reg_bit_5;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_bit_5 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair131";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => d_out_reg_0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010FFFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A2EA"
    )
        port map (
      I0 => prog_full,
      I1 => prog_full_i214_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => clr_full,
      I5 => Q(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_bit_9 is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_bit_9 : entity is "xpm_fifo_reg_bit";
end bd_91b0_rx_0_xpm_fifo_reg_bit_9;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_bit_9 is
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair109";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      O => d_out_reg_0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => write_only
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_vec is
  port (
    ram_full_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_vec : entity is "xpm_fifo_reg_vec";
end bd_91b0_rx_0_xpm_fifo_reg_vec;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => E(0),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_vec_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[2]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_vec_1 : entity is "xpm_fifo_reg_vec";
end bd_91b0_rx_0_xpm_fifo_reg_vec_1;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_vec_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\ : label is "soft_lutpair226";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      I3 => rd_en,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3),
      O => D(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFF004DB200FFB2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\,
      O => D(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBFFFF0000B2BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      I3 => rd_en,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I5 => \^q\(0),
      O => \reg_out_i_reg[2]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_vec_20 is
  port (
    ram_full_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_vec_20 : entity is "xpm_fifo_reg_vec";
end bd_91b0_rx_0_xpm_fifo_reg_vec_20;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_vec_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => E(0),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_reg_vec_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[2]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_reg_vec_22 : entity is "xpm_fifo_reg_vec";
end bd_91b0_rx_0_xpm_fifo_reg_vec_22;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_reg_vec_22 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\ : label is "soft_lutpair50";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      I3 => rd_en,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3),
      O => D(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFF004DB200FFB2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\,
      O => D(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBFFFF0000B2BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      I3 => rd_en,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I5 => \^q\(0),
      O => \reg_out_i_reg[2]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_2\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_2\ : entity is "xpm_fifo_reg_vec";
end \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_2\ is
  signal \grdc.rd_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_1\ : label is 35;
begin
\grdc.rd_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[5]\,
      I1 => Q(5),
      O => \grdc.rd_data_count_i[5]_i_2_n_0\
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[4]\,
      I1 => Q(4),
      O => \grdc.rd_data_count_i[5]_i_3_n_0\
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[3]\,
      I1 => Q(3),
      O => \grdc.rd_data_count_i[5]_i_4_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[2]\,
      I1 => Q(2),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[1]\,
      I1 => Q(1),
      O => \grdc.rd_data_count_i[5]_i_6_n_0\
    );
\grdc.rd_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      O => \grdc.rd_data_count_i[5]_i_7_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \grdc.rd_data_count_i_reg[5]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[5]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[5]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[5]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \reg_out_i_reg_n_0_[4]\,
      DI(3) => \reg_out_i_reg_n_0_[3]\,
      DI(2) => \reg_out_i_reg_n_0_[2]\,
      DI(1) => \reg_out_i_reg_n_0_[1]\,
      DI(0) => \reg_out_i_reg_n_0_[0]\,
      O(7 downto 6) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5) => O(0),
      O(4 downto 0) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(4 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \grdc.rd_data_count_i[5]_i_2_n_0\,
      S(4) => \grdc.rd_data_count_i[5]_i_3_n_0\,
      S(3) => \grdc.rd_data_count_i[5]_i_4_n_0\,
      S(2) => \grdc.rd_data_count_i[5]_i_5_n_0\,
      S(1) => \grdc.rd_data_count_i[5]_i_6_n_0\,
      S(0) => \grdc.rd_data_count_i[5]_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \reg_out_i_reg_n_0_[2]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_21\ : entity is "xpm_fifo_reg_vec";
end \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_21\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_21\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_23\ : entity is "xpm_fifo_reg_vec";
end \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_23\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_23\ is
  signal \grdc.rd_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_1\ : label is 35;
begin
\grdc.rd_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[5]\,
      I1 => Q(5),
      O => \grdc.rd_data_count_i[5]_i_2_n_0\
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[4]\,
      I1 => Q(4),
      O => \grdc.rd_data_count_i[5]_i_3_n_0\
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[3]\,
      I1 => Q(3),
      O => \grdc.rd_data_count_i[5]_i_4_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[2]\,
      I1 => Q(2),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[1]\,
      I1 => Q(1),
      O => \grdc.rd_data_count_i[5]_i_6_n_0\
    );
\grdc.rd_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      O => \grdc.rd_data_count_i[5]_i_7_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \grdc.rd_data_count_i_reg[5]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[5]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[5]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[5]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \reg_out_i_reg_n_0_[4]\,
      DI(3) => \reg_out_i_reg_n_0_[3]\,
      DI(2) => \reg_out_i_reg_n_0_[2]\,
      DI(1) => \reg_out_i_reg_n_0_[1]\,
      DI(0) => \reg_out_i_reg_n_0_[0]\,
      O(7 downto 6) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 1) => D(4 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(0),
      S(7 downto 6) => B"00",
      S(5) => \grdc.rd_data_count_i[5]_i_2_n_0\,
      S(4) => \grdc.rd_data_count_i[5]_i_3_n_0\,
      S(3) => \grdc.rd_data_count_i[5]_i_4_n_0\,
      S(2) => \grdc.rd_data_count_i[5]_i_5_n_0\,
      S(1) => \grdc.rd_data_count_i[5]_i_6_n_0\,
      S(0) => \grdc.rd_data_count_i[5]_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(2),
      Q => \reg_out_i_reg_n_0_[2]\,
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_rst is
  port (
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    \grdc.rd_data_count_i0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end bd_91b0_rx_0_xpm_fifo_rst;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_rst is
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[11]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair141";
begin
  \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) <= \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => Q(0),
      O => SR(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_wr_en_pf\,
      O => \gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F00D0"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \count_value_i_reg[10]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\,
      I3 => \guf.underflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      O => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_rst_12 is
  port (
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    read_only : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full : in STD_LOGIC;
    prog_full_i215_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_rst_12 : entity is "xpm_fifo_rst";
end bd_91b0_rx_0_xpm_fifo_rst_12;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_rst_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair119";
begin
  Q(0) <= \^q\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \grdc.rd_data_count_i_reg[0]\(1),
      I3 => \grdc.rd_data_count_i_reg[0]\(0),
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => leaving_empty0,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      I3 => wr_en,
      I4 => \^q\(0),
      I5 => rst_d1,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2EA"
    )
        port map (
      I0 => prog_full,
      I1 => prog_full_i215_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[0]\(0),
      I2 => \grdc.rd_data_count_i_reg[0]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I1 => \^q\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_rst_19 is
  port (
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    read_only : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full : in STD_LOGIC;
    prog_full_i215_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end bd_91b0_rx_0_xpm_fifo_rst_19;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair102";
begin
  Q(0) <= \^q\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \grdc.rd_data_count_i_reg[0]\(1),
      I3 => \grdc.rd_data_count_i_reg[0]\(0),
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => leaving_empty0,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      I3 => wr_en,
      I4 => \^q\(0),
      I5 => rst_d1,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2EA"
    )
        port map (
      I0 => prog_full,
      I1 => prog_full_i215_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[0]\(0),
      I2 => \grdc.rd_data_count_i_reg[0]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I1 => \^q\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of bd_91b0_rx_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of bd_91b0_rx_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of bd_91b0_rx_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of bd_91b0_rx_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of bd_91b0_rx_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of bd_91b0_rx_0_xpm_memory_base : entity is 192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of bd_91b0_rx_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of bd_91b0_rx_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of bd_91b0_rx_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of bd_91b0_rx_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of bd_91b0_rx_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of bd_91b0_rx_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of bd_91b0_rx_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of bd_91b0_rx_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of bd_91b0_rx_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of bd_91b0_rx_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of bd_91b0_rx_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of bd_91b0_rx_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of bd_91b0_rx_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of bd_91b0_rx_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of bd_91b0_rx_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of bd_91b0_rx_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_91b0_rx_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of bd_91b0_rx_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of bd_91b0_rx_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of bd_91b0_rx_0_xpm_memory_base : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of bd_91b0_rx_0_xpm_memory_base : entity is 12;
end bd_91b0_rx_0_xpm_memory_base;

architecture STRUCTURE of bd_91b0_rx_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \bd_91b0_rx_0_xpm_memory_base__2\ : entity is 12;
end \bd_91b0_rx_0_xpm_memory_base__2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 139264;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ : entity is 68;
end \bd_91b0_rx_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 139264;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\ : label is "soft_lutpair124";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 139264;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "RAM_SDP";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\ : label is "soft_lutpair124";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p2_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 53;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 139264;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "RAM_SDP";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 53;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 53;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 54;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 67;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 54;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 67;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 139264;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "RAM_SDP";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 54;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 67;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 54;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => addra(10),
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(51 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(53 downto 52),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(51 downto 36),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(53 downto 52),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 14) => B"000000000000000000",
      DINADIN(13 downto 0) => dina(67 downto 54),
      DINBDIN(31 downto 0) => B"00000000000000000011111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\(31 downto 14),
      DOUTBDOUT(13 downto 0) => doutb(67 downto 54),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 25 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 25 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 832;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 26;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 28;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ : entity is 28;
end \bd_91b0_rx_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 832;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is 832;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\ : label is 25;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_25_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 41 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 41 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1344;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 42;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ : entity is 44;
end \bd_91b0_rx_0_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 1344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 1344;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is 1344;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\ : label is 41;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control is
  port (
    pkt_valid : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]_0\ : out STD_LOGIC;
    p_1_in40_in : out STD_LOGIC;
    p_1_in37_in : out STD_LOGIC;
    p_1_in34_in : out STD_LOGIC;
    p_1_in31_in : out STD_LOGIC;
    p_1_in28_in : out STD_LOGIC;
    p_1_in25_in : out STD_LOGIC;
    p_1_in22_in : out STD_LOGIC;
    p_1_in19_in : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    src_in : out STD_LOGIC_VECTOR ( 33 downto 0 );
    crc_rst : out STD_LOGIC;
    lp_wc0 : out STD_LOGIC;
    \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[1].errframedata_reg[1]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[2].errframedata_reg[2]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[3].errframedata_reg[3]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[4].errframedata_reg[4]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[5].errframedata_reg[5]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[6].errframedata_reg[6]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[7].errframedata_reg[7]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[8].errframedata_reg[8]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[9].errframedata_reg[9]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[10].errframedata_reg[10]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[11].errframedata_reg[11]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[12].errframedata_reg[12]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[13].errframedata_reg[13]_0\ : out STD_LOGIC;
    \ERR_FRAME_DATA[14].errframedata_reg[14]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_cur_state_reg[1]_0\ : out STD_LOGIC;
    phecc_start : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]_0\ : out STD_LOGIC;
    pkt_rdvld_reg_0 : out STD_LOGIC;
    \errframedata_d1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    crc_start : out STD_LOGIC;
    crc_trig_d10 : out STD_LOGIC;
    pkt_rdvld_reg_1 : out STD_LOGIC;
    pkt_rdvld_reg_2 : out STD_LOGIC;
    mem_data1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_en : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[1]_1\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_74_out : in STD_LOGIC;
    p_72_out : in STD_LOGIC;
    p_70_out : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    p_66_out : in STD_LOGIC;
    p_64_out : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    p_60_out : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    p_52_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]_1\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync_reg[4]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync_reg[5]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync_reg[6]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync_reg[7]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync_reg[8]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync_reg[9]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync_reg[10]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync_reg[11]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync_reg[12]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync_reg[13]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync_reg[14]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync_reg[15]_0\ : in STD_LOGIC;
    lp_wc0_i_reg_reg_0 : in STD_LOGIC;
    errframedata_d1 : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[1]_3\ : in STD_LOGIC;
    data_done : in STD_LOGIC;
    crc_start_d1_reg : in STD_LOGIC;
    wc_gt_pload : in STD_LOGIC;
    \cur_lp_vc_reg[3]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    crc_done : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    phecc_done : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_1\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[4].errframesync_reg[4]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[5].errframesync_reg[5]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[6].errframesync_reg[6]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[7].errframesync_reg[7]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[12].errframesync_reg[12]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[13].errframesync_reg[13]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[14].errframesync_reg[14]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[15].errframesync_reg[15]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[11].errframesync_reg[11]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[10].errframesync_reg[10]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[9].errframesync_reg[9]_0\ : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[8].errframesync_reg[8]_0\ : in STD_LOGIC;
    diwc_corrected_zero : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[31]\ : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[0]\ : in STD_LOGIC;
    data_wip_reg : in STD_LOGIC;
    data_done_0 : in STD_LOGIC;
    crc_status : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_lp_vc_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid : in STD_LOGIC;
    \reg_ecc_status_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control : entity is "mipi_csi2_rx_ctrl_v1_0_8_control";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control is
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[0].errframedata_reg[0]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[10].errframedata[10]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[10].errframedata[10]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[10].errframedata_reg[10]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[11].errframedata[11]_i_1_n_0\ : STD_LOGIC;
  signal \^err_frame_data[11].errframedata_reg[11]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[12].errframedata[12]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[12].errframedata[12]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[12].errframedata_reg[12]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[13].errframedata[13]_i_1_n_0\ : STD_LOGIC;
  signal \^err_frame_data[13].errframedata_reg[13]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[14].errframedata[14]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[14].errframedata[14]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[14].errframedata_reg[14]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[15].errframedata[15]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[1].errframedata[1]_i_1_n_0\ : STD_LOGIC;
  signal \^err_frame_data[1].errframedata_reg[1]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[2].errframedata[2]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[2].errframedata[2]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[2].errframedata_reg[2]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[3].errframedata[3]_i_1_n_0\ : STD_LOGIC;
  signal \^err_frame_data[3].errframedata_reg[3]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[4].errframedata[4]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[4].errframedata[4]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[4].errframedata_reg[4]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[5].errframedata[5]_i_1_n_0\ : STD_LOGIC;
  signal \^err_frame_data[5].errframedata_reg[5]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[6].errframedata[6]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[6].errframedata[6]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[6].errframedata_reg[6]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[7].errframedata[7]_i_1_n_0\ : STD_LOGIC;
  signal \^err_frame_data[7].errframedata_reg[7]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[8].errframedata[8]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[8].errframedata[8]_i_2_n_0\ : STD_LOGIC;
  signal \^err_frame_data[8].errframedata_reg[8]_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[9].errframedata[9]_i_1_n_0\ : STD_LOGIC;
  signal \^err_frame_data[9].errframedata_reg[9]_0\ : STD_LOGIC;
  signal \FE_DETECT[0].fe_detect_reg_n_0_[0]\ : STD_LOGIC;
  signal \FE_DETECT[10].fe_detect_reg_n_0_[10]\ : STD_LOGIC;
  signal \FE_DETECT[11].fe_detect_reg_n_0_[11]\ : STD_LOGIC;
  signal \FE_DETECT[12].fe_detect_reg_n_0_[12]\ : STD_LOGIC;
  signal \FE_DETECT[13].fe_detect_reg_n_0_[13]\ : STD_LOGIC;
  signal \FE_DETECT[14].fe_detect_reg_n_0_[14]\ : STD_LOGIC;
  signal \FE_DETECT[15].fe_detect_reg_n_0_[15]\ : STD_LOGIC;
  signal \FE_DETECT[1].fe_detect_reg_n_0_[1]\ : STD_LOGIC;
  signal \FE_DETECT[2].fe_detect_reg_n_0_[2]\ : STD_LOGIC;
  signal \FE_DETECT[3].fe_detect_reg_n_0_[3]\ : STD_LOGIC;
  signal \FE_DETECT[4].fe_detect_reg_n_0_[4]\ : STD_LOGIC;
  signal \FE_DETECT[5].fe_detect_reg_n_0_[5]\ : STD_LOGIC;
  signal \FE_DETECT[6].fe_detect_reg_n_0_[6]\ : STD_LOGIC;
  signal \FE_DETECT[7].fe_detect_reg_n_0_[7]\ : STD_LOGIC;
  signal \FE_DETECT[8].fe_detect_reg_n_0_[8]\ : STD_LOGIC;
  signal \FE_DETECT[9].fe_detect_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cur_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_cur_state_reg[1]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal crc_rst0 : STD_LOGIC;
  signal crc_start_d1_i_2_n_0 : STD_LOGIC;
  signal crc_trig_d1_i_2_n_0 : STD_LOGIC;
  signal crc_trig_d1_i_3_n_0 : STD_LOGIC;
  signal cur_lp_vc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cur_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^errframedata_d1_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal latest_vc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^phecc_start\ : STD_LOGIC;
  signal pkt_fifo_empty_reg : STD_LOGIC;
  signal pkt_fifo_i_2_n_0 : STD_LOGIC;
  signal pkt_fifo_i_3_n_0 : STD_LOGIC;
  signal pkt_fifo_ren_reg : STD_LOGIC;
  signal pkt_rdvld0 : STD_LOGIC;
  signal \^pkt_rdvld_reg_0\ : STD_LOGIC;
  signal \^pkt_valid\ : STD_LOGIC;
  signal prv_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \prv_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \prv_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \prv_state[2]_i_1_n_0\ : STD_LOGIC;
  signal reg_ecc_status_i : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[0].errframedata[0]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[10].errframedata[10]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[12].errframedata[12]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[14].errframedata[14]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[2].errframedata[2]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[4].errframedata[4]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[6].errframedata[6]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[8].errframedata[8]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_2\ : label is "soft_lutpair146";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "iSTATE:100,iSTATE0:011,iSTATE1:010,iSTATE2:001,iSTATE3:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "iSTATE:100,iSTATE0:011,iSTATE1:010,iSTATE2:001,iSTATE3:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "iSTATE:100,iSTATE0:011,iSTATE1:010,iSTATE2:001,iSTATE3:000";
  attribute SOFT_HLUTNM of \HSC2R_CDC[35].hsc2r_send[35]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[31]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[31]_i_5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of c_en_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of crc_start_d1_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of crc_trig_d1_i_2 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of data_wip_reg_i_3 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \prv_state[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \prv_state[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \prv_state[2]_i_1\ : label is "soft_lutpair146";
begin
  \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ <= \^err_frame_data[0].errframedata_reg[0]_0\;
  \ERR_FRAME_DATA[10].errframedata_reg[10]_0\ <= \^err_frame_data[10].errframedata_reg[10]_0\;
  \ERR_FRAME_DATA[11].errframedata_reg[11]_0\ <= \^err_frame_data[11].errframedata_reg[11]_0\;
  \ERR_FRAME_DATA[12].errframedata_reg[12]_0\ <= \^err_frame_data[12].errframedata_reg[12]_0\;
  \ERR_FRAME_DATA[13].errframedata_reg[13]_0\ <= \^err_frame_data[13].errframedata_reg[13]_0\;
  \ERR_FRAME_DATA[14].errframedata_reg[14]_0\ <= \^err_frame_data[14].errframedata_reg[14]_0\;
  \ERR_FRAME_DATA[1].errframedata_reg[1]_0\ <= \^err_frame_data[1].errframedata_reg[1]_0\;
  \ERR_FRAME_DATA[2].errframedata_reg[2]_0\ <= \^err_frame_data[2].errframedata_reg[2]_0\;
  \ERR_FRAME_DATA[3].errframedata_reg[3]_0\ <= \^err_frame_data[3].errframedata_reg[3]_0\;
  \ERR_FRAME_DATA[4].errframedata_reg[4]_0\ <= \^err_frame_data[4].errframedata_reg[4]_0\;
  \ERR_FRAME_DATA[5].errframedata_reg[5]_0\ <= \^err_frame_data[5].errframedata_reg[5]_0\;
  \ERR_FRAME_DATA[6].errframedata_reg[6]_0\ <= \^err_frame_data[6].errframedata_reg[6]_0\;
  \ERR_FRAME_DATA[7].errframedata_reg[7]_0\ <= \^err_frame_data[7].errframedata_reg[7]_0\;
  \ERR_FRAME_DATA[8].errframedata_reg[8]_0\ <= \^err_frame_data[8].errframedata_reg[8]_0\;
  \ERR_FRAME_DATA[9].errframedata_reg[9]_0\ <= \^err_frame_data[9].errframedata_reg[9]_0\;
  \FSM_sequential_cur_state_reg[0]_0\ <= \^fsm_sequential_cur_state_reg[0]_0\;
  \FSM_sequential_cur_state_reg[1]_1\ <= \^fsm_sequential_cur_state_reg[1]_1\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \errframedata_d1_reg[15]_0\(15 downto 0) <= \^errframedata_d1_reg[15]_0\(15 downto 0);
  p_0_in <= \^p_0_in\;
  phecc_start <= \^phecc_start\;
  pkt_rdvld_reg_0 <= \^pkt_rdvld_reg_0\;
  pkt_valid <= \^pkt_valid\;
\ERR_FRAME_DATA[0].errframedata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[0].errframedata_reg[0]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[0].errframedata[0]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_1_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(3),
      I2 => crc_done,
      I3 => cur_lp_vc(2),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_2_n_0\
    );
\ERR_FRAME_DATA[0].errframedata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[0].errframedata[0]_i_1_n_0\,
      Q => \^err_frame_data[0].errframedata_reg[0]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[10].errframedata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[10].errframedata_reg[10]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[10].errframedata[10]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[10].fe_detect_reg_n_0_[10]\,
      O => \ERR_FRAME_DATA[10].errframedata[10]_i_1_n_0\
    );
\ERR_FRAME_DATA[10].errframedata[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => crc_done,
      I2 => cur_lp_vc(3),
      I3 => cur_lp_vc(2),
      O => \ERR_FRAME_DATA[10].errframedata[10]_i_2_n_0\
    );
\ERR_FRAME_DATA[10].errframedata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[10].errframedata[10]_i_1_n_0\,
      Q => \^err_frame_data[10].errframedata_reg[10]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[11].errframedata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^err_frame_data[11].errframedata_reg[11]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[10].errframedata[10]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[11].fe_detect_reg_n_0_[11]\,
      O => \ERR_FRAME_DATA[11].errframedata[11]_i_1_n_0\
    );
\ERR_FRAME_DATA[11].errframedata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[11].errframedata[11]_i_1_n_0\,
      Q => \^err_frame_data[11].errframedata_reg[11]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[12].errframedata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[12].errframedata_reg[12]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[12].errframedata[12]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[12].fe_detect_reg_n_0_[12]\,
      O => \ERR_FRAME_DATA[12].errframedata[12]_i_1_n_0\
    );
\ERR_FRAME_DATA[12].errframedata[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(2),
      I2 => crc_done,
      I3 => cur_lp_vc(3),
      O => \ERR_FRAME_DATA[12].errframedata[12]_i_2_n_0\
    );
\ERR_FRAME_DATA[12].errframedata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[12].errframedata[12]_i_1_n_0\,
      Q => \^err_frame_data[12].errframedata_reg[12]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[13].errframedata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^err_frame_data[13].errframedata_reg[13]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[12].errframedata[12]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[13].fe_detect_reg_n_0_[13]\,
      O => \ERR_FRAME_DATA[13].errframedata[13]_i_1_n_0\
    );
\ERR_FRAME_DATA[13].errframedata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[13].errframedata[13]_i_1_n_0\,
      Q => \^err_frame_data[13].errframedata_reg[13]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[14].errframedata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[14].errframedata_reg[14]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[14].errframedata[14]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[14].fe_detect_reg_n_0_[14]\,
      O => \ERR_FRAME_DATA[14].errframedata[14]_i_1_n_0\
    );
\ERR_FRAME_DATA[14].errframedata[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(2),
      I2 => crc_done,
      I3 => cur_lp_vc(3),
      O => \ERR_FRAME_DATA[14].errframedata[14]_i_2_n_0\
    );
\ERR_FRAME_DATA[14].errframedata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[14].errframedata[14]_i_1_n_0\,
      Q => \^err_frame_data[14].errframedata_reg[14]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[15].errframedata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[14].errframedata[14]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[15].fe_detect_reg_n_0_[15]\,
      O => \ERR_FRAME_DATA[15].errframedata[15]_i_1_n_0\
    );
\ERR_FRAME_DATA[15].errframedata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[15].errframedata[15]_i_1_n_0\,
      Q => \^p_0_in\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[1].errframedata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^err_frame_data[1].errframedata_reg[1]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[0].errframedata[0]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      O => \ERR_FRAME_DATA[1].errframedata[1]_i_1_n_0\
    );
\ERR_FRAME_DATA[1].errframedata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[1].errframedata[1]_i_1_n_0\,
      Q => \^err_frame_data[1].errframedata_reg[1]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[2].errframedata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[2].errframedata_reg[2]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[2].errframedata[2]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      O => \ERR_FRAME_DATA[2].errframedata[2]_i_1_n_0\
    );
\ERR_FRAME_DATA[2].errframedata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(3),
      I2 => crc_done,
      I3 => cur_lp_vc(2),
      O => \ERR_FRAME_DATA[2].errframedata[2]_i_2_n_0\
    );
\ERR_FRAME_DATA[2].errframedata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[2].errframedata[2]_i_1_n_0\,
      Q => \^err_frame_data[2].errframedata_reg[2]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[3].errframedata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^err_frame_data[3].errframedata_reg[3]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[2].errframedata[2]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      O => \ERR_FRAME_DATA[3].errframedata[3]_i_1_n_0\
    );
\ERR_FRAME_DATA[3].errframedata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[3].errframedata[3]_i_1_n_0\,
      Q => \^err_frame_data[3].errframedata_reg[3]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[4].errframedata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[4].errframedata_reg[4]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[4].errframedata[4]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[4].fe_detect_reg_n_0_[4]\,
      O => \ERR_FRAME_DATA[4].errframedata[4]_i_1_n_0\
    );
\ERR_FRAME_DATA[4].errframedata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(2),
      I2 => cur_lp_vc(3),
      I3 => crc_done,
      O => \ERR_FRAME_DATA[4].errframedata[4]_i_2_n_0\
    );
\ERR_FRAME_DATA[4].errframedata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[4].errframedata[4]_i_1_n_0\,
      Q => \^err_frame_data[4].errframedata_reg[4]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[5].errframedata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^err_frame_data[5].errframedata_reg[5]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[4].errframedata[4]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[5].fe_detect_reg_n_0_[5]\,
      O => \ERR_FRAME_DATA[5].errframedata[5]_i_1_n_0\
    );
\ERR_FRAME_DATA[5].errframedata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[5].errframedata[5]_i_1_n_0\,
      Q => \^err_frame_data[5].errframedata_reg[5]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[6].errframedata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[6].errframedata_reg[6]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[6].errframedata[6]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[6].fe_detect_reg_n_0_[6]\,
      O => \ERR_FRAME_DATA[6].errframedata[6]_i_1_n_0\
    );
\ERR_FRAME_DATA[6].errframedata[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(2),
      I2 => cur_lp_vc(3),
      I3 => crc_done,
      O => \ERR_FRAME_DATA[6].errframedata[6]_i_2_n_0\
    );
\ERR_FRAME_DATA[6].errframedata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[6].errframedata[6]_i_1_n_0\,
      Q => \^err_frame_data[6].errframedata_reg[6]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[7].errframedata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^err_frame_data[7].errframedata_reg[7]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[6].errframedata[6]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[7].fe_detect_reg_n_0_[7]\,
      O => \ERR_FRAME_DATA[7].errframedata[7]_i_1_n_0\
    );
\ERR_FRAME_DATA[7].errframedata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[7].errframedata[7]_i_1_n_0\,
      Q => \^err_frame_data[7].errframedata_reg[7]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[8].errframedata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^err_frame_data[8].errframedata_reg[8]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[8].errframedata[8]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[8].fe_detect_reg_n_0_[8]\,
      O => \ERR_FRAME_DATA[8].errframedata[8]_i_1_n_0\
    );
\ERR_FRAME_DATA[8].errframedata[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => crc_done,
      I2 => cur_lp_vc(3),
      I3 => cur_lp_vc(2),
      O => \ERR_FRAME_DATA[8].errframedata[8]_i_2_n_0\
    );
\ERR_FRAME_DATA[8].errframedata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[8].errframedata[8]_i_1_n_0\,
      Q => \^err_frame_data[8].errframedata_reg[8]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[9].errframedata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^err_frame_data[9].errframedata_reg[9]_0\,
      I1 => cur_lp_vc(0),
      I2 => \ERR_FRAME_DATA[8].errframedata[8]_i_2_n_0\,
      I3 => crc_status,
      I4 => \FE_DETECT[9].fe_detect_reg_n_0_[9]\,
      O => \ERR_FRAME_DATA[9].errframedata[9]_i_1_n_0\
    );
\ERR_FRAME_DATA[9].errframedata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[9].errframedata[9]_i_1_n_0\,
      Q => \^err_frame_data[9].errframedata_reg[9]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => latest_vc(2),
      I1 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I2 => latest_vc(3),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_1\,
      O => p_43_out
    );
\ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_43_out,
      Q => src_in(1),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[10].errframesync[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[10].errframesync_reg[10]_0\,
      I1 => latest_vc(2),
      I2 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I3 => latest_vc(3),
      I4 => latest_vc(1),
      I5 => latest_vc(0),
      O => p_15_out
    );
\ERR_FRAME_SYNC_ALL[10].errframesync_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_15_out,
      Q => src_in(21),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[11].errframesync[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => latest_vc(2),
      I1 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I2 => latest_vc(3),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[11].errframesync_reg[11]_0\,
      O => p_12_out
    );
\ERR_FRAME_SYNC_ALL[11].errframesync_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_12_out,
      Q => src_in(23),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[12].errframesync[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[12].errframesync_reg[12]_0\,
      O => p_9_out
    );
\ERR_FRAME_SYNC_ALL[12].errframesync_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_9_out,
      Q => src_in(25),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[13].errframesync[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[13].errframesync_reg[13]_0\,
      O => p_6_out
    );
\ERR_FRAME_SYNC_ALL[13].errframesync_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_6_out,
      Q => src_in(27),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[14].errframesync[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(1),
      I4 => latest_vc(0),
      I5 => \ERR_FRAME_SYNC_ALL[14].errframesync_reg[14]_0\,
      O => p_3_out
    );
\ERR_FRAME_SYNC_ALL[14].errframesync_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => src_in(29),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[15].errframesync[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[15].errframesync_reg[15]_0\,
      O => p_0_out
    );
\ERR_FRAME_SYNC_ALL[15].errframesync_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => src_in(31),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => latest_vc(0),
      I1 => latest_vc(1),
      I2 => latest_vc(2),
      I3 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I4 => latest_vc(3),
      I5 => \ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]_0\,
      O => p_42_out
    );
\ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_42_out,
      Q => src_in(3),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => latest_vc(1),
      I1 => latest_vc(0),
      I2 => latest_vc(2),
      I3 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I4 => latest_vc(3),
      I5 => \ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]_0\,
      O => p_39_out
    );
\ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_39_out,
      Q => src_in(5),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => latest_vc(0),
      I1 => latest_vc(1),
      I2 => latest_vc(2),
      I3 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I4 => latest_vc(3),
      I5 => \ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]_0\,
      O => p_36_out
    );
\ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_36_out,
      Q => src_in(7),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[4].errframesync[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[4].errframesync_reg[4]_0\,
      O => p_33_out
    );
\ERR_FRAME_SYNC_ALL[4].errframesync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_33_out,
      Q => src_in(9),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[5].errframesync[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[5].errframesync_reg[5]_0\,
      O => p_30_out
    );
\ERR_FRAME_SYNC_ALL[5].errframesync_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_30_out,
      Q => src_in(11),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[6].errframesync[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(1),
      I4 => latest_vc(0),
      I5 => \ERR_FRAME_SYNC_ALL[6].errframesync_reg[6]_0\,
      O => p_27_out
    );
\ERR_FRAME_SYNC_ALL[6].errframesync_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_27_out,
      Q => src_in(13),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[7].errframesync[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I1 => latest_vc(3),
      I2 => latest_vc(2),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[7].errframesync_reg[7]_0\,
      O => p_24_out
    );
\ERR_FRAME_SYNC_ALL[7].errframesync_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_24_out,
      Q => src_in(15),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[8].errframesync[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => latest_vc(2),
      I1 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I2 => latest_vc(3),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[8].errframesync_reg[8]_0\,
      O => p_21_out
    );
\ERR_FRAME_SYNC_ALL[8].errframesync_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_21_out,
      Q => src_in(17),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[9].errframesync[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => latest_vc(2),
      I1 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0),
      I2 => latest_vc(3),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      I5 => \ERR_FRAME_SYNC_ALL[9].errframesync_reg[9]_0\,
      O => p_18_out
    );
\ERR_FRAME_SYNC_ALL[9].errframesync_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_18_out,
      Q => src_in(19),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]_1\,
      Q => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]_0\,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync_reg[10]_0\,
      Q => p_1_in13_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync_reg[11]_0\,
      Q => p_1_in10_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync_reg[12]_0\,
      Q => p_1_in7_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync_reg[13]_0\,
      Q => p_1_in4_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync_reg[14]_0\,
      Q => p_1_in1_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync_reg[15]_0\,
      Q => p_1_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]_0\,
      Q => p_1_in40_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]_0\,
      Q => p_1_in37_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]_0\,
      Q => p_1_in34_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync_reg[4]_0\,
      Q => p_1_in31_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync_reg[5]_0\,
      Q => p_1_in28_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync_reg[6]_0\,
      Q => p_1_in25_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync_reg[7]_0\,
      Q => p_1_in22_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync_reg[8]_0\,
      Q => p_1_in19_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync_reg[9]_0\,
      Q => p_1_in16_in,
      R => SR(0)
    );
\FE_DETECT[0].fe_detect_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_80_out,
      Q => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      R => SR(0)
    );
\FE_DETECT[10].fe_detect_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_60_out,
      Q => \FE_DETECT[10].fe_detect_reg_n_0_[10]\,
      R => SR(0)
    );
\FE_DETECT[11].fe_detect_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_58_out,
      Q => \FE_DETECT[11].fe_detect_reg_n_0_[11]\,
      R => SR(0)
    );
\FE_DETECT[12].fe_detect_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_56_out,
      Q => \FE_DETECT[12].fe_detect_reg_n_0_[12]\,
      R => SR(0)
    );
\FE_DETECT[13].fe_detect_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_54_out,
      Q => \FE_DETECT[13].fe_detect_reg_n_0_[13]\,
      R => SR(0)
    );
\FE_DETECT[14].fe_detect_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_52_out,
      Q => \FE_DETECT[14].fe_detect_reg_n_0_[14]\,
      R => SR(0)
    );
\FE_DETECT[15].fe_detect_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_50_out,
      Q => \FE_DETECT[15].fe_detect_reg_n_0_[15]\,
      R => SR(0)
    );
\FE_DETECT[1].fe_detect_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_78_out,
      Q => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      R => SR(0)
    );
\FE_DETECT[2].fe_detect_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_76_out,
      Q => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      R => SR(0)
    );
\FE_DETECT[3].fe_detect_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_74_out,
      Q => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      R => SR(0)
    );
\FE_DETECT[4].fe_detect_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_72_out,
      Q => \FE_DETECT[4].fe_detect_reg_n_0_[4]\,
      R => SR(0)
    );
\FE_DETECT[5].fe_detect_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_70_out,
      Q => \FE_DETECT[5].fe_detect_reg_n_0_[5]\,
      R => SR(0)
    );
\FE_DETECT[6].fe_detect_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_68_out,
      Q => \FE_DETECT[6].fe_detect_reg_n_0_[6]\,
      R => SR(0)
    );
\FE_DETECT[7].fe_detect_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_66_out,
      Q => \FE_DETECT[7].fe_detect_reg_n_0_[7]\,
      R => SR(0)
    );
\FE_DETECT[8].fe_detect_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_64_out,
      Q => \FE_DETECT[8].fe_detect_reg_n_0_[8]\,
      R => SR(0)
    );
\FE_DETECT[9].fe_detect_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_62_out,
      Q => \FE_DETECT[9].fe_detect_reg_n_0_[9]\,
      R => SR(0)
    );
\FSM_sequential_cur_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => cur_state(1),
      O => \^fsm_sequential_cur_state_reg[0]_0\
    );
\FSM_sequential_cur_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2232"
    )
        port map (
      I0 => cur_state(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => crc_done,
      O => \FSM_sequential_cur_state_reg[1]_0\
    );
\FSM_sequential_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAE00AEAEAEAE"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_2_n_0\,
      I1 => \prv_state[2]_i_1_n_0\,
      I2 => \^pkt_valid\,
      I3 => cur_state(1),
      I4 => \FSM_sequential_cur_state_reg[1]_2\,
      I5 => \FSM_sequential_cur_state_reg[1]_3\,
      O => \FSM_sequential_cur_state[1]_i_1_n_0\
    );
\FSM_sequential_cur_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050500003000"
    )
        port map (
      I0 => data_done,
      I1 => \FSM_sequential_cur_state_reg[1]_4\(0),
      I2 => \^q\(1),
      I3 => phecc_done,
      I4 => \^q\(0),
      I5 => cur_state(1),
      O => \FSM_sequential_cur_state[1]_i_2_n_0\
    );
\FSM_sequential_cur_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^phecc_start\,
      I1 => \^q\(0),
      I2 => cur_state(1),
      I3 => \^q\(1),
      I4 => phecc_done,
      O => \FSM_sequential_cur_state[2]_i_2_n_0\
    );
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => errframedata_d1
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[1]_i_1_n_0\,
      Q => cur_state(1),
      R => errframedata_d1
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[2]_i_2_n_0\,
      Q => \^q\(1),
      R => errframedata_d1
    );
\HSC2R_CDC[0].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(0),
      I1 => \^err_frame_data[0].errframedata_reg[0]_0\,
      O => src_in(0)
    );
\HSC2R_CDC[10].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(5),
      I1 => \^err_frame_data[5].errframedata_reg[5]_0\,
      O => src_in(10)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(6),
      I1 => \^err_frame_data[6].errframedata_reg[6]_0\,
      O => src_in(12)
    );
\HSC2R_CDC[14].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(7),
      I1 => \^err_frame_data[7].errframedata_reg[7]_0\,
      O => src_in(14)
    );
\HSC2R_CDC[16].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(8),
      I1 => \^err_frame_data[8].errframedata_reg[8]_0\,
      O => src_in(16)
    );
\HSC2R_CDC[18].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(9),
      I1 => \^err_frame_data[9].errframedata_reg[9]_0\,
      O => src_in(18)
    );
\HSC2R_CDC[20].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(10),
      I1 => \^err_frame_data[10].errframedata_reg[10]_0\,
      O => src_in(20)
    );
\HSC2R_CDC[22].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(11),
      I1 => \^err_frame_data[11].errframedata_reg[11]_0\,
      O => src_in(22)
    );
\HSC2R_CDC[24].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(12),
      I1 => \^err_frame_data[12].errframedata_reg[12]_0\,
      O => src_in(24)
    );
\HSC2R_CDC[26].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(13),
      I1 => \^err_frame_data[13].errframedata_reg[13]_0\,
      O => src_in(26)
    );
\HSC2R_CDC[28].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(14),
      I1 => \^err_frame_data[14].errframedata_reg[14]_0\,
      O => src_in(28)
    );
\HSC2R_CDC[2].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(1),
      I1 => \^err_frame_data[1].errframedata_reg[1]_0\,
      O => src_in(2)
    );
\HSC2R_CDC[30].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(15),
      I1 => \^p_0_in\,
      O => src_in(30)
    );
\HSC2R_CDC[35].hsc2r_send[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => dout(2),
      O => \^pkt_rdvld_reg_0\
    );
\HSC2R_CDC[4].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(2),
      I1 => \^err_frame_data[2].errframedata_reg[2]_0\,
      O => src_in(4)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(3),
      I1 => \^err_frame_data[3].errframedata_reg[3]_0\,
      O => src_in(6)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^errframedata_d1_reg[15]_0\(4),
      I1 => \^err_frame_data[4].errframedata_reg[4]_0\,
      O => src_in(8)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \LINE_BUF_WR_64.mem_data_l32_reg[31]\,
      O => E(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \LINE_BUF_WR_64.mem_data_l32_reg[31]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]\,
      O => pkt_rdvld_reg_2
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \LINE_BUF_WR_64.mem_data_l32_reg[31]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]\,
      O => pkt_rdvld_reg_1
    );
\LINE_BUF_WR_64.str_fwd_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => data_wip_reg,
      O => mem_data1
    );
c_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \FSM_sequential_cur_state_reg[1]_2\,
      I2 => \^fsm_sequential_cur_state_reg[1]_1\,
      I3 => data_wip_reg,
      I4 => data_done_0,
      O => crc_en
    );
crc_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => prv_state(2),
      I1 => prv_state(1),
      I2 => prv_state(0),
      I3 => \^q\(0),
      I4 => cur_state(1),
      I5 => \^q\(1),
      O => crc_rst0
    );
crc_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_rst0,
      Q => crc_rst,
      R => SR(0)
    );
crc_start_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C4"
    )
        port map (
      I0 => crc_trig_d1_i_3_n_0,
      I1 => cur_state(1),
      I2 => crc_start_d1_i_2_n_0,
      I3 => \^q\(1),
      O => crc_start
    );
crc_start_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => dout(1),
      I1 => dout(0),
      I2 => dest_out,
      I3 => \^pkt_rdvld_reg_0\,
      I4 => \^q\(0),
      I5 => cur_state(1),
      O => crc_start_d1_i_2_n_0
    );
crc_trig_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004500"
    )
        port map (
      I0 => \^q\(1),
      I1 => crc_trig_d1_i_2_n_0,
      I2 => crc_trig_d1_i_3_n_0,
      I3 => cur_state(1),
      I4 => diwc_corrected_zero,
      O => crc_trig_d10
    );
crc_trig_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => crc_start_d1_i_2_n_0,
      I1 => cur_state(1),
      I2 => \^q\(0),
      I3 => crc_done,
      O => crc_trig_d1_i_2_n_0
    );
crc_trig_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFDFDFFFFFFFF"
    )
        port map (
      I0 => data_done,
      I1 => crc_start_d1_reg,
      I2 => wc_gt_pload,
      I3 => \^pkt_valid\,
      I4 => \^q\(0),
      I5 => cur_state(1),
      O => crc_trig_d1_i_3_n_0
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_lp_vc_reg[3]_1\(0),
      D => \cur_lp_vc_reg[3]_0\(2),
      Q => cur_lp_vc(0),
      R => SR(0)
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_lp_vc_reg[3]_1\(0),
      D => \cur_lp_vc_reg[3]_0\(3),
      Q => cur_lp_vc(1),
      R => SR(0)
    );
\cur_lp_vc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_lp_vc_reg[3]_1\(0),
      D => \cur_lp_vc_reg[3]_0\(4),
      Q => cur_lp_vc(2),
      R => SR(0)
    );
\cur_lp_vc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_lp_vc_reg[3]_1\(0),
      D => \cur_lp_vc_reg[3]_0\(5),
      Q => cur_lp_vc(3),
      R => SR(0)
    );
data_wip_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => cur_state(1),
      I1 => \^q\(0),
      I2 => phecc_done,
      I3 => \^q\(1),
      I4 => \FSM_sequential_cur_state_reg[1]_4\(0),
      O => \^fsm_sequential_cur_state_reg[1]_1\
    );
\errframedata_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[0].errframedata_reg[0]_0\,
      Q => \^errframedata_d1_reg[15]_0\(0),
      R => errframedata_d1
    );
\errframedata_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[10].errframedata_reg[10]_0\,
      Q => \^errframedata_d1_reg[15]_0\(10),
      R => errframedata_d1
    );
\errframedata_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[11].errframedata_reg[11]_0\,
      Q => \^errframedata_d1_reg[15]_0\(11),
      R => errframedata_d1
    );
\errframedata_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[12].errframedata_reg[12]_0\,
      Q => \^errframedata_d1_reg[15]_0\(12),
      R => errframedata_d1
    );
\errframedata_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[13].errframedata_reg[13]_0\,
      Q => \^errframedata_d1_reg[15]_0\(13),
      R => errframedata_d1
    );
\errframedata_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[14].errframedata_reg[14]_0\,
      Q => \^errframedata_d1_reg[15]_0\(14),
      R => errframedata_d1
    );
\errframedata_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^errframedata_d1_reg[15]_0\(15),
      R => errframedata_d1
    );
\errframedata_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[1].errframedata_reg[1]_0\,
      Q => \^errframedata_d1_reg[15]_0\(1),
      R => errframedata_d1
    );
\errframedata_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[2].errframedata_reg[2]_0\,
      Q => \^errframedata_d1_reg[15]_0\(2),
      R => errframedata_d1
    );
\errframedata_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[3].errframedata_reg[3]_0\,
      Q => \^errframedata_d1_reg[15]_0\(3),
      R => errframedata_d1
    );
\errframedata_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[4].errframedata_reg[4]_0\,
      Q => \^errframedata_d1_reg[15]_0\(4),
      R => errframedata_d1
    );
\errframedata_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[5].errframedata_reg[5]_0\,
      Q => \^errframedata_d1_reg[15]_0\(5),
      R => errframedata_d1
    );
\errframedata_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[6].errframedata_reg[6]_0\,
      Q => \^errframedata_d1_reg[15]_0\(6),
      R => errframedata_d1
    );
\errframedata_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[7].errframedata_reg[7]_0\,
      Q => \^errframedata_d1_reg[15]_0\(7),
      R => errframedata_d1
    );
\errframedata_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[8].errframedata_reg[8]_0\,
      Q => \^errframedata_d1_reg[15]_0\(8),
      R => errframedata_d1
    );
\errframedata_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^err_frame_data[9].errframedata_reg[9]_0\,
      Q => \^errframedata_d1_reg[15]_0\(9),
      R => errframedata_d1
    );
\latest_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => \cur_lp_vc_reg[3]_0\(2),
      Q => latest_vc(0),
      R => errframedata_d1
    );
\latest_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => \cur_lp_vc_reg[3]_0\(3),
      Q => latest_vc(1),
      R => errframedata_d1
    );
\latest_vc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => \cur_lp_vc_reg[3]_0\(4),
      Q => latest_vc(2),
      R => errframedata_d1
    );
\latest_vc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => \cur_lp_vc_reg[3]_0\(5),
      Q => latest_vc(3),
      R => errframedata_d1
    );
lp_wc0_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => lp_wc0_i_reg_reg_0,
      Q => lp_wc0,
      R => SR(0)
    );
phecc_start_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^fsm_sequential_cur_state_reg[0]_0\,
      I1 => \^pkt_rdvld_reg_0\,
      I2 => dest_out,
      I3 => dout(0),
      I4 => dout(1),
      I5 => \^q\(1),
      O => \^phecc_start\
    );
pkt_fifo_empty_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty,
      Q => pkt_fifo_empty_reg,
      R => SR(0)
    );
pkt_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => pkt_fifo_empty_reg,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      I4 => \^phecc_start\,
      O => rd_en
    );
pkt_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAAAAFFAAEA"
    )
        port map (
      I0 => phecc_done,
      I1 => dest_out,
      I2 => m_axis_aresetn,
      I3 => \^q\(1),
      I4 => cur_state(1),
      I5 => \^q\(0),
      O => pkt_fifo_i_2_n_0
    );
pkt_fifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F11111011111110"
    )
        port map (
      I0 => \cur_lp_vc_reg[3]_0\(1),
      I1 => \cur_lp_vc_reg[3]_0\(0),
      I2 => \^q\(1),
      I3 => cur_state(1),
      I4 => \^q\(0),
      I5 => \^pkt_valid\,
      O => pkt_fifo_i_3_n_0
    );
pkt_fifo_ren_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => pkt_fifo_ren_reg,
      R => SR(0)
    );
pkt_rdvld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => pkt_fifo_empty_reg,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      I4 => \^phecc_start\,
      I5 => empty,
      O => pkt_rdvld0
    );
pkt_rdvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => \^pkt_valid\,
      R => '0'
    );
\prv_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => cur_state(1),
      O => \prv_state[0]_i_1_n_0\
    );
\prv_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => cur_state(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \prv_state[1]_i_1_n_0\
    );
\prv_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => cur_state(1),
      I2 => \^q\(0),
      O => \prv_state[2]_i_1_n_0\
    );
\prv_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[0]_i_1_n_0\,
      Q => prv_state(0),
      R => SR(0)
    );
\prv_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[1]_i_1_n_0\,
      Q => prv_state(1),
      R => SR(0)
    );
\prv_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[2]_i_1_n_0\,
      Q => prv_state(2),
      R => SR(0)
    );
\reg_ecc_status_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reg_ecc_status_i_reg[2]_0\(0),
      Q => reg_ecc_status_i(1),
      R => SR(0)
    );
\reg_ecc_status_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reg_ecc_status_i_reg[2]_0\(1),
      Q => reg_ecc_status_i(2),
      R => SR(0)
    );
\reg_ecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(1),
      Q => src_in(32),
      R => SR(0)
    );
\reg_ecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(2),
      Q => src_in(33),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0 is
  port (
    crcdone_reg_0 : out STD_LOGIC;
    src_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_status : out STD_LOGIC;
    \syncstages_ff_reg[2]\ : out STD_LOGIC;
    \crc_reg_out_reg[15]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    rstart : in STD_LOGIC;
    c_en : in STD_LOGIC;
    \crc_reg_out_reg[4]_0\ : in STD_LOGIC;
    \crc_reg_out_reg[13]_0\ : in STD_LOGIC;
    \prv_crc_cr0_reg[5]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \crc_reg_out[1]_i_2_0\ : in STD_LOGIC;
    \prv_crc_cr0_reg[2]_0\ : in STD_LOGIC;
    \prv_crc_cr0_reg[15]_0\ : in STD_LOGIC;
    \prv_crc_cr0_reg[13]_0\ : in STD_LOGIC;
    \crc_reg_out_reg[11]_0\ : in STD_LOGIC;
    \crc_reg_out_reg[14]_0\ : in STD_LOGIC;
    \prv_crc_cr0_reg[15]_1\ : in STD_LOGIC;
    \crc_reg_out_reg[12]_0\ : in STD_LOGIC;
    \prv_crc_cr0_reg[15]_2\ : in STD_LOGIC;
    \prv_crc_cr0_reg[5]_1\ : in STD_LOGIC;
    \crc_reg_out_reg[14]_1\ : in STD_LOGIC;
    \prv_crc_cr0_reg[13]_1\ : in STD_LOGIC;
    \crc_reg_out[8]_i_3_0\ : in STD_LOGIC;
    crc_start_d1 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    \src_ff_reg[33]\ : in STD_LOGIC;
    \src_ff_reg[33]_0\ : in STD_LOGIC;
    \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lp_wc0 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_out : in STD_LOGIC;
    aresetn_d1 : in STD_LOGIC;
    aresetn_d2 : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_crc0";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0 is
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_10_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_11_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_12_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_13_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_3_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_4_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_7_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_8_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_bus_cdc_i_9_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_8_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_10_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_7_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_8_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_9_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_8_n_0\ : STD_LOGIC;
  signal crc_reg_out_n_0 : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \^crc_status\ : STD_LOGIC;
  signal crcdone_i_1_n_0 : STD_LOGIC;
  signal \^crcdone_reg_0\ : STD_LOGIC;
  signal nxt_crc_8bit : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \nxt_crc_8bit0114_out__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in140_in : STD_LOGIC;
  signal p_0_in160_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_13_in97_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in100_in : STD_LOGIC;
  signal p_17_in103_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in76_in : STD_LOGIC;
  signal p_204_in : STD_LOGIC;
  signal p_20_in107_in : STD_LOGIC;
  signal p_26_in82_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_301_in : STD_LOGIC;
  signal p_310_in : STD_LOGIC;
  signal p_317_in : STD_LOGIC;
  signal prv_crc_cr0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prv_crc_cr0[0]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[0]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[4]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[4]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_5_n_0\ : STD_LOGIC;
  signal prv_crc_cr1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg_out[0]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \crc_reg_out[10]_i_7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \crc_reg_out[11]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \crc_reg_out[11]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_8\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_9\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \crc_reg_out[1]_i_7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \crc_reg_out[2]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \crc_reg_out[2]_i_6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \crc_reg_out[4]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \crc_reg_out[5]_i_6\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \crc_reg_out[6]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \crc_reg_out[8]_i_7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \crc_reg_out[9]_i_6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \prv_crc_cr0[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \prv_crc_cr0[0]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_7\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \prv_crc_cr0[1]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \prv_crc_cr0[1]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \prv_crc_cr0[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \prv_crc_cr0[4]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_7\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_8\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \prv_crc_cr0[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \prv_crc_cr0[7]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \prv_crc_cr0[7]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \prv_crc_cr1[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \prv_crc_cr1[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \prv_crc_cr1[4]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \prv_crc_cr1[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \prv_crc_cr1[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \prv_crc_cr1[8]_i_1\ : label is "soft_lutpair188";
begin
  crc_status <= \^crc_status\;
  crcdone_reg_0 <= \^crcdone_reg_0\;
\HSC2R_CDC[33].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^crcdone_reg_0\,
      I1 => \^crc_status\,
      O => src_in(0)
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(3),
      I1 => lp_wc0,
      I2 => dout(3),
      I3 => \crc_reg_out_reg_n_0_[3]\,
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_10_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(2),
      I1 => lp_wc0,
      I2 => dout(2),
      I3 => \crc_reg_out_reg_n_0_[2]\,
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_11_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(4),
      I1 => lp_wc0,
      I2 => dout(4),
      I3 => \crc_reg_out_reg_n_0_[4]\,
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_12_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(5),
      I1 => lp_wc0,
      I2 => dout(5),
      I3 => \crc_reg_out_reg_n_0_[5]\,
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_13_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^crcdone_reg_0\,
      I1 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_3_n_0\,
      I2 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_4_n_0\,
      I3 => \src_ff_reg[33]\,
      I4 => \src_ff_reg[33]_0\,
      I5 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_7_n_0\,
      O => \^crc_status\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[8]\,
      I1 => dout(6),
      I2 => lp_wc0,
      I3 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(6),
      I4 => \crc_reg_out_reg_n_0_[7]\,
      I5 => D(0),
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_3_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_8_n_0\,
      I1 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_9_n_0\,
      I2 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_10_n_0\,
      I3 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_11_n_0\,
      I4 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_12_n_0\,
      I5 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_13_n_0\,
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_4_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[10]\,
      I1 => dout(7),
      I2 => lp_wc0,
      I3 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(7),
      I4 => \crc_reg_out_reg_n_0_[9]\,
      I5 => D(1),
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_7_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(1),
      I1 => lp_wc0,
      I2 => dout(1),
      I3 => \crc_reg_out_reg_n_0_[1]\,
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_8_n_0\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(0),
      I1 => lp_wc0,
      I2 => dout(0),
      I3 => \crc_reg_out_reg_n_0_[0]\,
      O => \HSC2R_CDC[33].hsc2r_bus_cdc_i_9_n_0\
    );
crc_reg_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => crc_blk_sel(1),
      I2 => crc_blk_sel(2),
      I3 => crc_blk_sel(3),
      O => crc_reg_out_n_0
    );
\crc_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[0]_i_2_n_0\,
      I1 => \crc_reg_out[0]_i_3_n_0\,
      I2 => \prv_crc_cr0[0]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[0]_i_1_n_0\
    );
\crc_reg_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEAAAAAAAA"
    )
        port map (
      I0 => \crc_reg_out[0]_i_4_n_0\,
      I1 => Q(0),
      I2 => \prv_crc_cr0[13]_i_7_n_0\,
      I3 => \prv_crc_cr0[9]_i_3_n_0\,
      I4 => \prv_crc_cr0[15]_i_5_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[0]_i_2_n_0\
    );
\crc_reg_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out[12]_i_6_n_0\,
      I2 => \prv_crc_cr0_reg[5]_0\,
      I3 => \crc_reg_out_reg[12]_0\,
      I4 => p_15_in,
      I5 => p_0_in140_in,
      O => \crc_reg_out[0]_i_3_n_0\
    );
\crc_reg_out[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[2]_i_3_n_0\,
      I2 => \prv_crc_cr0[15]_i_8_n_0\,
      I3 => \prv_crc_cr0[11]_i_6_n_0\,
      I4 => \prv_crc_cr0[15]_i_7_n_0\,
      O => \crc_reg_out[0]_i_4_n_0\
    );
\crc_reg_out[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(8),
      I1 => prv_crc_cr1(8),
      I2 => c_en,
      O => p_0_in140_in
    );
\crc_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \crc_reg_out[10]_i_2_n_0\,
      I1 => \crc_reg_out[10]_i_3_n_0\,
      I2 => \crc_reg_out[10]_i_4_n_0\,
      I3 => \crc_reg_out[10]_i_5_n_0\,
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[10]_i_1_n_0\
    );
\crc_reg_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[10]_i_4_n_0\,
      I2 => \prv_crc_cr0[13]_i_5_n_0\,
      I3 => \prv_crc_cr0[15]_i_8_n_0\,
      I4 => \prv_crc_cr0[5]_i_7_n_0\,
      O => \crc_reg_out[10]_i_2_n_0\
    );
\crc_reg_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(2),
      I1 => \prv_crc_cr0[10]_i_5_n_0\,
      I2 => \prv_crc_cr0[7]_i_3_n_0\,
      I3 => \crc_reg_out[10]_i_6_n_0\,
      I4 => \crc_reg_out[12]_i_4_n_0\,
      I5 => \prv_crc_cr0[10]_i_4_n_0\,
      O => \crc_reg_out[10]_i_3_n_0\
    );
\crc_reg_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_204_in,
      I2 => \prv_crc_cr0_reg[13]_0\,
      I3 => p_1_in76_in,
      I4 => \crc_reg_out_reg[11]_0\,
      I5 => \crc_reg_out_reg[14]_0\,
      O => \crc_reg_out[10]_i_4_n_0\
    );
\crc_reg_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(3),
      I1 => \prv_crc_cr0[10]_i_6_n_0\,
      I2 => \crc_reg_out[10]_i_8_n_0\,
      I3 => \prv_crc_cr0[5]_i_4_n_0\,
      I4 => \prv_crc_cr0[10]_i_4_n_0\,
      I5 => \prv_crc_cr0[10]_i_3_n_0\,
      O => \crc_reg_out[10]_i_5_n_0\
    );
\crc_reg_out[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[13]_1\,
      I1 => prv_crc_cr0(10),
      I2 => prv_crc_cr1(10),
      I3 => c_en,
      I4 => Q(2),
      O => \crc_reg_out[10]_i_6_n_0\
    );
\crc_reg_out[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(3),
      I1 => prv_crc_cr0(3),
      I2 => c_en,
      I3 => prv_crc_cr1(2),
      I4 => prv_crc_cr0(2),
      O => p_204_in
    );
\crc_reg_out[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AA965A965569A"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_7_n_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(14),
      I3 => prv_crc_cr0(14),
      I4 => \prv_crc_cr0_reg[5]_1\,
      I5 => Q(10),
      O => \crc_reg_out[10]_i_8_n_0\
    );
\crc_reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => \crc_reg_out[11]_i_2_n_0\,
      I1 => crc_blk_sel(0),
      I2 => \nxt_crc_8bit0114_out__0\,
      I3 => \crc_reg_out[11]_i_4_n_0\,
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[11]_i_1_n_0\
    );
\crc_reg_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEAAAAAAAA"
    )
        port map (
      I0 => \crc_reg_out[11]_i_5_n_0\,
      I1 => Q(3),
      I2 => \prv_crc_cr0[1]_i_4_n_0\,
      I3 => \prv_crc_cr0[5]_i_5_n_0\,
      I4 => \crc_reg_out[12]_i_5_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[11]_i_2_n_0\
    );
\crc_reg_out[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \crc_reg_out_reg[11]_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(3),
      I3 => prv_crc_cr0(3),
      O => \nxt_crc_8bit0114_out__0\
    );
\crc_reg_out[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => crc_blk_sel(3),
      I1 => \prv_crc_cr0[15]_i_4_n_0\,
      I2 => \prv_crc_cr0[11]_i_2_n_0\,
      I3 => \prv_crc_cr0[11]_i_3_n_0\,
      O => \crc_reg_out[11]_i_4_n_0\
    );
\crc_reg_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[1]_i_4_n_0\,
      I2 => \nxt_crc_8bit0114_out__0\,
      I3 => \prv_crc_cr0[11]_i_4_n_0\,
      I4 => \prv_crc_cr0[12]_i_5_n_0\,
      O => \crc_reg_out[11]_i_5_n_0\
    );
\crc_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[12]_i_2_n_0\,
      I1 => \crc_reg_out[12]_i_3_n_0\,
      I2 => \prv_crc_cr0[12]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[12]_i_1_n_0\
    );
\crc_reg_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \crc_reg_out[12]_i_4_n_0\,
      I1 => \crc_reg_out[12]_i_5_n_0\,
      I2 => crc_blk_sel(1),
      I3 => \prv_crc_cr0[12]_i_3_n_0\,
      I4 => \prv_crc_cr0[4]_i_3_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[12]_i_2_n_0\
    );
\crc_reg_out[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out[12]_i_6_n_0\,
      I2 => p_15_in,
      I3 => \crc_reg_out_reg[12]_0\,
      I4 => \prv_crc_cr0_reg[5]_0\,
      O => \crc_reg_out[12]_i_3_n_0\
    );
\crc_reg_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AA965A965569A"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_8_n_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(12),
      I3 => prv_crc_cr0(12),
      I4 => \prv_crc_cr0_reg[15]_2\,
      I5 => \prv_crc_cr0[11]_i_5_n_0\,
      O => \crc_reg_out[12]_i_4_n_0\
    );
\crc_reg_out[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_6_n_0\,
      I1 => \prv_crc_cr0_reg[5]_0\,
      I2 => prv_crc_cr0(0),
      I3 => prv_crc_cr1(0),
      I4 => c_en,
      O => \crc_reg_out[12]_i_5_n_0\
    );
\crc_reg_out[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(0),
      I1 => prv_crc_cr1(0),
      I2 => c_en,
      O => \crc_reg_out[12]_i_6_n_0\
    );
\crc_reg_out[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(4),
      I1 => prv_crc_cr1(4),
      I2 => c_en,
      O => p_15_in
    );
\crc_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[13]_i_2_n_0\,
      I1 => \crc_reg_out[13]_i_3_n_0\,
      I2 => \crc_reg_out[13]_i_4_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[13]_i_1_n_0\
    );
\crc_reg_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_3_n_0\,
      I1 => \prv_crc_cr0[13]_i_7_n_0\,
      I2 => crc_blk_sel(1),
      I3 => \crc_reg_out[13]_i_5_n_0\,
      I4 => \crc_reg_out[13]_i_6_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[13]_i_2_n_0\
    );
\crc_reg_out[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_26_in82_in,
      I2 => \crc_reg_out_reg[4]_0\,
      I3 => \crc_reg_out_reg[13]_0\,
      I4 => p_17_in103_in,
      O => \crc_reg_out[13]_i_3_n_0\
    );
\crc_reg_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_6_n_0\,
      I1 => \prv_crc_cr0[13]_i_5_n_0\,
      I2 => \prv_crc_cr0[13]_i_4_n_0\,
      I3 => \prv_crc_cr0[13]_i_3_n_0\,
      I4 => Q(13),
      I5 => Q(9),
      O => \crc_reg_out[13]_i_4_n_0\
    );
\crc_reg_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_7_n_0\,
      I1 => \prv_crc_cr0[8]_i_4_n_0\,
      I2 => prv_crc_cr0(13),
      I3 => prv_crc_cr1(13),
      I4 => c_en,
      I5 => \crc_reg_out[1]_i_2_0\,
      O => \crc_reg_out[13]_i_5_n_0\
    );
\crc_reg_out[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => p_26_in82_in,
      I3 => \crc_reg_out_reg[4]_0\,
      I4 => \prv_crc_cr0[15]_i_3_n_0\,
      O => \crc_reg_out[13]_i_6_n_0\
    );
\crc_reg_out[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(1),
      I1 => prv_crc_cr1(1),
      I2 => c_en,
      O => p_26_in82_in
    );
\crc_reg_out[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(5),
      I1 => prv_crc_cr1(5),
      I2 => c_en,
      O => p_17_in103_in
    );
\crc_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[14]_i_2_n_0\,
      I1 => \crc_reg_out[14]_i_3_n_0\,
      I2 => \prv_crc_cr0[14]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[14]_i_1_n_0\
    );
\crc_reg_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_3_n_0\,
      I1 => \nxt_crc_8bit0114_out__0\,
      I2 => crc_blk_sel(1),
      I3 => \prv_crc_cr0[6]_i_3_n_0\,
      I4 => \crc_reg_out[14]_i_4_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[14]_i_2_n_0\
    );
\crc_reg_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_27_in,
      I2 => \crc_reg_out_reg[14]_0\,
      I3 => \crc_reg_out_reg[14]_1\,
      I4 => p_20_in107_in,
      O => \crc_reg_out[14]_i_3_n_0\
    );
\crc_reg_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696699696"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_4_n_0\,
      I1 => \nxt_crc_8bit0114_out__0\,
      I2 => \prv_crc_cr0_reg[15]_1\,
      I3 => c_en,
      I4 => prv_crc_cr1(11),
      I5 => prv_crc_cr0(11),
      O => \crc_reg_out[14]_i_4_n_0\
    );
\crc_reg_out[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(2),
      I1 => prv_crc_cr1(2),
      I2 => c_en,
      O => p_27_in
    );
\crc_reg_out[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(6),
      I1 => prv_crc_cr1(6),
      I2 => c_en,
      O => p_20_in107_in
    );
\crc_reg_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_en,
      I1 => rstart,
      O => \crc_reg_out[15]_i_1_n_0\
    );
\crc_reg_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[15]_i_3_n_0\,
      I1 => \crc_reg_out[15]_i_4_n_0\,
      I2 => \crc_reg_out[15]_i_5_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[15]_i_2_n_0\
    );
\crc_reg_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_4_n_0\,
      I1 => \prv_crc_cr0[15]_i_8_n_0\,
      I2 => crc_blk_sel(1),
      I3 => \crc_reg_out[15]_i_6_n_0\,
      I4 => \crc_reg_out[15]_i_7_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[15]_i_3_n_0\
    );
\crc_reg_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \prv_crc_cr0_reg[13]_0\,
      I2 => p_0_in75_in,
      I3 => p_1_in76_in,
      I4 => \crc_reg_out_reg[11]_0\,
      O => \crc_reg_out[15]_i_4_n_0\
    );
\crc_reg_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_6_n_0\,
      I1 => \prv_crc_cr0[15]_i_5_n_0\,
      I2 => \prv_crc_cr0[15]_i_4_n_0\,
      I3 => \prv_crc_cr0[15]_i_3_n_0\,
      I4 => Q(15),
      O => \crc_reg_out[15]_i_5_n_0\
    );
\crc_reg_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \nxt_crc_8bit0114_out__0\,
      I1 => \prv_crc_cr0[1]_i_4_n_0\,
      I2 => prv_crc_cr0(15),
      I3 => prv_crc_cr1(15),
      I4 => c_en,
      I5 => \prv_crc_cr0_reg[2]_0\,
      O => \crc_reg_out[15]_i_6_n_0\
    );
\crc_reg_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_26_in82_in,
      I1 => \crc_reg_out_reg[4]_0\,
      I2 => \prv_crc_cr0[2]_i_3_n_0\,
      I3 => \prv_crc_cr0[15]_i_8_n_0\,
      I4 => Q(7),
      I5 => Q(3),
      O => \crc_reg_out[15]_i_7_n_0\
    );
\crc_reg_out[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(3),
      I1 => prv_crc_cr1(3),
      I2 => c_en,
      O => p_0_in75_in
    );
\crc_reg_out[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(7),
      I1 => prv_crc_cr1(7),
      I2 => c_en,
      O => p_1_in76_in
    );
\crc_reg_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[1]_i_2_n_0\,
      I1 => \crc_reg_out[1]_i_3_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[1]_i_1_n_0\
    );
\crc_reg_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAEAEEA"
    )
        port map (
      I0 => \crc_reg_out[1]_i_4_n_0\,
      I1 => crc_blk_sel(2),
      I2 => \prv_crc_cr0[13]_i_3_n_0\,
      I3 => \prv_crc_cr0[10]_i_5_n_0\,
      I4 => \prv_crc_cr0[9]_i_3_n_0\,
      I5 => \crc_reg_out[1]_i_5_n_0\,
      O => \crc_reg_out[1]_i_2_n_0\
    );
\crc_reg_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(13),
      I1 => Q(9),
      I2 => \prv_crc_cr0[1]_i_3_n_0\,
      I3 => \crc_reg_out[1]_i_6_n_0\,
      I4 => \prv_crc_cr0[9]_i_3_n_0\,
      I5 => \prv_crc_cr0[10]_i_5_n_0\,
      O => \crc_reg_out[1]_i_3_n_0\
    );
\crc_reg_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out_reg[4]_0\,
      I2 => \crc_reg_out_reg[13]_0\,
      I3 => p_17_in103_in,
      I4 => p_0_in160_in,
      I5 => p_26_in82_in,
      O => \crc_reg_out[1]_i_4_n_0\
    );
\crc_reg_out[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[5]_i_6_n_0\,
      I2 => \prv_crc_cr0[15]_i_7_n_0\,
      I3 => \prv_crc_cr0[15]_i_3_n_0\,
      I4 => \prv_crc_cr0[5]_i_7_n_0\,
      O => \crc_reg_out[1]_i_5_n_0\
    );
\crc_reg_out[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_26_in82_in,
      I1 => \crc_reg_out_reg[4]_0\,
      I2 => \prv_crc_cr0[1]_i_4_n_0\,
      I3 => Q(6),
      I4 => Q(5),
      O => \crc_reg_out[1]_i_6_n_0\
    );
\crc_reg_out[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(9),
      I1 => prv_crc_cr1(9),
      I2 => c_en,
      O => p_0_in160_in
    );
\crc_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[2]_i_2_n_0\,
      I1 => \crc_reg_out[2]_i_3_n_0\,
      I2 => \crc_reg_out[2]_i_4_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[2]_i_1_n_0\
    );
\crc_reg_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEAAAAAAAA"
    )
        port map (
      I0 => \crc_reg_out[2]_i_5_n_0\,
      I1 => \prv_crc_cr0[15]_i_8_n_0\,
      I2 => \prv_crc_cr0[10]_i_5_n_0\,
      I3 => \prv_crc_cr0[5]_i_5_n_0\,
      I4 => \prv_crc_cr0[5]_i_4_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[2]_i_2_n_0\
    );
\crc_reg_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282822828822828"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out[2]_i_6_n_0\,
      I2 => p_20_in107_in,
      I3 => c_en,
      I4 => prv_crc_cr1(10),
      I5 => prv_crc_cr0(10),
      O => \crc_reg_out[2]_i_3_n_0\
    );
\crc_reg_out[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_2_n_0\,
      I1 => Q(14),
      I2 => Q(10),
      I3 => \prv_crc_cr0[2]_i_2_n_0\,
      O => \crc_reg_out[2]_i_4_n_0\
    );
\crc_reg_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0_reg[5]_1\,
      I2 => p_13_in97_in,
      I3 => \prv_crc_cr0[5]_i_7_n_0\,
      I4 => \prv_crc_cr0[11]_i_4_n_0\,
      I5 => \prv_crc_cr0[8]_i_4_n_0\,
      O => \crc_reg_out[2]_i_5_n_0\
    );
\crc_reg_out[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => \crc_reg_out_reg[14]_0\,
      I4 => \crc_reg_out_reg[14]_1\,
      O => \crc_reg_out[2]_i_6_n_0\
    );
\crc_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[3]_i_2_n_0\,
      I1 => \crc_reg_out[3]_i_3_n_0\,
      I2 => \prv_crc_cr0[3]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[3]_i_1_n_0\
    );
\crc_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_317_in,
      I1 => crc_blk_sel(1),
      I2 => \crc_reg_out[3]_i_5_n_0\,
      I3 => \prv_crc_cr0[11]_i_2_n_0\,
      I4 => \prv_crc_cr0[11]_i_3_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[3]_i_2_n_0\
    );
\crc_reg_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282822828822828"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \prv_crc_cr0[1]_i_3_n_0\,
      I2 => \nxt_crc_8bit0114_out__0\,
      I3 => c_en,
      I4 => prv_crc_cr1(11),
      I5 => prv_crc_cr0(11),
      O => \crc_reg_out[3]_i_3_n_0\
    );
\crc_reg_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[1]_i_4_n_0\,
      I1 => p_16_in100_in,
      I2 => \prv_crc_cr0_reg[2]_0\,
      I3 => \prv_crc_cr0[11]_i_4_n_0\,
      I4 => \prv_crc_cr0[12]_i_5_n_0\,
      I5 => \prv_crc_cr0[11]_i_6_n_0\,
      O => p_317_in
    );
\crc_reg_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => prv_crc_cr0(5),
      I3 => prv_crc_cr1(5),
      I4 => c_en,
      I5 => \crc_reg_out_reg[13]_0\,
      O => \crc_reg_out[3]_i_5_n_0\
    );
\crc_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[4]_i_2_n_0\,
      I1 => \crc_reg_out[4]_i_3_n_0\,
      I2 => \prv_crc_cr0[4]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[4]_i_1_n_0\
    );
\crc_reg_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEAAAAAAAA"
    )
        port map (
      I0 => \crc_reg_out[4]_i_4_n_0\,
      I1 => \crc_reg_out[4]_i_5_n_0\,
      I2 => \prv_crc_cr0[8]_i_3_n_0\,
      I3 => \crc_reg_out[12]_i_5_n_0\,
      I4 => \crc_reg_out[8]_i_6_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[4]_i_2_n_0\
    );
\crc_reg_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882282222288288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_26_in82_in,
      I2 => c_en,
      I3 => prv_crc_cr1(12),
      I4 => prv_crc_cr0(12),
      I5 => \crc_reg_out_reg[4]_0\,
      O => \crc_reg_out[4]_i_3_n_0\
    );
\crc_reg_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[11]_i_5_n_0\,
      I2 => \prv_crc_cr0[15]_i_3_n_0\,
      I3 => \prv_crc_cr0[15]_i_8_n_0\,
      I4 => \prv_crc_cr0[15]_i_7_n_0\,
      I5 => \prv_crc_cr0[12]_i_5_n_0\,
      O => \crc_reg_out[4]_i_4_n_0\
    );
\crc_reg_out[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => prv_crc_cr0(6),
      I1 => prv_crc_cr1(6),
      I2 => c_en,
      I3 => \crc_reg_out_reg[14]_1\,
      I4 => Q(1),
      O => \crc_reg_out[4]_i_5_n_0\
    );
\crc_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[5]_i_2_n_0\,
      I1 => \crc_reg_out[5]_i_3_n_0\,
      I2 => \crc_reg_out[5]_i_4_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[5]_i_1_n_0\
    );
\crc_reg_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_301_in,
      I1 => crc_blk_sel(1),
      I2 => \prv_crc_cr0[8]_i_3_n_0\,
      I3 => \prv_crc_cr0[13]_i_4_n_0\,
      I4 => \prv_crc_cr0[5]_i_3_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[5]_i_2_n_0\
    );
\crc_reg_out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \prv_crc_cr0[13]_i_7_n_0\,
      I2 => prv_crc_cr0(13),
      I3 => prv_crc_cr1(13),
      I4 => c_en,
      O => \crc_reg_out[5]_i_3_n_0\
    );
\crc_reg_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_4_n_0\,
      I1 => \prv_crc_cr0[5]_i_3_n_0\,
      I2 => \prv_crc_cr0[5]_i_6_n_0\,
      I3 => \prv_crc_cr0[5]_i_5_n_0\,
      I4 => \crc_reg_out[5]_i_6_n_0\,
      I5 => \crc_reg_out[13]_i_6_n_0\,
      O => \crc_reg_out[5]_i_4_n_0\
    );
\crc_reg_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_26_in82_in,
      I1 => \crc_reg_out_reg[4]_0\,
      I2 => \prv_crc_cr0[15]_i_7_n_0\,
      I3 => \prv_crc_cr0[5]_i_7_n_0\,
      I4 => \prv_crc_cr0[8]_i_4_n_0\,
      I5 => \prv_crc_cr0[13]_i_7_n_0\,
      O => p_301_in
    );
\crc_reg_out[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \crc_reg_out_reg[12]_0\,
      I1 => prv_crc_cr0(4),
      I2 => prv_crc_cr1(4),
      I3 => c_en,
      I4 => Q(10),
      O => \crc_reg_out[5]_i_6_n_0\
    );
\crc_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[6]_i_2_n_0\,
      I1 => \crc_reg_out[6]_i_3_n_0\,
      I2 => \prv_crc_cr0[6]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[6]_i_1_n_0\
    );
\crc_reg_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_310_in,
      I1 => crc_blk_sel(1),
      I2 => \crc_reg_out[6]_i_5_n_0\,
      I3 => \prv_crc_cr0[10]_i_4_n_0\,
      I4 => \prv_crc_cr0[5]_i_3_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[6]_i_2_n_0\
    );
\crc_reg_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \nxt_crc_8bit0114_out__0\,
      I2 => prv_crc_cr0(14),
      I3 => prv_crc_cr1(14),
      I4 => c_en,
      O => \crc_reg_out[6]_i_3_n_0\
    );
\crc_reg_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[1]_i_4_n_0\,
      I1 => \nxt_crc_8bit0114_out__0\,
      I2 => \prv_crc_cr0[11]_i_4_n_0\,
      I3 => \prv_crc_cr0[12]_i_5_n_0\,
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      I5 => \prv_crc_cr0[5]_i_7_n_0\,
      O => p_310_in
    );
\crc_reg_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4E41BE41B1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => \prv_crc_cr0_reg[5]_0\,
      I4 => \prv_crc_cr0[11]_i_6_n_0\,
      I5 => Q(3),
      O => \crc_reg_out[6]_i_5_n_0\
    );
\crc_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \crc_reg_out[7]_i_2_n_0\,
      I1 => \crc_reg_out[7]_i_3_n_0\,
      I2 => \crc_reg_out[7]_i_4_n_0\,
      I3 => \crc_reg_out[7]_i_5_n_0\,
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[7]_i_1_n_0\
    );
\crc_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[11]_i_5_n_0\,
      I2 => \crc_reg_out[8]_i_6_n_0\,
      I3 => \crc_reg_out[12]_i_5_n_0\,
      I4 => \nxt_crc_8bit0114_out__0\,
      I5 => \prv_crc_cr0[11]_i_4_n_0\,
      O => \crc_reg_out[7]_i_2_n_0\
    );
\crc_reg_out[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => crc_blk_sel(2),
      I1 => \prv_crc_cr0[12]_i_3_n_0\,
      I2 => \prv_crc_cr0[15]_i_5_n_0\,
      I3 => \prv_crc_cr0[10]_i_4_n_0\,
      O => \crc_reg_out[7]_i_3_n_0\
    );
\crc_reg_out[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => nxt_crc_8bit(12),
      I2 => prv_crc_cr0(15),
      I3 => prv_crc_cr1(15),
      I4 => c_en,
      O => \crc_reg_out[7]_i_4_n_0\
    );
\crc_reg_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(3),
      I1 => \crc_reg_out[7]_i_7_n_0\,
      I2 => \prv_crc_cr0[12]_i_4_n_0\,
      I3 => \prv_crc_cr0[7]_i_4_n_0\,
      I4 => \prv_crc_cr0[11]_i_3_n_0\,
      I5 => \prv_crc_cr0[7]_i_3_n_0\,
      O => \crc_reg_out[7]_i_5_n_0\
    );
\crc_reg_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \prv_crc_cr0_reg[5]_0\,
      I1 => \crc_reg_out_reg[12]_0\,
      I2 => prv_crc_cr0(4),
      I3 => prv_crc_cr1(4),
      I4 => c_en,
      I5 => \crc_reg_out[12]_i_6_n_0\,
      O => nxt_crc_8bit(12)
    );
\crc_reg_out[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => \prv_crc_cr0[2]_i_3_n_0\,
      I2 => \prv_crc_cr0[15]_i_8_n_0\,
      I3 => Q(8),
      I4 => Q(12),
      O => \crc_reg_out[7]_i_7_n_0\
    );
\crc_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \crc_reg_out[8]_i_2_n_0\,
      I1 => \crc_reg_out[8]_i_3_n_0\,
      I2 => \crc_reg_out[8]_i_4_n_0\,
      I3 => \crc_reg_out[8]_i_5_n_0\,
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[8]_i_1_n_0\
    );
\crc_reg_out[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(8),
      O => \crc_reg_out[8]_i_10_n_0\
    );
\crc_reg_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[8]_i_3_n_0\,
      I2 => \crc_reg_out[12]_i_5_n_0\,
      I3 => \prv_crc_cr0[15]_i_8_n_0\,
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      O => \crc_reg_out[8]_i_2_n_0\
    );
\crc_reg_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(2),
      I1 => \prv_crc_cr0[13]_i_5_n_0\,
      I2 => \crc_reg_out[8]_i_6_n_0\,
      I3 => \crc_reg_out[8]_i_7_n_0\,
      I4 => \prv_crc_cr0[8]_i_3_n_0\,
      I5 => \prv_crc_cr0[9]_i_4_n_0\,
      O => \crc_reg_out[8]_i_3_n_0\
    );
\crc_reg_out[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_17_in103_in,
      I2 => \prv_crc_cr0_reg[5]_0\,
      I3 => \crc_reg_out_reg[4]_0\,
      I4 => \crc_reg_out[8]_i_8_n_0\,
      O => \crc_reg_out[8]_i_4_n_0\
    );
\crc_reg_out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(3),
      I1 => \prv_crc_cr0[15]_i_5_n_0\,
      I2 => \prv_crc_cr0[13]_i_3_n_0\,
      I3 => \crc_reg_out[8]_i_9_n_0\,
      I4 => \prv_crc_cr0[13]_i_2_n_0\,
      I5 => \prv_crc_cr0[13]_i_4_n_0\,
      O => \crc_reg_out[8]_i_5_n_0\
    );
\crc_reg_out[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[15]_2\,
      I1 => prv_crc_cr0(12),
      I2 => prv_crc_cr1(12),
      I3 => c_en,
      I4 => \prv_crc_cr0[15]_i_8_n_0\,
      O => \crc_reg_out[8]_i_6_n_0\
    );
\crc_reg_out[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \crc_reg_out[8]_i_3_0\,
      I1 => prv_crc_cr0(8),
      I2 => prv_crc_cr1(8),
      I3 => c_en,
      I4 => Q(0),
      O => \crc_reg_out[8]_i_7_n_0\
    );
\crc_reg_out[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5CA35353A35CAC"
    )
        port map (
      I0 => prv_crc_cr0(1),
      I1 => prv_crc_cr1(1),
      I2 => c_en,
      I3 => prv_crc_cr0(0),
      I4 => prv_crc_cr1(0),
      I5 => \crc_reg_out_reg[13]_0\,
      O => \crc_reg_out[8]_i_8_n_0\
    );
\crc_reg_out[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_4_n_0\,
      I1 => \prv_crc_cr0[15]_i_7_n_0\,
      I2 => \prv_crc_cr0[5]_i_6_n_0\,
      I3 => \prv_crc_cr0[11]_i_5_n_0\,
      I4 => \prv_crc_cr0[15]_i_3_n_0\,
      I5 => \crc_reg_out[8]_i_10_n_0\,
      O => \crc_reg_out[8]_i_9_n_0\
    );
\crc_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \crc_reg_out[9]_i_2_n_0\,
      I1 => \crc_reg_out[9]_i_3_n_0\,
      I2 => \crc_reg_out[9]_i_4_n_0\,
      I3 => \crc_reg_out[9]_i_5_n_0\,
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[9]_i_1_n_0\
    );
\crc_reg_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => \prv_crc_cr0[5]_i_3_n_0\,
      I2 => \prv_crc_cr0[13]_i_6_n_0\,
      I3 => \prv_crc_cr0[15]_i_7_n_0\,
      I4 => \nxt_crc_8bit0114_out__0\,
      O => \crc_reg_out[9]_i_2_n_0\
    );
\crc_reg_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(2),
      I1 => \prv_crc_cr0[15]_i_6_n_0\,
      I2 => \prv_crc_cr0[9]_i_3_n_0\,
      I3 => \crc_reg_out[9]_i_6_n_0\,
      I4 => \prv_crc_cr0[5]_i_4_n_0\,
      I5 => \prv_crc_cr0[5]_i_3_n_0\,
      O => \crc_reg_out[9]_i_3_n_0\
    );
\crc_reg_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882282222288288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out[9]_i_7_n_0\,
      I2 => c_en,
      I3 => prv_crc_cr1(2),
      I4 => prv_crc_cr0(2),
      I5 => p_26_in82_in,
      O => \crc_reg_out[9]_i_4_n_0\
    );
\crc_reg_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(3),
      I1 => \prv_crc_cr0[5]_i_3_n_0\,
      I2 => \prv_crc_cr0[14]_i_3_n_0\,
      I3 => \prv_crc_cr0[14]_i_4_n_0\,
      I4 => \prv_crc_cr0[9]_i_5_n_0\,
      I5 => \crc_reg_out[9]_i_8_n_0\,
      O => \crc_reg_out[9]_i_5_n_0\
    );
\crc_reg_out[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[15]_0\,
      I1 => prv_crc_cr0(9),
      I2 => prv_crc_cr1(9),
      I3 => c_en,
      I4 => Q(1),
      O => \crc_reg_out[9]_i_6_n_0\
    );
\crc_reg_out[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => \crc_reg_out_reg[4]_0\,
      I1 => \crc_reg_out_reg[14]_0\,
      I2 => \crc_reg_out_reg[14]_1\,
      I3 => prv_crc_cr0(6),
      I4 => prv_crc_cr1(6),
      I5 => c_en,
      O => \crc_reg_out[9]_i_7_n_0\
    );
\crc_reg_out[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => \prv_crc_cr0[15]_i_7_n_0\,
      I3 => \prv_crc_cr0[5]_i_6_n_0\,
      O => \crc_reg_out[9]_i_8_n_0\
    );
\crc_reg_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[0]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[0]\,
      R => SR(0)
    );
\crc_reg_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[10]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[10]\,
      R => SR(0)
    );
\crc_reg_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[11]_i_1_n_0\,
      Q => \crc_reg_out_reg[15]_0\(1),
      R => SR(0)
    );
\crc_reg_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[12]_i_1_n_0\,
      Q => \crc_reg_out_reg[15]_0\(2),
      R => SR(0)
    );
\crc_reg_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[13]_i_1_n_0\,
      Q => \crc_reg_out_reg[15]_0\(3),
      R => SR(0)
    );
\crc_reg_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[14]_i_1_n_0\,
      Q => \crc_reg_out_reg[15]_0\(4),
      R => SR(0)
    );
\crc_reg_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[15]_i_2_n_0\,
      Q => \crc_reg_out_reg[15]_0\(5),
      R => SR(0)
    );
\crc_reg_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[1]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[1]\,
      R => SR(0)
    );
\crc_reg_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[2]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[2]\,
      R => SR(0)
    );
\crc_reg_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[3]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[3]\,
      R => SR(0)
    );
\crc_reg_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[4]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[4]\,
      R => SR(0)
    );
\crc_reg_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[5]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[5]\,
      R => SR(0)
    );
\crc_reg_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[6]_i_1_n_0\,
      Q => \crc_reg_out_reg[15]_0\(0),
      R => SR(0)
    );
\crc_reg_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[7]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[7]\,
      R => SR(0)
    );
\crc_reg_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[8]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[8]\,
      R => SR(0)
    );
\crc_reg_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[9]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[9]\,
      R => SR(0)
    );
crcdone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => crc_start_d1,
      I1 => m_axis_aresetn,
      I2 => rstart,
      O => crcdone_i_1_n_0
    );
crcdone_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crcdone_i_1_n_0,
      Q => \^crcdone_reg_0\,
      R => '0'
    );
\prv_crc_cr0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[0]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(0)
    );
\prv_crc_cr0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(8),
      I1 => Q(12),
      I2 => \prv_crc_cr0[0]_i_3_n_0\,
      I3 => \prv_crc_cr0[15]_i_5_n_0\,
      I4 => \prv_crc_cr0[9]_i_3_n_0\,
      O => \prv_crc_cr0[0]_i_2_n_0\
    );
\prv_crc_cr0[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_7_n_0\,
      I1 => \prv_crc_cr0[8]_i_4_n_0\,
      I2 => Q(5),
      I3 => \prv_crc_cr0[12]_i_5_n_0\,
      O => \prv_crc_cr0[0]_i_3_n_0\
    );
\prv_crc_cr0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(10)
    );
\prv_crc_cr0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_3_n_0\,
      I1 => \prv_crc_cr0[10]_i_4_n_0\,
      I2 => \prv_crc_cr0[5]_i_4_n_0\,
      I3 => Q(10),
      I4 => \prv_crc_cr0[10]_i_5_n_0\,
      I5 => \prv_crc_cr0[10]_i_6_n_0\,
      O => \prv_crc_cr0[10]_i_2_n_0\
    );
\prv_crc_cr0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[15]_0\,
      I1 => prv_crc_cr0(9),
      I2 => prv_crc_cr1(9),
      I3 => c_en,
      I4 => Q(15),
      O => \prv_crc_cr0[10]_i_3_n_0\
    );
\prv_crc_cr0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_4_n_0\,
      I1 => \prv_crc_cr0_reg[2]_0\,
      I2 => p_16_in100_in,
      I3 => \nxt_crc_8bit0114_out__0\,
      I4 => \prv_crc_cr0[1]_i_4_n_0\,
      O => \prv_crc_cr0[10]_i_4_n_0\
    );
\prv_crc_cr0[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[5]_1\,
      I1 => prv_crc_cr0(14),
      I2 => prv_crc_cr1(14),
      I3 => c_en,
      I4 => \prv_crc_cr0[5]_i_7_n_0\,
      O => \prv_crc_cr0[10]_i_5_n_0\
    );
\prv_crc_cr0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[4]_i_3_n_0\,
      I1 => Q(11),
      I2 => Q(7),
      I3 => Q(3),
      I4 => \prv_crc_cr0[15]_i_7_n_0\,
      O => \prv_crc_cr0[10]_i_6_n_0\
    );
\prv_crc_cr0[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(15),
      I1 => prv_crc_cr1(15),
      I2 => c_en,
      O => p_16_in100_in
    );
\prv_crc_cr0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF96"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_4_n_0\,
      I1 => \prv_crc_cr0[11]_i_2_n_0\,
      I2 => \prv_crc_cr0[11]_i_3_n_0\,
      I3 => rstart,
      O => p_1_in(11)
    );
\prv_crc_cr0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_4_n_0\,
      I1 => \prv_crc_cr0_reg[2]_0\,
      I2 => c_en,
      I3 => prv_crc_cr1(15),
      I4 => prv_crc_cr0(15),
      I5 => \prv_crc_cr0[11]_i_5_n_0\,
      O => \prv_crc_cr0[11]_i_2_n_0\
    );
\prv_crc_cr0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4E41BE41B1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => \prv_crc_cr0_reg[5]_0\,
      I4 => \prv_crc_cr0[11]_i_6_n_0\,
      I5 => Q(0),
      O => \prv_crc_cr0[11]_i_3_n_0\
    );
\prv_crc_cr0[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[13]_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(7),
      I3 => prv_crc_cr0(7),
      O => \prv_crc_cr0[11]_i_4_n_0\
    );
\prv_crc_cr0[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(1),
      I2 => prv_crc_cr0(1),
      I3 => \crc_reg_out_reg[4]_0\,
      O => \prv_crc_cr0[11]_i_5_n_0\
    );
\prv_crc_cr0[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(8),
      I2 => prv_crc_cr0(8),
      I3 => \crc_reg_out[8]_i_3_0\,
      O => \prv_crc_cr0[11]_i_6_n_0\
    );
\prv_crc_cr0[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(12)
    );
\prv_crc_cr0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => \prv_crc_cr0[12]_i_3_n_0\,
      I3 => Q(12),
      I4 => Q(8),
      I5 => \prv_crc_cr0[12]_i_4_n_0\,
      O => \prv_crc_cr0[12]_i_2_n_0\
    );
\prv_crc_cr0[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(0),
      I1 => \prv_crc_cr0[11]_i_6_n_0\,
      I2 => \prv_crc_cr0[12]_i_5_n_0\,
      I3 => p_26_in82_in,
      I4 => \crc_reg_out_reg[4]_0\,
      I5 => \prv_crc_cr0[15]_i_3_n_0\,
      O => \prv_crc_cr0[12]_i_3_n_0\
    );
\prv_crc_cr0[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_7_n_0\,
      I1 => prv_crc_cr0(2),
      I2 => prv_crc_cr1(2),
      I3 => c_en,
      I4 => \crc_reg_out_reg[14]_0\,
      O => \prv_crc_cr0[12]_i_4_n_0\
    );
\prv_crc_cr0[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => \prv_crc_cr0_reg[5]_0\,
      O => \prv_crc_cr0[12]_i_5_n_0\
    );
\prv_crc_cr0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_2_n_0\,
      I1 => \prv_crc_cr0[13]_i_3_n_0\,
      I2 => \prv_crc_cr0[13]_i_4_n_0\,
      I3 => \prv_crc_cr0[13]_i_5_n_0\,
      I4 => \prv_crc_cr0[13]_i_6_n_0\,
      I5 => rstart,
      O => p_1_in(13)
    );
\prv_crc_cr0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(9),
      O => \prv_crc_cr0[13]_i_2_n_0\
    );
\prv_crc_cr0[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => prv_crc_cr0(3),
      I3 => prv_crc_cr1(3),
      I4 => c_en,
      I5 => \crc_reg_out_reg[11]_0\,
      O => \prv_crc_cr0[13]_i_3_n_0\
    );
\prv_crc_cr0[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => prv_crc_cr0(7),
      I1 => prv_crc_cr1(7),
      I2 => c_en,
      I3 => \prv_crc_cr0_reg[13]_0\,
      I4 => Q(2),
      O => \prv_crc_cr0[13]_i_4_n_0\
    );
\prv_crc_cr0[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[13]_1\,
      I1 => prv_crc_cr0(10),
      I2 => prv_crc_cr1(10),
      I3 => c_en,
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      O => \prv_crc_cr0[13]_i_5_n_0\
    );
\prv_crc_cr0[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_3_n_0\,
      I1 => \crc_reg_out_reg[4]_0\,
      I2 => prv_crc_cr0(1),
      I3 => prv_crc_cr1(1),
      I4 => c_en,
      O => \prv_crc_cr0[13]_i_6_n_0\
    );
\prv_crc_cr0[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \crc_reg_out_reg[14]_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(2),
      I3 => prv_crc_cr0(2),
      O => \prv_crc_cr0[13]_i_7_n_0\
    );
\prv_crc_cr0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(14)
    );
\prv_crc_cr0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_3_n_0\,
      I1 => \prv_crc_cr0[14]_i_4_n_0\,
      I2 => \prv_crc_cr0[15]_i_8_n_0\,
      I3 => Q(3),
      I4 => \prv_crc_cr0[15]_i_6_n_0\,
      I5 => \prv_crc_cr0[13]_i_5_n_0\,
      O => \prv_crc_cr0[14]_i_2_n_0\
    );
\prv_crc_cr0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(10),
      O => \prv_crc_cr0[14]_i_3_n_0\
    );
\prv_crc_cr0[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => \crc_reg_out[8]_i_3_0\,
      I3 => prv_crc_cr0(8),
      I4 => prv_crc_cr1(8),
      I5 => c_en,
      O => \prv_crc_cr0[14]_i_4_n_0\
    );
\prv_crc_cr0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstart,
      I1 => c_en,
      O => \prv_crc_cr0[15]_i_1_n_0\
    );
\prv_crc_cr0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => Q(15),
      I1 => \prv_crc_cr0[15]_i_3_n_0\,
      I2 => \prv_crc_cr0[15]_i_4_n_0\,
      I3 => \prv_crc_cr0[15]_i_5_n_0\,
      I4 => \prv_crc_cr0[15]_i_6_n_0\,
      I5 => rstart,
      O => p_1_in(15)
    );
\prv_crc_cr0[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(9),
      I2 => prv_crc_cr0(9),
      I3 => \prv_crc_cr0_reg[15]_0\,
      O => \prv_crc_cr0[15]_i_3_n_0\
    );
\prv_crc_cr0[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_7_n_0\,
      I1 => Q(3),
      I2 => Q(7),
      I3 => Q(11),
      O => \prv_crc_cr0[15]_i_4_n_0\
    );
\prv_crc_cr0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AA965A965569A"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_8_n_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(12),
      I3 => prv_crc_cr0(12),
      I4 => \prv_crc_cr0_reg[15]_2\,
      I5 => Q(4),
      O => \prv_crc_cr0[15]_i_5_n_0\
    );
\prv_crc_cr0[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => prv_crc_cr0(11),
      I1 => prv_crc_cr1(11),
      I2 => c_en,
      I3 => \prv_crc_cr0_reg[15]_1\,
      I4 => \nxt_crc_8bit0114_out__0\,
      O => \prv_crc_cr0[15]_i_6_n_0\
    );
\prv_crc_cr0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \crc_reg_out_reg[13]_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(5),
      I3 => prv_crc_cr0(5),
      O => \prv_crc_cr0[15]_i_7_n_0\
    );
\prv_crc_cr0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(4),
      I2 => prv_crc_cr0(4),
      I3 => \crc_reg_out_reg[12]_0\,
      O => \prv_crc_cr0[15]_i_8_n_0\
    );
\prv_crc_cr0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6996"
    )
        port map (
      I0 => \prv_crc_cr0[1]_i_2_n_0\,
      I1 => \prv_crc_cr0[1]_i_3_n_0\,
      I2 => Q(9),
      I3 => Q(13),
      I4 => rstart,
      O => p_1_in(1)
    );
\prv_crc_cr0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_5_n_0\,
      I1 => \prv_crc_cr0[9]_i_3_n_0\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \prv_crc_cr0[1]_i_4_n_0\,
      I5 => \prv_crc_cr0[11]_i_5_n_0\,
      O => \prv_crc_cr0[1]_i_2_n_0\
    );
\prv_crc_cr0[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_4_n_0\,
      I1 => \prv_crc_cr0_reg[5]_0\,
      I2 => prv_crc_cr0(0),
      I3 => prv_crc_cr1(0),
      I4 => c_en,
      O => \prv_crc_cr0[1]_i_3_n_0\
    );
\prv_crc_cr0[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[15]_1\,
      I1 => c_en,
      I2 => prv_crc_cr1(11),
      I3 => prv_crc_cr0(11),
      O => \prv_crc_cr0[1]_i_4_n_0\
    );
\prv_crc_cr0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6996"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_2_n_0\,
      I1 => Q(10),
      I2 => Q(14),
      I3 => \prv_crc_cr0[11]_i_2_n_0\,
      I4 => rstart,
      O => p_1_in(2)
    );
\prv_crc_cr0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_3_n_0\,
      I1 => \prv_crc_cr0[2]_i_4_n_0\,
      I2 => \prv_crc_cr0[5]_i_7_n_0\,
      I3 => \prv_crc_cr0[2]_i_5_n_0\,
      I4 => \prv_crc_cr0[11]_i_6_n_0\,
      I5 => \prv_crc_cr0[13]_i_7_n_0\,
      O => \prv_crc_cr0[2]_i_2_n_0\
    );
\prv_crc_cr0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(12),
      I2 => prv_crc_cr0(12),
      I3 => \prv_crc_cr0_reg[15]_2\,
      O => \prv_crc_cr0[2]_i_3_n_0\
    );
\prv_crc_cr0[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(14),
      I2 => prv_crc_cr0(14),
      I3 => \prv_crc_cr0_reg[5]_1\,
      O => \prv_crc_cr0[2]_i_4_n_0\
    );
\prv_crc_cr0[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \prv_crc_cr0[2]_i_5_n_0\
    );
\prv_crc_cr0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(3)
    );
\prv_crc_cr0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_3_n_0\,
      I1 => \prv_crc_cr0[15]_i_3_n_0\,
      I2 => Q(15),
      I3 => \prv_crc_cr0[11]_i_3_n_0\,
      I4 => \prv_crc_cr0[5]_i_5_n_0\,
      O => \prv_crc_cr0[3]_i_2_n_0\
    );
\prv_crc_cr0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_7_n_0\,
      I1 => \prv_crc_cr0[5]_i_6_n_0\,
      I2 => Q(11),
      I3 => Q(7),
      I4 => \nxt_crc_8bit0114_out__0\,
      I5 => Q(8),
      O => \prv_crc_cr0[3]_i_3_n_0\
    );
\prv_crc_cr0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[4]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(4)
    );
\prv_crc_cr0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_3_n_0\,
      I1 => \prv_crc_cr0[4]_i_3_n_0\,
      I2 => \prv_crc_cr0[10]_i_5_n_0\,
      I3 => Q(9),
      I4 => \prv_crc_cr0[8]_i_3_n_0\,
      I5 => \prv_crc_cr0[11]_i_3_n_0\,
      O => \prv_crc_cr0[4]_i_2_n_0\
    );
\prv_crc_cr0[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0_reg[15]_2\,
      I1 => prv_crc_cr0(12),
      I2 => prv_crc_cr1(12),
      I3 => c_en,
      I4 => Q(4),
      O => \prv_crc_cr0[4]_i_3_n_0\
    );
\prv_crc_cr0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF96"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_2_n_0\,
      I1 => \prv_crc_cr0[5]_i_3_n_0\,
      I2 => \prv_crc_cr0[5]_i_4_n_0\,
      I3 => rstart,
      O => p_1_in(5)
    );
\prv_crc_cr0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_6_n_0\,
      I1 => \prv_crc_cr0[9]_i_4_n_0\,
      I2 => \prv_crc_cr0[15]_i_8_n_0\,
      I3 => Q(10),
      I4 => \prv_crc_cr0[5]_i_5_n_0\,
      I5 => \prv_crc_cr0[5]_i_6_n_0\,
      O => \prv_crc_cr0[5]_i_2_n_0\
    );
\prv_crc_cr0[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_7_n_0\,
      I1 => \prv_crc_cr0[8]_i_4_n_0\,
      I2 => \prv_crc_cr0[5]_i_7_n_0\,
      I3 => p_13_in97_in,
      I4 => \prv_crc_cr0_reg[5]_1\,
      O => \prv_crc_cr0[5]_i_3_n_0\
    );
\prv_crc_cr0[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => \prv_crc_cr0_reg[5]_0\,
      I3 => prv_crc_cr0(0),
      I4 => prv_crc_cr1(0),
      I5 => c_en,
      O => \prv_crc_cr0[5]_i_4_n_0\
    );
\prv_crc_cr0[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => prv_crc_cr0(15),
      I1 => prv_crc_cr1(15),
      I2 => c_en,
      I3 => \prv_crc_cr0_reg[2]_0\,
      I4 => \prv_crc_cr0[11]_i_4_n_0\,
      O => \prv_crc_cr0[5]_i_5_n_0\
    );
\prv_crc_cr0[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \crc_reg_out[1]_i_2_0\,
      I1 => c_en,
      I2 => prv_crc_cr1(13),
      I3 => prv_crc_cr0(13),
      O => \prv_crc_cr0[5]_i_6_n_0\
    );
\prv_crc_cr0[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \crc_reg_out_reg[14]_1\,
      I1 => c_en,
      I2 => prv_crc_cr1(6),
      I3 => prv_crc_cr0(6),
      O => \prv_crc_cr0[5]_i_7_n_0\
    );
\prv_crc_cr0[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(14),
      I1 => prv_crc_cr1(14),
      I2 => c_en,
      O => p_13_in97_in
    );
\prv_crc_cr0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[6]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(6)
    );
\prv_crc_cr0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_4_n_0\,
      I1 => \prv_crc_cr0[6]_i_3_n_0\,
      I2 => Q(0),
      I3 => \prv_crc_cr0[11]_i_5_n_0\,
      I4 => \prv_crc_cr0[15]_i_4_n_0\,
      I5 => \prv_crc_cr0[10]_i_4_n_0\,
      O => \prv_crc_cr0[6]_i_2_n_0\
    );
\prv_crc_cr0[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_7_n_0\,
      I1 => \prv_crc_cr0[8]_i_4_n_0\,
      I2 => \prv_crc_cr0_reg[5]_1\,
      I3 => prv_crc_cr0(14),
      I4 => prv_crc_cr1(14),
      I5 => c_en,
      O => \prv_crc_cr0[6]_i_3_n_0\
    );
\prv_crc_cr0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[7]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(7)
    );
\prv_crc_cr0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[7]_i_3_n_0\,
      I1 => \prv_crc_cr0[11]_i_3_n_0\,
      I2 => \prv_crc_cr0[7]_i_4_n_0\,
      I3 => \prv_crc_cr0[12]_i_4_n_0\,
      I4 => \prv_crc_cr0[7]_i_5_n_0\,
      I5 => \prv_crc_cr0[15]_i_5_n_0\,
      O => \prv_crc_cr0[7]_i_2_n_0\
    );
\prv_crc_cr0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      O => \prv_crc_cr0[7]_i_3_n_0\
    );
\prv_crc_cr0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0_reg[2]_0\,
      I1 => p_16_in100_in,
      I2 => \prv_crc_cr0[1]_i_4_n_0\,
      I3 => \nxt_crc_8bit0114_out__0\,
      I4 => Q(1),
      I5 => \prv_crc_cr0[15]_i_3_n_0\,
      O => \prv_crc_cr0[7]_i_4_n_0\
    );
\prv_crc_cr0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(8),
      O => \prv_crc_cr0[7]_i_5_n_0\
    );
\prv_crc_cr0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6996"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_2_n_0\,
      I1 => Q(9),
      I2 => Q(13),
      I3 => \prv_crc_cr0[13]_i_4_n_0\,
      I4 => rstart,
      O => p_1_in(8)
    );
\prv_crc_cr0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_5_n_0\,
      I1 => \prv_crc_cr0[13]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(8),
      I4 => \prv_crc_cr0[8]_i_3_n_0\,
      I5 => \prv_crc_cr0[8]_i_4_n_0\,
      O => \prv_crc_cr0[8]_i_2_n_0\
    );
\prv_crc_cr0[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_7_n_0\,
      I1 => \prv_crc_cr0[5]_i_6_n_0\,
      I2 => p_26_in82_in,
      I3 => \crc_reg_out_reg[4]_0\,
      I4 => \prv_crc_cr0[15]_i_3_n_0\,
      O => \prv_crc_cr0[8]_i_3_n_0\
    );
\prv_crc_cr0[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(10),
      I2 => prv_crc_cr0(10),
      I3 => \prv_crc_cr0_reg[13]_1\,
      O => \prv_crc_cr0[8]_i_4_n_0\
    );
\prv_crc_cr0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(9)
    );
\prv_crc_cr0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_3_n_0\,
      I1 => \prv_crc_cr0[9]_i_4_n_0\,
      I2 => \prv_crc_cr0[9]_i_5_n_0\,
      I3 => \prv_crc_cr0[14]_i_4_n_0\,
      I4 => \prv_crc_cr0[14]_i_3_n_0\,
      I5 => \prv_crc_cr0[5]_i_3_n_0\,
      O => \prv_crc_cr0[9]_i_2_n_0\
    );
\prv_crc_cr0[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => prv_crc_cr0(13),
      I1 => prv_crc_cr1(13),
      I2 => c_en,
      I3 => \crc_reg_out[1]_i_2_0\,
      I4 => \prv_crc_cr0[15]_i_7_n_0\,
      O => \prv_crc_cr0[9]_i_3_n_0\
    );
\prv_crc_cr0[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(1),
      O => \prv_crc_cr0[9]_i_4_n_0\
    );
\prv_crc_cr0[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_8_n_0\,
      I1 => \prv_crc_cr0[1]_i_4_n_0\,
      I2 => Q(3),
      I3 => Q(9),
      O => \prv_crc_cr0[9]_i_5_n_0\
    );
\prv_crc_cr0_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(0),
      PRE => SR(0),
      Q => prv_crc_cr0(0)
    );
\prv_crc_cr0_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(10),
      PRE => SR(0),
      Q => prv_crc_cr0(10)
    );
\prv_crc_cr0_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(11),
      PRE => SR(0),
      Q => prv_crc_cr0(11)
    );
\prv_crc_cr0_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(12),
      PRE => SR(0),
      Q => prv_crc_cr0(12)
    );
\prv_crc_cr0_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(13),
      PRE => SR(0),
      Q => prv_crc_cr0(13)
    );
\prv_crc_cr0_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(14),
      PRE => SR(0),
      Q => prv_crc_cr0(14)
    );
\prv_crc_cr0_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(15),
      PRE => SR(0),
      Q => prv_crc_cr0(15)
    );
\prv_crc_cr0_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(1),
      PRE => SR(0),
      Q => prv_crc_cr0(1)
    );
\prv_crc_cr0_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(2),
      PRE => SR(0),
      Q => prv_crc_cr0(2)
    );
\prv_crc_cr0_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(3),
      PRE => SR(0),
      Q => prv_crc_cr0(3)
    );
\prv_crc_cr0_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(4),
      PRE => SR(0),
      Q => prv_crc_cr0(4)
    );
\prv_crc_cr0_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(5),
      PRE => SR(0),
      Q => prv_crc_cr0(5)
    );
\prv_crc_cr0_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(6),
      PRE => SR(0),
      Q => prv_crc_cr0(6)
    );
\prv_crc_cr0_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(7),
      PRE => SR(0),
      Q => prv_crc_cr0(7)
    );
\prv_crc_cr0_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(8),
      PRE => SR(0),
      Q => prv_crc_cr0(8)
    );
\prv_crc_cr0_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(9),
      PRE => SR(0),
      Q => prv_crc_cr0(9)
    );
\prv_crc_cr1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => rstart,
      O => p_0_in(0)
    );
\prv_crc_cr1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(10),
      I2 => prv_crc_cr0(10),
      I3 => rstart,
      O => p_0_in(10)
    );
\prv_crc_cr1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(11),
      I2 => prv_crc_cr0(11),
      I3 => rstart,
      O => p_0_in(11)
    );
\prv_crc_cr1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(12),
      I2 => prv_crc_cr0(12),
      I3 => rstart,
      O => p_0_in(12)
    );
\prv_crc_cr1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(13),
      I2 => prv_crc_cr0(13),
      I3 => rstart,
      O => p_0_in(13)
    );
\prv_crc_cr1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(14),
      I2 => prv_crc_cr0(14),
      I3 => rstart,
      O => p_0_in(14)
    );
\prv_crc_cr1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(15),
      I2 => prv_crc_cr0(15),
      I3 => rstart,
      O => p_0_in(15)
    );
\prv_crc_cr1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(1),
      I2 => prv_crc_cr0(1),
      I3 => rstart,
      O => p_0_in(1)
    );
\prv_crc_cr1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => rstart,
      O => p_0_in(2)
    );
\prv_crc_cr1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(3),
      I2 => prv_crc_cr0(3),
      I3 => rstart,
      O => p_0_in(3)
    );
\prv_crc_cr1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(4),
      I2 => prv_crc_cr0(4),
      I3 => rstart,
      O => p_0_in(4)
    );
\prv_crc_cr1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(5),
      I2 => prv_crc_cr0(5),
      I3 => rstart,
      O => p_0_in(5)
    );
\prv_crc_cr1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(6),
      I2 => prv_crc_cr0(6),
      I3 => rstart,
      O => p_0_in(6)
    );
\prv_crc_cr1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(7),
      I2 => prv_crc_cr0(7),
      I3 => rstart,
      O => p_0_in(7)
    );
\prv_crc_cr1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(8),
      I2 => prv_crc_cr0(8),
      I3 => rstart,
      O => p_0_in(8)
    );
\prv_crc_cr1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(9),
      I2 => prv_crc_cr0(9),
      I3 => rstart,
      O => p_0_in(9)
    );
\prv_crc_cr1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(0),
      PRE => SR(0),
      Q => prv_crc_cr1(0)
    );
\prv_crc_cr1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(10),
      PRE => SR(0),
      Q => prv_crc_cr1(10)
    );
\prv_crc_cr1_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(11),
      PRE => SR(0),
      Q => prv_crc_cr1(11)
    );
\prv_crc_cr1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(12),
      PRE => SR(0),
      Q => prv_crc_cr1(12)
    );
\prv_crc_cr1_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(13),
      PRE => SR(0),
      Q => prv_crc_cr1(13)
    );
\prv_crc_cr1_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(14),
      PRE => SR(0),
      Q => prv_crc_cr1(14)
    );
\prv_crc_cr1_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(15),
      PRE => SR(0),
      Q => prv_crc_cr1(15)
    );
\prv_crc_cr1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(1),
      PRE => SR(0),
      Q => prv_crc_cr1(1)
    );
\prv_crc_cr1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(2),
      PRE => SR(0),
      Q => prv_crc_cr1(2)
    );
\prv_crc_cr1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(3),
      PRE => SR(0),
      Q => prv_crc_cr1(3)
    );
\prv_crc_cr1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(4),
      PRE => SR(0),
      Q => prv_crc_cr1(4)
    );
\prv_crc_cr1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(5),
      PRE => SR(0),
      Q => prv_crc_cr1(5)
    );
\prv_crc_cr1_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(6),
      PRE => SR(0),
      Q => prv_crc_cr1(6)
    );
\prv_crc_cr1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(7),
      PRE => SR(0),
      Q => prv_crc_cr1(7)
    );
\prv_crc_cr1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(8),
      PRE => SR(0),
      Q => prv_crc_cr1(8)
    );
\prv_crc_cr1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(9),
      PRE => SR(0),
      Q => prv_crc_cr1(9)
    );
rstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
        port map (
      I0 => dest_out,
      I1 => aresetn_d1,
      I2 => aresetn_d2,
      I3 => crc_rst,
      I4 => \^crcdone_reg_0\,
      O => \syncstages_ff_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data is
  port (
    wc_gt_pload : out STD_LOGIC;
    data_wip_reg : out STD_LOGIC;
    crc_trig_d2 : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[67]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wc_err : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    lp_count_en : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \LINE_BUF_WR_64.str_fwd_reg_0\ : out STD_LOGIC;
    end_mem_wr2 : out STD_LOGIC;
    lbuf_blk_wen_i : out STD_LOGIC;
    data_sdown_reg_reg_0 : out STD_LOGIC;
    phecc_start_d1 : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync_reg[4]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync_reg[5]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync_reg[6]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync_reg[7]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync_reg[8]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync_reg[9]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync_reg[10]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync_reg[11]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync_reg[12]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync_reg[13]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync_reg[14]\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync_reg[15]\ : out STD_LOGIC;
    data_done_0 : out STD_LOGIC;
    crc_trig_d2_reg_0 : out STD_LOGIC;
    data_done : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 67 downto 0 );
    \cur_byte_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_byte_cnt_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_p_strb_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_start_d1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \crc_p_value_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_cur_state_reg[0]\ : out STD_LOGIC;
    crc_blk_sel : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FRAME_RCVD_GEN[2].frame_rcvd_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    crc_trig_d10 : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[67]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_partial0 : in STD_LOGIC;
    lp_data : in STD_LOGIC;
    \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\ : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[64]_0\ : in STD_LOGIC;
    phecc_start : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]\ : in STD_LOGIC;
    p_1_in40_in : in STD_LOGIC;
    p_1_in37_in : in STD_LOGIC;
    p_1_in34_in : in STD_LOGIC;
    p_1_in31_in : in STD_LOGIC;
    p_1_in28_in : in STD_LOGIC;
    p_1_in25_in : in STD_LOGIC;
    p_1_in22_in : in STD_LOGIC;
    p_1_in19_in : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    fsm_wip_reg_reg_0 : in STD_LOGIC;
    fsm_wip_reg_reg_1 : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\ : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\ : in STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg_1\ : in STD_LOGIC;
    mem_data1 : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[65]_0\ : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    diwc_corrected_zero : in STD_LOGIC;
    data_donei120_out : in STD_LOGIC;
    data_wip_reg_i_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    almost_full : in STD_LOGIC;
    full : in STD_LOGIC;
    lbuf_blk_wen_i_reg_0 : in STD_LOGIC;
    \cur_byte_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pre_byt_cnt2_reg_i_2_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_wdata_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pre_byt_cnt1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_byt_cnt2_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_start_d1 : in STD_LOGIC;
    \exp_crc_i_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exp_crc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_cur_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_corrected_lte4 : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \LINE_BUF_WR_64.mem_wen_i_reg_0\ : in STD_LOGIC;
    \crc_p_strb_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \crc_blk_sel_reg[3]_0\ : in STD_LOGIC;
    \crc_blk_sel_reg[2]_0\ : in STD_LOGIC;
    \crc_blk_sel_reg[1]_0\ : in STD_LOGIC;
    \crc_blk_sel_reg[0]_0\ : in STD_LOGIC;
    \crc_p_value_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \exp_crc_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mem_wdata_reg[67]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data : entity is "mipi_csi2_rx_ctrl_v1_0_8_data";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data is
  signal \ERR_FRAME_SYNC[0].fe_hunt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[10].fe_hunt[10]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[10].fs_hunt[10]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[10].fs_hunt[10]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[11].fe_hunt[11]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[11].fs_hunt[11]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[11].fs_hunt[11]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[12].fe_hunt[12]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[12].fs_hunt[12]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[12].fs_hunt[12]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[13].fe_hunt[13]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[13].fs_hunt[13]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[13].fs_hunt[13]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[14].fe_hunt[14]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[14].fs_hunt[14]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[14].fs_hunt[14]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[15].fe_hunt[15]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[15].fe_hunt_reg_n_0_[15]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[15].fs_hunt[15]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[15].fs_hunt[15]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[1].fe_hunt[1]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[1].fs_hunt[1]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[1].fs_hunt[1]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[2].fe_hunt[2]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[2].fs_hunt[2]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[2].fs_hunt[2]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fe_hunt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fs_hunt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fs_hunt[3]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[4].fe_hunt[4]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[4].fs_hunt[4]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[4].fs_hunt[4]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[5].fe_hunt[5]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[5].fs_hunt[5]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[5].fs_hunt[5]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[6].fe_hunt[6]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[6].fs_hunt[6]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[6].fs_hunt[6]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[7].fe_hunt[7]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[7].fs_hunt[7]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[7].fs_hunt[7]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[8].fe_hunt[8]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[8].fs_hunt[8]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[8].fs_hunt[8]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[9].fe_hunt[9]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[9].fs_hunt[9]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[9].fs_hunt[9]_i_2_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[10].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[11].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[12].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[13].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[14].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[15].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[4].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[5].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[6].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[7].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[8].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[9].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \HSC2R_CDC[44].hsc2r_bus_cdc_i_2_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[44].hsc2r_bus_cdc_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_13_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[67]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_2_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.str_fwd_reg_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_4_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_5_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[1].lp_header[1]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[2].lp_header[2]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[3].lp_header[3]_i_1_n_0\ : STD_LOGIC;
  signal core_men_f : STD_LOGIC;
  signal core_men_f_i_1_n_0 : STD_LOGIC;
  signal crc_p_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal crc_p_value : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crc_partial : STD_LOGIC;
  signal crc_trig_d1 : STD_LOGIC;
  signal \^crc_trig_d2\ : STD_LOGIC;
  signal \^crc_trig_d2_reg_0\ : STD_LOGIC;
  signal crc_trig_d3 : STD_LOGIC;
  signal crc_trig_d3_i_1_n_0 : STD_LOGIC;
  signal cur_byte_cnt : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \cur_byte_cnt[14]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_6_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cur_byte_cnt_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_done\ : STD_LOGIC;
  signal \^data_done_0\ : STD_LOGIC;
  signal data_sdown_reg_i_1_n_0 : STD_LOGIC;
  signal data_sdown_reg_i_2_n_0 : STD_LOGIC;
  signal \^data_sdown_reg_reg_0\ : STD_LOGIC;
  signal data_wip : STD_LOGIC;
  signal \^data_wip_reg\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal end_mem_wr1 : STD_LOGIC;
  signal end_mem_wr1_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr1_i_2_n_0 : STD_LOGIC;
  signal end_mem_wr1_i_3_n_0 : STD_LOGIC;
  signal \^end_mem_wr2\ : STD_LOGIC;
  signal end_mem_wr2_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr2_i_2_n_0 : STD_LOGIC;
  signal \exp_crc_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \exp_crc_i[7]_i_3_n_0\ : STD_LOGIC;
  signal exp_crc_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fe_opcode : STD_LOGIC;
  signal fs_opcode : STD_LOGIC;
  signal fsm_wip_reg : STD_LOGIC;
  signal fsm_wip_reg_i_1_n_0 : STD_LOGIC;
  signal \^lbuf_blk_wen_i\ : STD_LOGIC;
  signal lbuf_blk_wen_i_i_1_n_0 : STD_LOGIC;
  signal lbuf_rst_code : STD_LOGIC;
  signal mem_data_l32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_data_l32_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_wdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[63]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[64]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[9]_i_1_n_0\ : STD_LOGIC;
  signal mem_wdata_i : STD_LOGIC_VECTOR ( 3 to 3 );
  signal mem_wen0 : STD_LOGIC;
  signal mem_wen_i : STD_LOGIC;
  signal mem_wr_err1 : STD_LOGIC;
  signal mem_wr_err2 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in103_in : STD_LOGIC;
  signal p_0_in104_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in106_in : STD_LOGIC;
  signal p_0_in107_in : STD_LOGIC;
  signal p_0_in108_in : STD_LOGIC;
  signal p_0_in109_in : STD_LOGIC;
  signal p_0_in110_in : STD_LOGIC;
  signal p_0_in111_in : STD_LOGIC;
  signal p_0_in112_in : STD_LOGIC;
  signal p_0_in113_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in115_in : STD_LOGIC;
  signal p_0_in116_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in118_in : STD_LOGIC;
  signal p_0_in124_in : STD_LOGIC;
  signal p_0_in130_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \p_0_out__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_11_in155_in : STD_LOGIC;
  signal p_120_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal p_127_out : STD_LOGIC;
  signal p_129_out : STD_LOGIC;
  signal p_132_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC;
  signal p_138_out : STD_LOGIC;
  signal p_139_out : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_142_in : STD_LOGIC;
  signal p_143_out : STD_LOGIC;
  signal p_15_in156_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_19_in157_in : STD_LOGIC;
  signal p_1_in119_in : STD_LOGIC;
  signal p_1_in125_in : STD_LOGIC;
  signal p_1_in131_in : STD_LOGIC;
  signal p_1_in151_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_23_in158_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_27_in159_in : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_33_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_3_in152_in : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_5_in153_in : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_7_in154_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^phecc_start_d1\ : STD_LOGIC;
  signal pkt_valid_d1 : STD_LOGIC;
  signal pre_byt_cnt1_i_10_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_11_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_13_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_15_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_17_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_2_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_5_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_6_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_7_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_8_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_9_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_1 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_2 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_3 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_4 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_5 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_6 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_7 : STD_LOGIC;
  signal pre_byt_cnt1_reg_n_0 : STD_LOGIC;
  signal pre_byt_cnt2 : STD_LOGIC;
  signal pre_byt_cnt22167_in : STD_LOGIC;
  signal pre_byt_cnt2_i_11_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_14_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_16_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_18_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_1_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_3_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_5_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_6_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_7_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_8_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_9_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_1 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_2 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_3 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_4 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_5 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_6 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_7 : STD_LOGIC;
  signal pre_byt_cnt2_reg_n_0 : STD_LOGIC;
  signal wc_err0 : STD_LOGIC;
  signal \^wc_gt_pload\ : STD_LOGIC;
  signal wc_gt_pload0 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pre_byt_cnt1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[10].fs_hunt[10]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[11].fs_hunt[11]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[12].fs_hunt[12]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[13].fs_hunt[13]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[14].fs_hunt[14]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[15].fs_hunt[15]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[1].fs_hunt[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[2].fs_hunt[2]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[3].fs_hunt[3]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[4].fs_hunt[4]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[5].fs_hunt[5]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[6].fs_hunt[6]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[7].fs_hunt[7]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[8].fs_hunt[8]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[9].fs_hunt[9]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_4\ : label is "soft_lutpair197";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3\ : label is 16;
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_2\ : label is "soft_lutpair195";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wen_i_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_data[0]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_header[0]_i_4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \LP_CNTS[1].lp_data[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \LP_CNTS[2].lp_data[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of crc_trig_d3_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \cur_byte_cnt[10]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \cur_byte_cnt[11]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \cur_byte_cnt[5]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cur_byte_cnt[6]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \data_p_strb[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data_p_strb[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of data_sdown_reg_i_2 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of end_mem_wr1_i_3 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \exp_crc_i[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \exp_crc_i[15]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \exp_crc_i[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \exp_crc_i[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \exp_crc_i[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \exp_crc_i[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \exp_crc_i[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \exp_crc_i[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mem_wdata[0]_i_1\ : label is "soft_lutpair208";
  attribute COMPARATOR_THRESHOLD of pre_byt_cnt1_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of pre_byt_cnt2_reg_i_2 : label is 11;
  attribute SOFT_HLUTNM of wc_err_i_1 : label is "soft_lutpair197";
begin
  \LINE_BUF_WR_64.mem_wdata_i_reg[67]_0\(2 downto 0) <= \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2 downto 0);
  \LINE_BUF_WR_64.str_fwd_reg_0\ <= \^line_buf_wr_64.str_fwd_reg_0\;
  crc_trig_d2 <= \^crc_trig_d2\;
  crc_trig_d2_reg_0 <= \^crc_trig_d2_reg_0\;
  \cur_byte_cnt_reg[3]_0\(3 downto 0) <= \^cur_byte_cnt_reg[3]_0\(3 downto 0);
  \cur_byte_cnt_reg[8]_0\(3 downto 0) <= \^cur_byte_cnt_reg[8]_0\(3 downto 0);
  data_done <= \^data_done\;
  data_done_0 <= \^data_done_0\;
  data_sdown_reg_reg_0 <= \^data_sdown_reg_reg_0\;
  data_wip_reg <= \^data_wip_reg\;
  din(67 downto 0) <= \^din\(67 downto 0);
  end_mem_wr2 <= \^end_mem_wr2\;
  lbuf_blk_wen_i <= \^lbuf_blk_wen_i\;
  \out\(12 downto 0) <= \^out\(12 downto 0);
  phecc_start_d1 <= \^phecc_start_d1\;
  wc_gt_pload <= \^wc_gt_pload\;
  wr_en <= \^wr_en\;
\ERR_FRAME_SYNC[0].fe_hunt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      O => \ERR_FRAME_SYNC[0].fe_hunt[0]_i_1_n_0\
    );
\ERR_FRAME_SYNC[0].fe_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[0].fe_hunt[0]_i_1_n_0\,
      Q => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_1_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      O => fs_opcode
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_1_n_0\,
      Q => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      R => '0'
    );
\ERR_FRAME_SYNC[10].fe_hunt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[10].fs_hunt[10]_i_2_n_0\,
      I5 => p_19_in157_in,
      O => \ERR_FRAME_SYNC[10].fe_hunt[10]_i_1_n_0\
    );
\ERR_FRAME_SYNC[10].fe_hunt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[10].fe_hunt[10]_i_1_n_0\,
      Q => p_19_in157_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[10].fs_hunt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in112_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[10].fs_hunt[10]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[10].fs_hunt[10]_i_1_n_0\
    );
\ERR_FRAME_SYNC[10].fs_hunt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[10].fs_hunt[10]_i_2_n_0\
    );
\ERR_FRAME_SYNC[10].fs_hunt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[10].fs_hunt[10]_i_1_n_0\,
      Q => p_0_in112_in,
      R => '0'
    );
\ERR_FRAME_SYNC[11].fe_hunt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[11].fs_hunt[11]_i_2_n_0\,
      I5 => p_21_in,
      O => \ERR_FRAME_SYNC[11].fe_hunt[11]_i_1_n_0\
    );
\ERR_FRAME_SYNC[11].fe_hunt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[11].fe_hunt[11]_i_1_n_0\,
      Q => p_21_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[11].fs_hunt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in113_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[11].fs_hunt[11]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[11].fs_hunt[11]_i_1_n_0\
    );
\ERR_FRAME_SYNC[11].fs_hunt[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[11].fs_hunt[11]_i_2_n_0\
    );
\ERR_FRAME_SYNC[11].fs_hunt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[11].fs_hunt[11]_i_1_n_0\,
      Q => p_0_in113_in,
      R => '0'
    );
\ERR_FRAME_SYNC[12].fe_hunt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[12].fs_hunt[12]_i_2_n_0\,
      I5 => p_23_in158_in,
      O => \ERR_FRAME_SYNC[12].fe_hunt[12]_i_1_n_0\
    );
\ERR_FRAME_SYNC[12].fe_hunt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[12].fe_hunt[12]_i_1_n_0\,
      Q => p_23_in158_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[12].fs_hunt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in114_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[12].fs_hunt[12]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[12].fs_hunt[12]_i_1_n_0\
    );
\ERR_FRAME_SYNC[12].fs_hunt[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      O => \ERR_FRAME_SYNC[12].fs_hunt[12]_i_2_n_0\
    );
\ERR_FRAME_SYNC[12].fs_hunt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[12].fs_hunt[12]_i_1_n_0\,
      Q => p_0_in114_in,
      R => '0'
    );
\ERR_FRAME_SYNC[13].fe_hunt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[13].fs_hunt[13]_i_2_n_0\,
      I5 => p_25_in,
      O => \ERR_FRAME_SYNC[13].fe_hunt[13]_i_1_n_0\
    );
\ERR_FRAME_SYNC[13].fe_hunt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[13].fe_hunt[13]_i_1_n_0\,
      Q => p_25_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[13].fs_hunt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in115_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[13].fs_hunt[13]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[13].fs_hunt[13]_i_1_n_0\
    );
\ERR_FRAME_SYNC[13].fs_hunt[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      O => \ERR_FRAME_SYNC[13].fs_hunt[13]_i_2_n_0\
    );
\ERR_FRAME_SYNC[13].fs_hunt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[13].fs_hunt[13]_i_1_n_0\,
      Q => p_0_in115_in,
      R => '0'
    );
\ERR_FRAME_SYNC[14].fe_hunt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[14].fs_hunt[14]_i_2_n_0\,
      I5 => p_27_in159_in,
      O => \ERR_FRAME_SYNC[14].fe_hunt[14]_i_1_n_0\
    );
\ERR_FRAME_SYNC[14].fe_hunt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[14].fe_hunt[14]_i_1_n_0\,
      Q => p_27_in159_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[14].fs_hunt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in116_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[14].fs_hunt[14]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[14].fs_hunt[14]_i_1_n_0\
    );
\ERR_FRAME_SYNC[14].fs_hunt[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[14].fs_hunt[14]_i_2_n_0\
    );
\ERR_FRAME_SYNC[14].fs_hunt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[14].fs_hunt[14]_i_1_n_0\,
      Q => p_0_in116_in,
      R => '0'
    );
\ERR_FRAME_SYNC[15].fe_hunt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[15].fs_hunt[15]_i_2_n_0\,
      I5 => \ERR_FRAME_SYNC[15].fe_hunt_reg_n_0_[15]\,
      O => \ERR_FRAME_SYNC[15].fe_hunt[15]_i_1_n_0\
    );
\ERR_FRAME_SYNC[15].fe_hunt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[15].fe_hunt[15]_i_1_n_0\,
      Q => \ERR_FRAME_SYNC[15].fe_hunt_reg_n_0_[15]\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[15].fs_hunt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in117_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[15].fs_hunt[15]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[15].fs_hunt[15]_i_1_n_0\
    );
\ERR_FRAME_SYNC[15].fs_hunt[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[15].fs_hunt[15]_i_2_n_0\
    );
\ERR_FRAME_SYNC[15].fs_hunt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[15].fs_hunt[15]_i_1_n_0\,
      Q => p_0_in117_in,
      R => '0'
    );
\ERR_FRAME_SYNC[1].fe_hunt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_2_n_0\,
      I5 => p_1_in151_in,
      O => \ERR_FRAME_SYNC[1].fe_hunt[1]_i_1_n_0\
    );
\ERR_FRAME_SYNC[1].fe_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[1].fe_hunt[1]_i_1_n_0\,
      Q => p_1_in151_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[1].fs_hunt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in103_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_1_n_0\
    );
\ERR_FRAME_SYNC[1].fs_hunt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_2_n_0\
    );
\ERR_FRAME_SYNC[1].fs_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_1_n_0\,
      Q => p_0_in103_in,
      R => '0'
    );
\ERR_FRAME_SYNC[2].fe_hunt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_2_n_0\,
      I5 => p_3_in152_in,
      O => \ERR_FRAME_SYNC[2].fe_hunt[2]_i_1_n_0\
    );
\ERR_FRAME_SYNC[2].fe_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[2].fe_hunt[2]_i_1_n_0\,
      Q => p_3_in152_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[2].fs_hunt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in104_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_1_n_0\
    );
\ERR_FRAME_SYNC[2].fs_hunt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_2_n_0\
    );
\ERR_FRAME_SYNC[2].fs_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_1_n_0\,
      Q => p_0_in104_in,
      R => '0'
    );
\ERR_FRAME_SYNC[3].fe_hunt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_2_n_0\,
      I5 => p_5_in153_in,
      O => \ERR_FRAME_SYNC[3].fe_hunt[3]_i_1_n_0\
    );
\ERR_FRAME_SYNC[3].fe_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[3].fe_hunt[3]_i_1_n_0\,
      Q => p_5_in153_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[3].fs_hunt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in105_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_1_n_0\
    );
\ERR_FRAME_SYNC[3].fs_hunt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_2_n_0\
    );
\ERR_FRAME_SYNC[3].fs_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_1_n_0\,
      Q => p_0_in105_in,
      R => '0'
    );
\ERR_FRAME_SYNC[4].fe_hunt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[4].fs_hunt[4]_i_2_n_0\,
      I5 => p_7_in154_in,
      O => \ERR_FRAME_SYNC[4].fe_hunt[4]_i_1_n_0\
    );
\ERR_FRAME_SYNC[4].fe_hunt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[4].fe_hunt[4]_i_1_n_0\,
      Q => p_7_in154_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[4].fs_hunt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in106_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[4].fs_hunt[4]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[4].fs_hunt[4]_i_1_n_0\
    );
\ERR_FRAME_SYNC[4].fs_hunt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[4].fs_hunt[4]_i_2_n_0\
    );
\ERR_FRAME_SYNC[4].fs_hunt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[4].fs_hunt[4]_i_1_n_0\,
      Q => p_0_in106_in,
      R => '0'
    );
\ERR_FRAME_SYNC[5].fe_hunt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[5].fs_hunt[5]_i_2_n_0\,
      I5 => p_9_in,
      O => \ERR_FRAME_SYNC[5].fe_hunt[5]_i_1_n_0\
    );
\ERR_FRAME_SYNC[5].fe_hunt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[5].fe_hunt[5]_i_1_n_0\,
      Q => p_9_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[5].fs_hunt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in107_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[5].fs_hunt[5]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[5].fs_hunt[5]_i_1_n_0\
    );
\ERR_FRAME_SYNC[5].fs_hunt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[5].fs_hunt[5]_i_2_n_0\
    );
\ERR_FRAME_SYNC[5].fs_hunt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[5].fs_hunt[5]_i_1_n_0\,
      Q => p_0_in107_in,
      R => '0'
    );
\ERR_FRAME_SYNC[6].fe_hunt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[6].fs_hunt[6]_i_2_n_0\,
      I5 => p_11_in155_in,
      O => \ERR_FRAME_SYNC[6].fe_hunt[6]_i_1_n_0\
    );
\ERR_FRAME_SYNC[6].fe_hunt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[6].fe_hunt[6]_i_1_n_0\,
      Q => p_11_in155_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[6].fs_hunt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in108_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[6].fs_hunt[6]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[6].fs_hunt[6]_i_1_n_0\
    );
\ERR_FRAME_SYNC[6].fs_hunt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[6].fs_hunt[6]_i_2_n_0\
    );
\ERR_FRAME_SYNC[6].fs_hunt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[6].fs_hunt[6]_i_1_n_0\,
      Q => p_0_in108_in,
      R => '0'
    );
\ERR_FRAME_SYNC[7].fe_hunt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[7].fs_hunt[7]_i_2_n_0\,
      I5 => p_13_in,
      O => \ERR_FRAME_SYNC[7].fe_hunt[7]_i_1_n_0\
    );
\ERR_FRAME_SYNC[7].fe_hunt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[7].fe_hunt[7]_i_1_n_0\,
      Q => p_13_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[7].fs_hunt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in109_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[7].fs_hunt[7]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[7].fs_hunt[7]_i_1_n_0\
    );
\ERR_FRAME_SYNC[7].fs_hunt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \ERR_FRAME_SYNC[7].fs_hunt[7]_i_2_n_0\
    );
\ERR_FRAME_SYNC[7].fs_hunt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[7].fs_hunt[7]_i_1_n_0\,
      Q => p_0_in109_in,
      R => '0'
    );
\ERR_FRAME_SYNC[8].fe_hunt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[8].fs_hunt[8]_i_2_n_0\,
      I5 => p_15_in156_in,
      O => \ERR_FRAME_SYNC[8].fe_hunt[8]_i_1_n_0\
    );
\ERR_FRAME_SYNC[8].fe_hunt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[8].fe_hunt[8]_i_1_n_0\,
      Q => p_15_in156_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[8].fs_hunt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in110_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[8].fs_hunt[8]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[8].fs_hunt[8]_i_1_n_0\
    );
\ERR_FRAME_SYNC[8].fs_hunt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => mem_wen_i,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      O => \ERR_FRAME_SYNC[8].fs_hunt[8]_i_2_n_0\
    );
\ERR_FRAME_SYNC[8].fs_hunt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[8].fs_hunt[8]_i_1_n_0\,
      Q => p_0_in110_in,
      R => '0'
    );
\ERR_FRAME_SYNC[9].fe_hunt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00020000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => \ERR_FRAME_SYNC[9].fs_hunt[9]_i_2_n_0\,
      I5 => p_17_in,
      O => \ERR_FRAME_SYNC[9].fe_hunt[9]_i_1_n_0\
    );
\ERR_FRAME_SYNC[9].fe_hunt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[9].fe_hunt[9]_i_1_n_0\,
      Q => p_17_in,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\ERR_FRAME_SYNC[9].fs_hunt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F777F7F7F7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => p_0_in111_in,
      I3 => fs_opcode,
      I4 => \ERR_FRAME_SYNC[9].fs_hunt[9]_i_2_n_0\,
      I5 => fe_opcode,
      O => \ERR_FRAME_SYNC[9].fs_hunt[9]_i_1_n_0\
    );
\ERR_FRAME_SYNC[9].fs_hunt[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      O => \ERR_FRAME_SYNC[9].fs_hunt[9]_i_2_n_0\
    );
\ERR_FRAME_SYNC[9].fs_hunt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[9].fs_hunt[9]_i_1_n_0\,
      Q => p_0_in111_in,
      R => '0'
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]\,
      I1 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I2 => fe_opcode,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      I4 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\
    );
\ERR_FRAME_SYNC_ALL[10].errframesync[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in13_in,
      I1 => \ERR_FRAME_SYNC[10].fs_hunt[10]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in112_in,
      I4 => p_19_in157_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync_reg[10]\
    );
\ERR_FRAME_SYNC_ALL[11].errframesync[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => \ERR_FRAME_SYNC[11].fs_hunt[11]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in113_in,
      I4 => p_21_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync_reg[11]\
    );
\ERR_FRAME_SYNC_ALL[12].errframesync[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in7_in,
      I1 => \ERR_FRAME_SYNC[12].fs_hunt[12]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in114_in,
      I4 => p_23_in158_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync_reg[12]\
    );
\ERR_FRAME_SYNC_ALL[13].errframesync[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => \ERR_FRAME_SYNC[13].fs_hunt[13]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in115_in,
      I4 => p_25_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync_reg[13]\
    );
\ERR_FRAME_SYNC_ALL[14].errframesync[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => \ERR_FRAME_SYNC[14].fs_hunt[14]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in116_in,
      I4 => p_27_in159_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync_reg[14]\
    );
\ERR_FRAME_SYNC_ALL[15].errframesync[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => \ERR_FRAME_SYNC[15].fs_hunt[15]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in117_in,
      I4 => \ERR_FRAME_SYNC[15].fe_hunt_reg_n_0_[15]\,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync_reg[15]\
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in40_in,
      I1 => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in103_in,
      I4 => p_1_in151_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]\
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in37_in,
      I1 => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in104_in,
      I4 => p_3_in152_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]\
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in34_in,
      I1 => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in105_in,
      I4 => p_5_in153_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]\
    );
\ERR_FRAME_SYNC_ALL[4].errframesync[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in31_in,
      I1 => \ERR_FRAME_SYNC[4].fs_hunt[4]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in106_in,
      I4 => p_7_in154_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync_reg[4]\
    );
\ERR_FRAME_SYNC_ALL[5].errframesync[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in28_in,
      I1 => \ERR_FRAME_SYNC[5].fs_hunt[5]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in107_in,
      I4 => p_9_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync_reg[5]\
    );
\ERR_FRAME_SYNC_ALL[6].errframesync[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in25_in,
      I1 => \ERR_FRAME_SYNC[6].fs_hunt[6]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in108_in,
      I4 => p_11_in155_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync_reg[6]\
    );
\ERR_FRAME_SYNC_ALL[7].errframesync[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in22_in,
      I1 => \ERR_FRAME_SYNC[7].fs_hunt[7]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in109_in,
      I4 => p_13_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync_reg[7]\
    );
\ERR_FRAME_SYNC_ALL[8].errframesync[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in19_in,
      I1 => \ERR_FRAME_SYNC[8].fs_hunt[8]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in110_in,
      I4 => p_15_in156_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync_reg[8]\
    );
\ERR_FRAME_SYNC_ALL[9].errframesync[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => \ERR_FRAME_SYNC[9].fs_hunt[9]_i_2_n_0\,
      I2 => fe_opcode,
      I3 => p_0_in111_in,
      I4 => p_17_in,
      I5 => fs_opcode,
      O => \ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync_reg[9]\
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_69_out
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      O => fe_opcode
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      O => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4_n_0\
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_69_out,
      Q => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => p_0_in112_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_29_out
    );
\FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      O => \FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2_n_0\
    );
\FRAME_RCVD_GEN[10].frame_rcvd_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_29_out,
      Q => \FRAME_RCVD_GEN[10].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[11].frame_rcvd_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in113_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_25_out
    );
\FRAME_RCVD_GEN[11].frame_rcvd_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_25_out,
      Q => \FRAME_RCVD_GEN[11].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[12].frame_rcvd_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_0_in114_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_21_out
    );
\FRAME_RCVD_GEN[12].frame_rcvd_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_21_out,
      Q => \FRAME_RCVD_GEN[12].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[13].frame_rcvd_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in115_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_17_out
    );
\FRAME_RCVD_GEN[13].frame_rcvd_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_17_out,
      Q => \FRAME_RCVD_GEN[13].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[14].frame_rcvd_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_13_out
    );
\FRAME_RCVD_GEN[14].frame_rcvd_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_13_out,
      Q => \FRAME_RCVD_GEN[14].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[15].frame_rcvd_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in117_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[10].frame_rcvd_i[10]_i_2_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_9_out
    );
\FRAME_RCVD_GEN[15].frame_rcvd_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_9_out,
      Q => \FRAME_RCVD_GEN[15].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in103_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_65_out
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_65_out,
      Q => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_61_out
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      O => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2_n_0\
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_61_out,
      Q => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in105_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_57_out
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_57_out,
      Q => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[4].frame_rcvd_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_0_in106_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_53_out
    );
\FRAME_RCVD_GEN[4].frame_rcvd_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_53_out,
      Q => \FRAME_RCVD_GEN[4].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[5].frame_rcvd_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in107_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_4_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_49_out
    );
\FRAME_RCVD_GEN[5].frame_rcvd_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_49_out,
      Q => \FRAME_RCVD_GEN[5].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[6].frame_rcvd_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_0_in108_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_45_out
    );
\FRAME_RCVD_GEN[6].frame_rcvd_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_45_out,
      Q => \FRAME_RCVD_GEN[6].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[7].frame_rcvd_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in109_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_2_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_41_out
    );
\FRAME_RCVD_GEN[7].frame_rcvd_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_41_out,
      Q => \FRAME_RCVD_GEN[7].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => p_0_in110_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => mem_wen_i,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_37_out
    );
\FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      O => \FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2_n_0\
    );
\FRAME_RCVD_GEN[8].frame_rcvd_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_37_out,
      Q => \FRAME_RCVD_GEN[8].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FRAME_RCVD_GEN[9].frame_rcvd_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in111_in,
      I1 => fe_opcode,
      I2 => \FRAME_RCVD_GEN[8].frame_rcvd_i[8]_i_2_n_0\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      O => p_33_out
    );
\FRAME_RCVD_GEN[9].frame_rcvd_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_33_out,
      Q => \FRAME_RCVD_GEN[9].frame_rcvd_i_reg\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\FSM_sequential_cur_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44455555"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[0]_0\(0),
      I1 => \^wc_gt_pload\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => \^data_done\,
      O => \FSM_sequential_cur_state_reg[0]\
    );
\HSC2R_CDC[44].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      I1 => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      I3 => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      I4 => \HSC2R_CDC[44].hsc2r_bus_cdc_i_2_n_0\,
      I5 => \HSC2R_CDC[44].hsc2r_bus_cdc_i_3_n_0\,
      O => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg[2]_0\(0)
    );
\HSC2R_CDC[44].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[14].frame_rcvd_i_reg\,
      I1 => \FRAME_RCVD_GEN[15].frame_rcvd_i_reg\,
      I2 => \FRAME_RCVD_GEN[12].frame_rcvd_i_reg\,
      I3 => \FRAME_RCVD_GEN[13].frame_rcvd_i_reg\,
      I4 => \FRAME_RCVD_GEN[11].frame_rcvd_i_reg\,
      I5 => \FRAME_RCVD_GEN[10].frame_rcvd_i_reg\,
      O => \HSC2R_CDC[44].hsc2r_bus_cdc_i_2_n_0\
    );
\HSC2R_CDC[44].hsc2r_bus_cdc_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[8].frame_rcvd_i_reg\,
      I1 => \FRAME_RCVD_GEN[9].frame_rcvd_i_reg\,
      I2 => \FRAME_RCVD_GEN[6].frame_rcvd_i_reg\,
      I3 => \FRAME_RCVD_GEN[7].frame_rcvd_i_reg\,
      I4 => \FRAME_RCVD_GEN[5].frame_rcvd_i_reg\,
      I5 => \FRAME_RCVD_GEN[4].frame_rcvd_i_reg\,
      O => \HSC2R_CDC[44].hsc2r_bus_cdc_i_3_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^line_buf_wr_64.str_fwd_reg_0\,
      I1 => pkt_valid,
      I2 => \^data_wip_reg\,
      I3 => \^data_done_0\,
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\,
      Q => \^out\(7),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\,
      Q => \^out\(8),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_4\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\,
      S(7 downto 5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18 downto 16),
      S(4 downto 0) => \^out\(12 downto 8)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\,
      Q => \^out\(9),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\,
      Q => \^out\(10),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\,
      Q => \^out\(11),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\,
      Q => \^out\(12),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_4\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\,
      S(7 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26 downto 19)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_4\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31 downto 27)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\,
      Q => \^out\(0),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_4\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\,
      S(7 downto 1) => \^out\(7 downto 1),
      S(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\,
      Q => \^out\(1),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\,
      Q => \^out\(2),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\,
      Q => \^out\(3),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\,
      Q => \^out\(4),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\,
      Q => \^out\(5),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\,
      Q => \^out\(6),
      R => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(0),
      Q => mem_data_l32_d(0),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(10),
      Q => mem_data_l32_d(10),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(11),
      Q => mem_data_l32_d(11),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(12),
      Q => mem_data_l32_d(12),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(13),
      Q => mem_data_l32_d(13),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(14),
      Q => mem_data_l32_d(14),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(15),
      Q => mem_data_l32_d(15),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(16),
      Q => mem_data_l32_d(16),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(17),
      Q => mem_data_l32_d(17),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(18),
      Q => mem_data_l32_d(18),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(19),
      Q => mem_data_l32_d(19),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(1),
      Q => mem_data_l32_d(1),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(20),
      Q => mem_data_l32_d(20),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(21),
      Q => mem_data_l32_d(21),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(22),
      Q => mem_data_l32_d(22),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(23),
      Q => mem_data_l32_d(23),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(24),
      Q => mem_data_l32_d(24),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(25),
      Q => mem_data_l32_d(25),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(26),
      Q => mem_data_l32_d(26),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(27),
      Q => mem_data_l32_d(27),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(28),
      Q => mem_data_l32_d(28),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(29),
      Q => mem_data_l32_d(29),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(2),
      Q => mem_data_l32_d(2),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(30),
      Q => mem_data_l32_d(30),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(31),
      Q => mem_data_l32_d(31),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(3),
      Q => mem_data_l32_d(3),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(4),
      Q => mem_data_l32_d(4),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(5),
      Q => mem_data_l32_d(5),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(6),
      Q => mem_data_l32_d(6),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(7),
      Q => mem_data_l32_d(7),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(8),
      Q => mem_data_l32_d(8),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(9),
      Q => mem_data_l32_d(9),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(0),
      Q => mem_data_l32(0),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(10),
      Q => mem_data_l32(10),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(11),
      Q => mem_data_l32(11),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(12),
      Q => mem_data_l32(12),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(13),
      Q => mem_data_l32(13),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(14),
      Q => mem_data_l32(14),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(15),
      Q => mem_data_l32(15),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(16),
      Q => mem_data_l32(16),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(17),
      Q => mem_data_l32(17),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(18),
      Q => mem_data_l32(18),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(19),
      Q => mem_data_l32(19),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(1),
      Q => mem_data_l32(1),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(20),
      Q => mem_data_l32(20),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(21),
      Q => mem_data_l32(21),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(22),
      Q => mem_data_l32(22),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(23),
      Q => mem_data_l32(23),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(24),
      Q => mem_data_l32(24),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(25),
      Q => mem_data_l32(25),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(26),
      Q => mem_data_l32(26),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(27),
      Q => mem_data_l32(27),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(28),
      Q => mem_data_l32(28),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(29),
      Q => mem_data_l32(29),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(2),
      Q => mem_data_l32(2),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(30),
      Q => mem_data_l32(30),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(31),
      Q => mem_data_l32(31),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(3),
      Q => mem_data_l32(3),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(4),
      Q => mem_data_l32(4),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(5),
      Q => mem_data_l32(5),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(6),
      Q => mem_data_l32(6),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(7),
      Q => mem_data_l32(7),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(8),
      Q => mem_data_l32(8),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0),
      D => D(9),
      Q => mem_data_l32(9),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(0),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(0),
      I4 => Q(0),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(10),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(10),
      I4 => Q(10),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(11),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(11),
      I4 => Q(11),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(12),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(12),
      I4 => Q(12),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(13),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(13),
      I4 => Q(13),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(14),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(14),
      I4 => Q(14),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(15),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(15),
      I4 => Q(15),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(16),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(16),
      I4 => Q(16),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(17),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(17),
      I4 => Q(17),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(18),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(18),
      I4 => Q(18),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(19),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(19),
      I4 => Q(19),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(1),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(1),
      I4 => Q(1),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(20),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(20),
      I4 => Q(20),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(21),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(21),
      I4 => Q(21),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(22),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(22),
      I4 => Q(22),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(23),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(23),
      I4 => Q(23),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(24),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(24),
      I4 => Q(24),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(25),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(25),
      I4 => Q(25),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => mem_data_l32(26),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I3 => mem_data_l32_d(26),
      O => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => mem_data_l32(27),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I3 => mem_data_l32_d(27),
      O => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => mem_data_l32(28),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I3 => mem_data_l32_d(28),
      O => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => mem_data_l32(29),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I3 => mem_data_l32_d(29),
      O => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(2),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(2),
      I4 => Q(2),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => mem_data_l32(30),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I3 => mem_data_l32_d(30),
      O => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\,
      I2 => \^data_wip_reg\,
      I3 => \^line_buf_wr_64.str_fwd_reg_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_13_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => mem_data_l32(31),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I3 => mem_data_l32_d(31),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      O => S(6)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(12),
      I1 => Q(23),
      I2 => \^out\(11),
      I3 => Q(22),
      O => S(5)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(10),
      I1 => Q(21),
      I2 => \^out\(9),
      I3 => Q(20),
      O => S(4)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(8),
      I1 => Q(19),
      I2 => \^out\(7),
      I3 => Q(18),
      O => S(3)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(6),
      I1 => Q(17),
      I2 => \^out\(5),
      I3 => Q(16),
      O => S(2)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(4),
      I1 => Q(15),
      I2 => \^out\(3),
      I3 => Q(14),
      O => S(1)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(2),
      I1 => Q(13),
      I2 => \^out\(1),
      I3 => Q(12),
      O => S(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(3),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(3),
      I4 => Q(3),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(4),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(4),
      I4 => Q(4),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(5),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(5),
      I4 => Q(5),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22FF22F2"
    )
        port map (
      I0 => \^end_mem_wr2\,
      I1 => dest_out,
      I2 => \^crc_trig_d2\,
      I3 => mem_wr_err1,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg[65]_0\,
      O => \p_0_out__0\(1)
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^data_done_0\,
      I1 => \^wc_gt_pload\,
      I2 => dest_out,
      I3 => end_mem_wr1,
      O => mem_wr_err1
    );
\LINE_BUF_WR_64.mem_wdata_i[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F8F00FFFFFFFF"
    )
        port map (
      I0 => \^data_done_0\,
      I1 => \^wc_gt_pload\,
      I2 => dest_out,
      I3 => end_mem_wr1,
      I4 => \^end_mem_wr2\,
      I5 => m_axis_aresetn,
      O => mem_wdata_i(3)
    );
\LINE_BUF_WR_64.mem_wdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(6),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(6),
      I4 => Q(6),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(7),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(7),
      I4 => Q(7),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(8),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(8),
      I4 => Q(8),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => mem_data_l32_d(9),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\,
      I3 => mem_data_l32(9),
      I4 => Q(9),
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\,
      O => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[10]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[11]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[12]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[13]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[14]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[15]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[16]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[17]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[18]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[19]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[20]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[21]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[22]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[23]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[26]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[27]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[28]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[29]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[30]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[31]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_CO_UNCONNECTED\(7),
      CO(6) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\,
      CO(5) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\,
      CO(4) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\,
      CO(3) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_4\,
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_5\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_6\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\,
      S(5) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\,
      S(4) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\,
      S(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\,
      S(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\,
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_13_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(0),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(1),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(2),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(3),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(4),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(5),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(6),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(7),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(8),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(9),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(10),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(11),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(12),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(13),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(14),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(15),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(16),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(17),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(18),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(19),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(20),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(21),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(22),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(23),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(24),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(25),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(26),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(27),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(28),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(29),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(30),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(31),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg[64]_0\,
      Q => p_0_in(0),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \p_0_out__0\(1),
      Q => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg[67]_1\(0),
      Q => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      R => mem_wdata_i(3)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg[67]_1\(1),
      Q => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      R => mem_wdata_i(3)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[8]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[9]\,
      R => SR(0)
    );
\LINE_BUF_WR_64.mem_wen_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFDFD"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      I2 => \LINE_BUF_WR_64.mem_wen_i_reg_0\,
      I3 => dest_out,
      I4 => \^end_mem_wr2\,
      I5 => \^crc_trig_d2_reg_0\,
      O => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^line_buf_wr_64.str_fwd_reg_0\,
      I1 => \^data_wip_reg\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\,
      O => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAEAE"
    )
        port map (
      I0 => \^crc_trig_d2\,
      I1 => end_mem_wr1,
      I2 => dest_out,
      I3 => \^wc_gt_pload\,
      I4 => \^data_done_0\,
      O => \^crc_trig_d2_reg_0\
    );
\LINE_BUF_WR_64.mem_wen_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\,
      Q => mem_wen_i,
      R => SR(0)
    );
\LINE_BUF_WR_64.str_fwd_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \^crc_trig_d2_reg_0\,
      I1 => \LINE_BUF_WR_64.str_fwd_i_2_n_0\,
      I2 => \LINE_BUF_WR_64.str_fwd_reg_1\,
      I3 => mem_data1,
      I4 => \^data_done_0\,
      I5 => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\,
      O => \LINE_BUF_WR_64.str_fwd_i_1_n_0\
    );
\LINE_BUF_WR_64.str_fwd_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAA8AAA"
    )
        port map (
      I0 => \^line_buf_wr_64.str_fwd_reg_0\,
      I1 => \^data_done_0\,
      I2 => pkt_valid,
      I3 => \^data_wip_reg\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\,
      I5 => mem_wr_err2,
      O => \LINE_BUF_WR_64.str_fwd_i_2_n_0\
    );
\LINE_BUF_WR_64.str_fwd_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^end_mem_wr2\,
      I1 => dest_out,
      O => mem_wr_err2
    );
\LINE_BUF_WR_64.str_fwd_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.str_fwd_i_1_n_0\,
      Q => \^line_buf_wr_64.str_fwd_reg_0\,
      R => '0'
    );
\LP_CNTS[0].lp_count_en[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I1 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => p_138_out
    );
\LP_CNTS[0].lp_count_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_138_out,
      Q => lp_count_en(0),
      R => SR(0)
    );
\LP_CNTS[0].lp_data[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      O => \LP_CNTS[0].lp_data[0]_i_2_n_0\
    );
\LP_CNTS[0].lp_data[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_wen_i,
      I1 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => p_139_out
    );
\LP_CNTS[0].lp_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_139_out,
      Q => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      R => lp_data
    );
\LP_CNTS[0].lp_header[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => p_143_out,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I2 => p_0_in130_in,
      I3 => p_0_in124_in,
      I4 => p_0_in118_in,
      I5 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => \LP_CNTS[0].lp_header[0]_i_1_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I5 => p_142_in,
      O => p_143_out
    );
\LP_CNTS[0].lp_header[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F070"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      I2 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      I5 => \LP_CNTS[0].lp_header[0]_i_5_n_0\,
      O => p_142_in
    );
\LP_CNTS[0].lp_header[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => p_0_in(0),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      O => \LP_CNTS[0].lp_header[0]_i_4_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I4 => p_0_in(0),
      I5 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      O => \LP_CNTS[0].lp_header[0]_i_5_n_0\
    );
\LP_CNTS[0].lp_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[0].lp_header[0]_i_1_n_0\,
      Q => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      R => lp_data
    );
\LP_CNTS[1].lp_count_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in130_in,
      I1 => p_1_in131_in,
      O => p_132_out
    );
\LP_CNTS[1].lp_count_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_132_out,
      Q => lp_count_en(1),
      R => SR(0)
    );
\LP_CNTS[1].lp_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_wen_i,
      I1 => p_1_in131_in,
      O => p_133_out
    );
\LP_CNTS[1].lp_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_133_out,
      Q => p_0_in130_in,
      R => lp_data
    );
\LP_CNTS[1].lp_header[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => p_135_out,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I2 => p_0_in130_in,
      I3 => p_0_in124_in,
      I4 => p_0_in118_in,
      I5 => p_1_in131_in,
      O => \LP_CNTS[1].lp_header[1]_i_1_n_0\
    );
\LP_CNTS[1].lp_header[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I5 => p_142_in,
      O => p_135_out
    );
\LP_CNTS[1].lp_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[1].lp_header[1]_i_1_n_0\,
      Q => p_1_in131_in,
      R => lp_data
    );
\LP_CNTS[2].lp_count_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in124_in,
      I1 => p_1_in125_in,
      O => p_126_out
    );
\LP_CNTS[2].lp_count_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_126_out,
      Q => lp_count_en(2),
      R => SR(0)
    );
\LP_CNTS[2].lp_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_wen_i,
      I1 => p_1_in125_in,
      O => p_127_out
    );
\LP_CNTS[2].lp_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_127_out,
      Q => p_0_in124_in,
      R => lp_data
    );
\LP_CNTS[2].lp_header[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => p_129_out,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I2 => p_0_in130_in,
      I3 => p_0_in124_in,
      I4 => p_0_in118_in,
      I5 => p_1_in125_in,
      O => \LP_CNTS[2].lp_header[2]_i_1_n_0\
    );
\LP_CNTS[2].lp_header[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I3 => mem_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I5 => p_142_in,
      O => p_129_out
    );
\LP_CNTS[2].lp_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[2].lp_header[2]_i_1_n_0\,
      Q => p_1_in125_in,
      R => lp_data
    );
\LP_CNTS[3].lp_count_en[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in118_in,
      I1 => p_1_in119_in,
      O => p_120_out
    );
\LP_CNTS[3].lp_count_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_120_out,
      Q => lp_count_en(3),
      R => SR(0)
    );
\LP_CNTS[3].lp_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_wen_i,
      I1 => p_1_in119_in,
      O => p_121_out
    );
\LP_CNTS[3].lp_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_121_out,
      Q => p_0_in118_in,
      R => lp_data
    );
\LP_CNTS[3].lp_header[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => p_123_out,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I2 => p_0_in130_in,
      I3 => p_0_in124_in,
      I4 => p_0_in118_in,
      I5 => p_1_in119_in,
      O => \LP_CNTS[3].lp_header[3]_i_1_n_0\
    );
\LP_CNTS[3].lp_header[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      I2 => mem_wen_i,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      I5 => p_142_in,
      O => p_123_out
    );
\LP_CNTS[3].lp_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[3].lp_header[3]_i_1_n_0\,
      Q => p_1_in119_in,
      R => lp_data
    );
core_men_f_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => core_men_f,
      I2 => dest_out,
      I3 => \^data_done\,
      O => core_men_f_i_1_n_0
    );
core_men_f_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => core_men_f_i_1_n_0,
      Q => core_men_f,
      R => '0'
    );
\crc_blk_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_blk_sel_reg[0]_0\,
      Q => crc_blk_sel(0),
      R => '0'
    );
\crc_blk_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_blk_sel_reg[1]_0\,
      Q => crc_blk_sel(1),
      R => '0'
    );
\crc_blk_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_blk_sel_reg[2]_0\,
      Q => crc_blk_sel(2),
      R => '0'
    );
\crc_blk_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_blk_sel_reg[3]_0\,
      Q => crc_blk_sel(3),
      R => '0'
    );
\crc_p_strb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_strb_reg[1]_0\(0),
      Q => crc_p_strb(0),
      R => SR(0)
    );
\crc_p_strb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_strb_reg[1]_0\(1),
      Q => crc_p_strb(1),
      R => SR(0)
    );
\crc_p_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(0),
      Q => crc_p_value(0),
      R => SR(0)
    );
\crc_p_value_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(10),
      Q => crc_p_value(10),
      R => SR(0)
    );
\crc_p_value_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(11),
      Q => crc_p_value(11),
      R => SR(0)
    );
\crc_p_value_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(12),
      Q => crc_p_value(12),
      R => SR(0)
    );
\crc_p_value_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(13),
      Q => crc_p_value(13),
      R => SR(0)
    );
\crc_p_value_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(14),
      Q => crc_p_value(14),
      R => SR(0)
    );
\crc_p_value_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(15),
      Q => crc_p_value(15),
      R => SR(0)
    );
\crc_p_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(1),
      Q => crc_p_value(1),
      R => SR(0)
    );
\crc_p_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(2),
      Q => crc_p_value(2),
      R => SR(0)
    );
\crc_p_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(3),
      Q => crc_p_value(3),
      R => SR(0)
    );
\crc_p_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(4),
      Q => crc_p_value(4),
      R => SR(0)
    );
\crc_p_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(5),
      Q => crc_p_value(5),
      R => SR(0)
    );
\crc_p_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(6),
      Q => crc_p_value(6),
      R => SR(0)
    );
\crc_p_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(7),
      Q => crc_p_value(7),
      R => SR(0)
    );
\crc_p_value_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(8),
      Q => crc_p_value(8),
      R => SR(0)
    );
\crc_p_value_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_value_reg[15]_1\(9),
      Q => crc_p_value(9),
      R => SR(0)
    );
crc_partial_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_partial0,
      Q => crc_partial,
      R => SR(0)
    );
crc_trig_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_trig_d10,
      Q => crc_trig_d1,
      R => SR(0)
    );
crc_trig_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_trig_d1,
      Q => \^crc_trig_d2\,
      R => SR(0)
    );
crc_trig_d3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^crc_trig_d2\,
      I1 => m_axis_aresetn,
      I2 => crc_trig_d3,
      O => crc_trig_d3_i_1_n_0
    );
crc_trig_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_trig_d3_i_1_n_0,
      Q => crc_trig_d3,
      R => '0'
    );
\cur_byte_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[3]_0\(0),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(0),
      O => \p_2_in__0\(0)
    );
\cur_byte_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[8]_0\(2),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(10),
      O => \p_2_in__0\(10)
    );
\cur_byte_cnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => cur_byte_cnt(9),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(8),
      I3 => cur_byte_cnt(10),
      O => \^cur_byte_cnt_reg[8]_0\(2)
    );
\cur_byte_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[8]_0\(3),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(11),
      O => \p_2_in__0\(11)
    );
\cur_byte_cnt[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(9),
      I3 => cur_byte_cnt(10),
      I4 => cur_byte_cnt(11),
      O => \^cur_byte_cnt_reg[8]_0\(3)
    );
\cur_byte_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \p_0_in__0\(12),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(12),
      O => \p_2_in__0\(12)
    );
\cur_byte_cnt[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => cur_byte_cnt(11),
      I1 => cur_byte_cnt(10),
      I2 => cur_byte_cnt(9),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => cur_byte_cnt(8),
      I5 => cur_byte_cnt(12),
      O => \p_0_in__0\(12)
    );
\cur_byte_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0900"
    )
        port map (
      I0 => \cur_byte_cnt[14]_i_2_n_0\,
      I1 => cur_byte_cnt(13),
      I2 => \^phecc_start_d1\,
      I3 => dest_out,
      I4 => \cur_byte_cnt_reg[15]_0\(13),
      O => \p_2_in__0\(13)
    );
\cur_byte_cnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D2FFFF00D20000"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(14),
      I3 => \^phecc_start_d1\,
      I4 => dest_out,
      I5 => \cur_byte_cnt_reg[15]_0\(14),
      O => \p_2_in__0\(14)
    );
\cur_byte_cnt[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => cur_byte_cnt(11),
      I1 => cur_byte_cnt(10),
      I2 => cur_byte_cnt(9),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => cur_byte_cnt(8),
      I5 => cur_byte_cnt(12),
      O => \cur_byte_cnt[14]_i_2_n_0\
    );
\cur_byte_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      O => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => pkt_valid,
      I1 => fsm_wip_reg,
      I2 => dest_out,
      I3 => \^phecc_start_d1\,
      O => \cur_byte_cnt[15]_i_2_n_0\
    );
\cur_byte_cnt[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \p_0_in__0\(15),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(15),
      O => \p_2_in__0\(15)
    );
\cur_byte_cnt[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \cur_byte_cnt[15]_i_6_n_0\,
      I1 => pkt_valid,
      I2 => pkt_valid_d1,
      I3 => diwc_corrected_zero,
      I4 => pre_byt_cnt1_reg_n_0,
      I5 => data_donei120_out,
      O => \^data_done\
    );
\cur_byte_cnt[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => cur_byte_cnt(14),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(13),
      I3 => cur_byte_cnt(15),
      O => \p_0_in__0\(15)
    );
\cur_byte_cnt[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFEAAAEAAAE"
    )
        port map (
      I0 => \^wc_gt_pload\,
      I1 => mem_wen_i,
      I2 => data_wip_reg_i_2_0(1),
      I3 => data_wip_reg_i_2_0(0),
      I4 => diwc_corrected_zero,
      I5 => core_men_f,
      O => \cur_byte_cnt[15]_i_6_n_0\
    );
\cur_byte_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[3]_0\(1),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(1),
      O => \p_2_in__0\(1)
    );
\cur_byte_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[3]_0\(2),
      I1 => \^phecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(2),
      O => \p_2_in__0\(2)
    );
\cur_byte_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14FF1400"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[3]_0\(2),
      I2 => \^cur_byte_cnt_reg[3]_0\(3),
      I3 => dest_out,
      I4 => \cur_byte_cnt_reg[15]_0\(3),
      O => \p_2_in__0\(3)
    );
\cur_byte_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540FFFF15400000"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[3]_0\(3),
      I2 => \^cur_byte_cnt_reg[3]_0\(2),
      I3 => cur_byte_cnt(4),
      I4 => dest_out,
      I5 => \cur_byte_cnt_reg[15]_0\(4),
      O => \p_2_in__0\(4)
    );
\cur_byte_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \p_0_in__0\(5),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(5),
      O => \p_2_in__0\(5)
    );
\cur_byte_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cur_byte_cnt(4),
      I1 => \^cur_byte_cnt_reg[3]_0\(2),
      I2 => \^cur_byte_cnt_reg[3]_0\(3),
      I3 => cur_byte_cnt(5),
      O => \p_0_in__0\(5)
    );
\cur_byte_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[8]_0\(0),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(6),
      O => \p_2_in__0\(6)
    );
\cur_byte_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => \^cur_byte_cnt_reg[3]_0\(3),
      I2 => \^cur_byte_cnt_reg[3]_0\(2),
      I3 => cur_byte_cnt(4),
      I4 => cur_byte_cnt(6),
      O => \^cur_byte_cnt_reg[8]_0\(0)
    );
\cur_byte_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \^phecc_start_d1\,
      I1 => \^cur_byte_cnt_reg[8]_0\(1),
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]_0\(7),
      O => \p_2_in__0\(7)
    );
\cur_byte_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cur_byte_cnt(4),
      I1 => \^cur_byte_cnt_reg[3]_0\(2),
      I2 => \^cur_byte_cnt_reg[3]_0\(3),
      I3 => cur_byte_cnt(5),
      I4 => cur_byte_cnt(6),
      I5 => cur_byte_cnt(7),
      O => \^cur_byte_cnt_reg[8]_0\(1)
    );
\cur_byte_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0900"
    )
        port map (
      I0 => \cur_byte_cnt[9]_i_2_n_0\,
      I1 => cur_byte_cnt(8),
      I2 => \^phecc_start_d1\,
      I3 => dest_out,
      I4 => \cur_byte_cnt_reg[15]_0\(8),
      O => \p_2_in__0\(8)
    );
\cur_byte_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D2FFFF00D20000"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(9),
      I3 => \^phecc_start_d1\,
      I4 => dest_out,
      I5 => \cur_byte_cnt_reg[15]_0\(9),
      O => \p_2_in__0\(9)
    );
\cur_byte_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cur_byte_cnt(4),
      I1 => \^cur_byte_cnt_reg[3]_0\(2),
      I2 => \^cur_byte_cnt_reg[3]_0\(3),
      I3 => cur_byte_cnt(5),
      I4 => cur_byte_cnt(6),
      I5 => cur_byte_cnt(7),
      O => \cur_byte_cnt[9]_i_2_n_0\
    );
\cur_byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(0),
      Q => \^cur_byte_cnt_reg[3]_0\(0),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(10),
      Q => cur_byte_cnt(10),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(11),
      Q => cur_byte_cnt(11),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(12),
      Q => cur_byte_cnt(12),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(13),
      Q => cur_byte_cnt(13),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(14),
      Q => cur_byte_cnt(14),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(15),
      Q => cur_byte_cnt(15),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(1),
      Q => \^cur_byte_cnt_reg[3]_0\(1),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(2),
      Q => \^cur_byte_cnt_reg[3]_0\(2),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(3),
      Q => \^cur_byte_cnt_reg[3]_0\(3),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(4),
      Q => cur_byte_cnt(4),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(5),
      Q => cur_byte_cnt(5),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(6),
      Q => cur_byte_cnt(6),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(7),
      Q => cur_byte_cnt(7),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(8),
      Q => cur_byte_cnt(8),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => \p_2_in__0\(9),
      Q => cur_byte_cnt(9),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\data_p_strb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      O => \crc_p_strb_reg[0]_0\(0)
    );
\data_p_strb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crc_partial,
      I1 => crc_start_d1,
      O => E(0)
    );
\data_p_strb[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_p_strb(0),
      O => \crc_p_strb_reg[0]_0\(1)
    );
data_sdown_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A00AA"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^data_sdown_reg_reg_0\,
      I2 => data_sdown_reg_i_2_n_0,
      I3 => dest_out,
      I4 => end_mem_wr1,
      O => data_sdown_reg_i_1_n_0
    );
data_sdown_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I4 => mem_wen_i,
      O => data_sdown_reg_i_2_n_0
    );
data_sdown_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_sdown_reg_i_1_n_0,
      Q => \^data_sdown_reg_reg_0\,
      R => '0'
    );
data_wip_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^data_done_0\,
      I1 => \^data_wip_reg\,
      I2 => fsm_wip_reg_reg_0,
      I3 => fsm_wip_reg_reg_1,
      O => data_wip
    );
data_wip_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \cur_byte_cnt[15]_i_6_n_0\,
      I1 => pkt_valid,
      I2 => pkt_valid_d1,
      I3 => diwc_corrected_zero,
      I4 => pre_byt_cnt2_reg_n_0,
      I5 => data_donei120_out,
      O => \^data_done_0\
    );
data_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_wip,
      Q => \^data_wip_reg\,
      R => SR(0)
    );
end_mem_wr1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => end_mem_wr1_i_2_n_0,
      I1 => \^data_done_0\,
      O => end_mem_wr1_i_1_n_0
    );
end_mem_wr1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A000A0A0A0A8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^data_wip_reg\,
      I2 => end_mem_wr1,
      I3 => end_mem_wr1_i_3_n_0,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I5 => p_0_in(0),
      O => end_mem_wr1_i_2_n_0
    );
end_mem_wr1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => mem_wen_i,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      O => end_mem_wr1_i_3_n_0
    );
end_mem_wr1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr1_i_1_n_0,
      Q => end_mem_wr1,
      R => '0'
    );
end_mem_wr2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => end_mem_wr2_i_2_n_0,
      I2 => p_0_in(0),
      I3 => mem_wen_i,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I5 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      O => end_mem_wr2_i_1_n_0
    );
end_mem_wr2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10005000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(0),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(2),
      I3 => mem_wen_i,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[67]_0\(1),
      I5 => \^end_mem_wr2\,
      O => end_mem_wr2_i_2_n_0
    );
end_mem_wr2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr2_i_1_n_0,
      Q => \^end_mem_wr2\,
      R => '0'
    );
\exp_crc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(0),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(0),
      O => \crc_p_value_reg[15]_0\(0)
    );
\exp_crc_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(10),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(10),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(2),
      O => \crc_p_value_reg[15]_0\(10)
    );
\exp_crc_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(11),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(11),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(3),
      O => \crc_p_value_reg[15]_0\(11)
    );
\exp_crc_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(12),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(12),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(4),
      O => \crc_p_value_reg[15]_0\(12)
    );
\exp_crc_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(13),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(13),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(5),
      O => \crc_p_value_reg[15]_0\(13)
    );
\exp_crc_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(14),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(14),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(6),
      O => \crc_p_value_reg[15]_0\(14)
    );
\exp_crc_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000500044450000"
    )
        port map (
      I0 => crc_start_d1,
      I1 => \exp_crc_i_reg[8]\(0),
      I2 => crc_p_strb(1),
      I3 => crc_p_strb(0),
      I4 => pkt_valid_d1,
      I5 => crc_partial,
      O => crc_start_d1_reg(1)
    );
\exp_crc_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(15),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(15),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(7),
      O => \crc_p_value_reg[15]_0\(15)
    );
\exp_crc_i[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      O => \exp_crc_i[15]_i_3_n_0\
    );
\exp_crc_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(1),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(1),
      O => \crc_p_value_reg[15]_0\(1)
    );
\exp_crc_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(2),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(2),
      O => \crc_p_value_reg[15]_0\(2)
    );
\exp_crc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(3),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(3),
      O => \crc_p_value_reg[15]_0\(3)
    );
\exp_crc_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(4),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(4),
      O => \crc_p_value_reg[15]_0\(4)
    );
\exp_crc_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(5),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(5),
      O => \crc_p_value_reg[15]_0\(5)
    );
\exp_crc_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(6),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(6),
      O => \crc_p_value_reg[15]_0\(6)
    );
\exp_crc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \exp_crc_i[7]_i_3_n_0\,
      I1 => crc_start_d1,
      O => crc_start_d1_reg(0)
    );
\exp_crc_i[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(7),
      I1 => crc_partial,
      I2 => \exp_crc_i_reg[15]\(7),
      O => \crc_p_value_reg[15]_0\(7)
    );
\exp_crc_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4A0A4A0A4A0A4"
    )
        port map (
      I0 => crc_partial,
      I1 => pkt_valid_d1,
      I2 => crc_p_strb(0),
      I3 => crc_p_strb(1),
      I4 => \exp_crc_i_reg[8]\(0),
      I5 => \exp_crc_i_reg[8]\(1),
      O => \exp_crc_i[7]_i_3_n_0\
    );
\exp_crc_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(8),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(8),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(0),
      O => \crc_p_value_reg[15]_0\(8)
    );
\exp_crc_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(9),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \exp_crc_i_reg[15]\(9),
      I4 => \exp_crc_i_reg[8]\(1),
      I5 => \exp_crc_i_reg[15]\(1),
      O => \crc_p_value_reg[15]_0\(9)
    );
\exp_crc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(0),
      Q => exp_crc_r(0),
      R => SR(0)
    );
\exp_crc_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(10),
      Q => exp_crc_r(10),
      R => SR(0)
    );
\exp_crc_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(11),
      Q => exp_crc_r(11),
      R => SR(0)
    );
\exp_crc_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(12),
      Q => exp_crc_r(12),
      R => SR(0)
    );
\exp_crc_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(13),
      Q => exp_crc_r(13),
      R => SR(0)
    );
\exp_crc_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(14),
      Q => exp_crc_r(14),
      R => SR(0)
    );
\exp_crc_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(15),
      Q => exp_crc_r(15),
      R => SR(0)
    );
\exp_crc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(1),
      Q => exp_crc_r(1),
      R => SR(0)
    );
\exp_crc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(2),
      Q => exp_crc_r(2),
      R => SR(0)
    );
\exp_crc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(3),
      Q => exp_crc_r(3),
      R => SR(0)
    );
\exp_crc_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(4),
      Q => exp_crc_r(4),
      R => SR(0)
    );
\exp_crc_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(5),
      Q => exp_crc_r(5),
      R => SR(0)
    );
\exp_crc_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(6),
      Q => exp_crc_r(6),
      R => SR(0)
    );
\exp_crc_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(7),
      Q => exp_crc_r(7),
      R => SR(0)
    );
\exp_crc_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(8),
      Q => exp_crc_r(8),
      R => SR(0)
    );
\exp_crc_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \exp_crc_r_reg[15]_0\(9),
      Q => exp_crc_r(9),
      R => SR(0)
    );
fsm_wip_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => fsm_wip_reg_reg_0,
      I1 => fsm_wip_reg_reg_1,
      I2 => \^data_done\,
      I3 => fsm_wip_reg,
      O => fsm_wip_reg_i_1_n_0
    );
fsm_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsm_wip_reg_i_1_n_0,
      Q => fsm_wip_reg,
      R => SR(0)
    );
lbuf_blk_wen_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => lbuf_rst_code,
      I1 => lbuf_blk_wen_i_reg_0,
      I2 => full,
      I3 => \^lbuf_blk_wen_i\,
      O => lbuf_blk_wen_i_i_1_n_0
    );
lbuf_blk_wen_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^wr_en\,
      I1 => \^din\(65),
      I2 => \^din\(64),
      I3 => \^din\(67),
      I4 => \^din\(66),
      O => lbuf_rst_code
    );
lbuf_blk_wen_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => lbuf_blk_wen_i_i_1_n_0,
      Q => \^lbuf_blk_wen_i\,
      R => \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\
    );
\mem_wdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \mem_wdata_reg[5]_0\(0),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[0]_i_1_n_0\
    );
\mem_wdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(2),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[10]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[10]_i_1_n_0\
    );
\mem_wdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(3),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[11]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[11]_i_1_n_0\
    );
\mem_wdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(4),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[12]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[12]_i_1_n_0\
    );
\mem_wdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(5),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[13]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[13]_i_1_n_0\
    );
\mem_wdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(6),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[14]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[14]_i_1_n_0\
    );
\mem_wdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(7),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[15]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[15]_i_1_n_0\
    );
\mem_wdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(8),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[16]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[16]_i_1_n_0\
    );
\mem_wdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(9),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[17]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[17]_i_1_n_0\
    );
\mem_wdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(10),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[18]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[18]_i_1_n_0\
    );
\mem_wdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(11),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[19]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[19]_i_1_n_0\
    );
\mem_wdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \mem_wdata_reg[5]_0\(1),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[1]_i_1_n_0\
    );
\mem_wdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(12),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[20]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[20]_i_1_n_0\
    );
\mem_wdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(13),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[21]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[21]_i_1_n_0\
    );
\mem_wdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(14),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[22]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[22]_i_1_n_0\
    );
\mem_wdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(15),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[23]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[23]_i_1_n_0\
    );
\mem_wdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \mem_wdata_reg[5]_0\(2),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[2]_i_1_n_0\
    );
\mem_wdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \mem_wdata_reg[5]_0\(3),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[3]_i_1_n_0\
    );
\mem_wdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \mem_wdata_reg[5]_0\(4),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[4]_i_1_n_0\
    );
\mem_wdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \mem_wdata_reg[5]_0\(5),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[5]_i_1_n_0\
    );
\mem_wdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => crc_trig_d3,
      I1 => m_axis_aresetn,
      O => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080888088808"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => p_0_in(0),
      I2 => almost_full,
      I3 => \^lbuf_blk_wen_i\,
      I4 => full,
      I5 => lbuf_blk_wen_i_reg_0,
      O => \mem_wdata[64]_i_1_n_0\
    );
\mem_wdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(0),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[8]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[8]_i_1_n_0\
    );
\mem_wdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => exp_crc_r(1),
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[9]\,
      I2 => m_axis_aresetn,
      I3 => crc_trig_d3,
      O => \mem_wdata[9]_i_1_n_0\
    );
\mem_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[0]_i_1_n_0\,
      Q => \^din\(0),
      R => '0'
    );
\mem_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[10]_i_1_n_0\,
      Q => \^din\(10),
      R => '0'
    );
\mem_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[11]_i_1_n_0\,
      Q => \^din\(11),
      R => '0'
    );
\mem_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[12]_i_1_n_0\,
      Q => \^din\(12),
      R => '0'
    );
\mem_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[13]_i_1_n_0\,
      Q => \^din\(13),
      R => '0'
    );
\mem_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[14]_i_1_n_0\,
      Q => \^din\(14),
      R => '0'
    );
\mem_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[15]_i_1_n_0\,
      Q => \^din\(15),
      R => '0'
    );
\mem_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[16]_i_1_n_0\,
      Q => \^din\(16),
      R => '0'
    );
\mem_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[17]_i_1_n_0\,
      Q => \^din\(17),
      R => '0'
    );
\mem_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[18]_i_1_n_0\,
      Q => \^din\(18),
      R => '0'
    );
\mem_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[19]_i_1_n_0\,
      Q => \^din\(19),
      R => '0'
    );
\mem_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[1]_i_1_n_0\,
      Q => \^din\(1),
      R => '0'
    );
\mem_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[20]_i_1_n_0\,
      Q => \^din\(20),
      R => '0'
    );
\mem_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[21]_i_1_n_0\,
      Q => \^din\(21),
      R => '0'
    );
\mem_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[22]_i_1_n_0\,
      Q => \^din\(22),
      R => '0'
    );
\mem_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[23]_i_1_n_0\,
      Q => \^din\(23),
      R => '0'
    );
\mem_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      Q => \^din\(24),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      Q => \^din\(25),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[26]\,
      Q => \^din\(26),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[27]\,
      Q => \^din\(27),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[28]\,
      Q => \^din\(28),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[29]\,
      Q => \^din\(29),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[2]_i_1_n_0\,
      Q => \^din\(2),
      R => '0'
    );
\mem_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[30]\,
      Q => \^din\(30),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[31]\,
      Q => \^din\(31),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      Q => \^din\(32),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      Q => \^din\(33),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      Q => \^din\(34),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      Q => \^din\(35),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      Q => \^din\(36),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      Q => \^din\(37),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      Q => \^din\(38),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      Q => \^din\(39),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[3]_i_1_n_0\,
      Q => \^din\(3),
      R => '0'
    );
\mem_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      Q => \^din\(40),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      Q => \^din\(41),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      Q => \^din\(42),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      Q => \^din\(43),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      Q => \^din\(44),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      Q => \^din\(45),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      Q => \^din\(46),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      Q => \^din\(47),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      Q => \^din\(48),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      Q => \^din\(49),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[4]_i_1_n_0\,
      Q => \^din\(4),
      R => '0'
    );
\mem_wdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      Q => \^din\(50),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      Q => \^din\(51),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      Q => \^din\(52),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      Q => \^din\(53),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      Q => \^din\(54),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      Q => \^din\(55),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      Q => \^din\(56),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      Q => \^din\(57),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      Q => \^din\(58),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      Q => \^din\(59),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[5]_i_1_n_0\,
      Q => \^din\(5),
      R => '0'
    );
\mem_wdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      Q => \^din\(60),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      Q => \^din\(61),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      Q => \^din\(62),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      Q => \^din\(63),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[64]_i_1_n_0\,
      Q => \^din\(64),
      R => '0'
    );
\mem_wdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata_reg[67]_0\(0),
      Q => \^din\(65),
      R => '0'
    );
\mem_wdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata_reg[67]_0\(1),
      Q => \^din\(66),
      R => '0'
    );
\mem_wdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata_reg[67]_0\(2),
      Q => \^din\(67),
      R => '0'
    );
\mem_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[6]\,
      Q => \^din\(6),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[7]\,
      Q => \^din\(7),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[8]_i_1_n_0\,
      Q => \^din\(8),
      R => '0'
    );
\mem_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[9]_i_1_n_0\,
      Q => \^din\(9),
      R => '0'
    );
mem_wen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3100"
    )
        port map (
      I0 => \^lbuf_blk_wen_i\,
      I1 => full,
      I2 => lbuf_blk_wen_i_reg_0,
      I3 => mem_wen_i,
      O => mem_wen0
    );
mem_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_wen0,
      Q => \^wr_en\,
      R => SR(0)
    );
phecc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_start,
      Q => \^phecc_start_d1\,
      R => SR(0)
    );
pkt_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_valid,
      Q => pkt_valid_d1,
      R => SR(0)
    );
pre_byt_cnt1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => dest_out,
      I1 => m_axis_aresetn,
      I2 => \^phecc_start_d1\,
      I3 => \^data_done\,
      O => pre_byt_cnt2
    );
pre_byt_cnt1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0627"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[3]_0\(3),
      I1 => \^cur_byte_cnt_reg[3]_0\(2),
      I2 => \cur_byte_cnt_reg[15]_0\(3),
      I3 => \cur_byte_cnt_reg[15]_0\(2),
      O => pre_byt_cnt1_i_10_n_0
    );
pre_byt_cnt1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[3]_0\(1),
      I1 => \cur_byte_cnt_reg[15]_0\(1),
      I2 => \^cur_byte_cnt_reg[3]_0\(0),
      I3 => \cur_byte_cnt_reg[15]_0\(0),
      O => pre_byt_cnt1_i_11_n_0
    );
pre_byt_cnt1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D20000D22D00002D"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(14),
      I3 => \cur_byte_cnt_reg[15]_0\(15),
      I4 => \p_0_in__0\(15),
      I5 => \cur_byte_cnt_reg[15]_0\(14),
      O => pre_byt_cnt1_i_12_n_0
    );
pre_byt_cnt1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000096"
    )
        port map (
      I0 => \cur_byte_cnt[14]_i_2_n_0\,
      I1 => cur_byte_cnt(13),
      I2 => \cur_byte_cnt_reg[15]_0\(13),
      I3 => \p_0_in__0\(12),
      I4 => \cur_byte_cnt_reg[15]_0\(12),
      O => pre_byt_cnt1_i_13_n_0
    );
pre_byt_cnt1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90094224"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(9),
      I3 => \cur_byte_cnt_reg[15]_0\(9),
      I4 => \cur_byte_cnt_reg[15]_0\(8),
      O => pre_byt_cnt1_i_15_n_0
    );
pre_byt_cnt1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999900060000999"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]_0\(5),
      I1 => cur_byte_cnt(5),
      I2 => \^cur_byte_cnt_reg[3]_0\(3),
      I3 => \^cur_byte_cnt_reg[3]_0\(2),
      I4 => cur_byte_cnt(4),
      I5 => \cur_byte_cnt_reg[15]_0\(4),
      O => pre_byt_cnt1_i_17_n_0
    );
pre_byt_cnt1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => pre_byt_cnt1_reg_i_3_n_0,
      I1 => fsm_wip_reg,
      I2 => pkt_valid,
      I3 => pre_byt_cnt1_reg_n_0,
      O => pre_byt_cnt1_i_2_n_0
    );
pre_byt_cnt1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00D200FFD2"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(14),
      I3 => \p_0_in__0\(15),
      I4 => \cur_byte_cnt_reg[15]_0\(15),
      I5 => \cur_byte_cnt_reg[15]_0\(14),
      O => pre_byt_cnt1_i_4_n_0
    );
pre_byt_cnt1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09099F09"
    )
        port map (
      I0 => \cur_byte_cnt[14]_i_2_n_0\,
      I1 => cur_byte_cnt(13),
      I2 => \cur_byte_cnt_reg[15]_0\(13),
      I3 => \p_0_in__0\(12),
      I4 => \cur_byte_cnt_reg[15]_0\(12),
      O => pre_byt_cnt1_i_5_n_0
    );
pre_byt_cnt1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[8]_0\(3),
      I1 => \cur_byte_cnt_reg[15]_0\(11),
      I2 => \^cur_byte_cnt_reg[8]_0\(2),
      I3 => \cur_byte_cnt_reg[15]_0\(10),
      O => pre_byt_cnt1_i_6_n_0
    );
pre_byt_cnt1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D290DB"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(9),
      I3 => \cur_byte_cnt_reg[15]_0\(9),
      I4 => \cur_byte_cnt_reg[15]_0\(8),
      O => pre_byt_cnt1_i_7_n_0
    );
pre_byt_cnt1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[8]_0\(1),
      I1 => \cur_byte_cnt_reg[15]_0\(7),
      I2 => \^cur_byte_cnt_reg[8]_0\(0),
      I3 => \cur_byte_cnt_reg[15]_0\(6),
      O => pre_byt_cnt1_i_8_n_0
    );
pre_byt_cnt1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA2A807FEA"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => \^cur_byte_cnt_reg[3]_0\(3),
      I2 => \^cur_byte_cnt_reg[3]_0\(2),
      I3 => cur_byte_cnt(4),
      I4 => \cur_byte_cnt_reg[15]_0\(5),
      I5 => \cur_byte_cnt_reg[15]_0\(4),
      O => pre_byt_cnt1_i_9_n_0
    );
pre_byt_cnt1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt1_i_2_n_0,
      Q => pre_byt_cnt1_reg_n_0,
      R => pre_byt_cnt2
    );
pre_byt_cnt1_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => pre_byt_cnt1_reg_i_3_n_0,
      CO(6) => pre_byt_cnt1_reg_i_3_n_1,
      CO(5) => pre_byt_cnt1_reg_i_3_n_2,
      CO(4) => pre_byt_cnt1_reg_i_3_n_3,
      CO(3) => pre_byt_cnt1_reg_i_3_n_4,
      CO(2) => pre_byt_cnt1_reg_i_3_n_5,
      CO(1) => pre_byt_cnt1_reg_i_3_n_6,
      CO(0) => pre_byt_cnt1_reg_i_3_n_7,
      DI(7) => pre_byt_cnt1_i_4_n_0,
      DI(6) => pre_byt_cnt1_i_5_n_0,
      DI(5) => pre_byt_cnt1_i_6_n_0,
      DI(4) => pre_byt_cnt1_i_7_n_0,
      DI(3) => pre_byt_cnt1_i_8_n_0,
      DI(2) => pre_byt_cnt1_i_9_n_0,
      DI(1) => pre_byt_cnt1_i_10_n_0,
      DI(0) => pre_byt_cnt1_i_11_n_0,
      O(7 downto 0) => NLW_pre_byt_cnt1_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => pre_byt_cnt1_i_12_n_0,
      S(6) => pre_byt_cnt1_i_13_n_0,
      S(5) => pre_byt_cnt1_reg_0(3),
      S(4) => pre_byt_cnt1_i_15_n_0,
      S(3) => pre_byt_cnt1_reg_0(2),
      S(2) => pre_byt_cnt1_i_17_n_0,
      S(1 downto 0) => pre_byt_cnt1_reg_0(1 downto 0)
    );
pre_byt_cnt2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8880"
    )
        port map (
      I0 => pkt_valid,
      I1 => fsm_wip_reg,
      I2 => pre_byt_cnt22167_in,
      I3 => diwc_corrected_lte4,
      I4 => pre_byt_cnt2_reg_n_0,
      O => pre_byt_cnt2_i_1_n_0
    );
pre_byt_cnt2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D20000D22D00002D"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(14),
      I3 => pre_byt_cnt2_reg_i_2_0(15),
      I4 => \p_0_in__0\(15),
      I5 => pre_byt_cnt2_reg_i_2_0(14),
      O => pre_byt_cnt2_i_11_n_0
    );
pre_byt_cnt2_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000096"
    )
        port map (
      I0 => \cur_byte_cnt[14]_i_2_n_0\,
      I1 => cur_byte_cnt(13),
      I2 => pre_byt_cnt2_reg_i_2_0(13),
      I3 => \p_0_in__0\(12),
      I4 => pre_byt_cnt2_reg_i_2_0(12),
      O => pre_byt_cnt2_i_12_n_0
    );
pre_byt_cnt2_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90094224"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(9),
      I3 => pre_byt_cnt2_reg_i_2_0(9),
      I4 => pre_byt_cnt2_reg_i_2_0(8),
      O => pre_byt_cnt2_i_14_n_0
    );
pre_byt_cnt2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999900060000999"
    )
        port map (
      I0 => pre_byt_cnt2_reg_i_2_0(5),
      I1 => cur_byte_cnt(5),
      I2 => \^cur_byte_cnt_reg[3]_0\(3),
      I3 => \^cur_byte_cnt_reg[3]_0\(2),
      I4 => cur_byte_cnt(4),
      I5 => pre_byt_cnt2_reg_i_2_0(4),
      O => pre_byt_cnt2_i_16_n_0
    );
pre_byt_cnt2_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[3]_0\(1),
      I1 => \^cur_byte_cnt_reg[3]_0\(0),
      I2 => pre_byt_cnt2_reg_i_2_0(1),
      I3 => pre_byt_cnt2_reg_i_2_0(0),
      O => pre_byt_cnt2_i_18_n_0
    );
pre_byt_cnt2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00D200FFD2"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(14),
      I3 => \p_0_in__0\(15),
      I4 => pre_byt_cnt2_reg_i_2_0(15),
      I5 => pre_byt_cnt2_reg_i_2_0(14),
      O => pre_byt_cnt2_i_3_n_0
    );
pre_byt_cnt2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09099F09"
    )
        port map (
      I0 => \cur_byte_cnt[14]_i_2_n_0\,
      I1 => cur_byte_cnt(13),
      I2 => pre_byt_cnt2_reg_i_2_0(13),
      I3 => \p_0_in__0\(12),
      I4 => pre_byt_cnt2_reg_i_2_0(12),
      O => pre_byt_cnt2_i_4_n_0
    );
pre_byt_cnt2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[8]_0\(3),
      I1 => pre_byt_cnt2_reg_i_2_0(11),
      I2 => \^cur_byte_cnt_reg[8]_0\(2),
      I3 => pre_byt_cnt2_reg_i_2_0(10),
      O => pre_byt_cnt2_i_5_n_0
    );
pre_byt_cnt2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D290DB"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(9),
      I3 => pre_byt_cnt2_reg_i_2_0(9),
      I4 => pre_byt_cnt2_reg_i_2_0(8),
      O => pre_byt_cnt2_i_6_n_0
    );
pre_byt_cnt2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[8]_0\(1),
      I1 => pre_byt_cnt2_reg_i_2_0(7),
      I2 => \^cur_byte_cnt_reg[8]_0\(0),
      I3 => pre_byt_cnt2_reg_i_2_0(6),
      O => pre_byt_cnt2_i_7_n_0
    );
pre_byt_cnt2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA2A807FEA"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => \^cur_byte_cnt_reg[3]_0\(3),
      I2 => \^cur_byte_cnt_reg[3]_0\(2),
      I3 => cur_byte_cnt(4),
      I4 => pre_byt_cnt2_reg_i_2_0(5),
      I5 => pre_byt_cnt2_reg_i_2_0(4),
      O => pre_byt_cnt2_i_8_n_0
    );
pre_byt_cnt2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0627"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[3]_0\(3),
      I1 => \^cur_byte_cnt_reg[3]_0\(2),
      I2 => pre_byt_cnt2_reg_i_2_0(3),
      I3 => pre_byt_cnt2_reg_i_2_0(2),
      O => pre_byt_cnt2_i_9_n_0
    );
pre_byt_cnt2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt2_i_1_n_0,
      Q => pre_byt_cnt2_reg_n_0,
      R => pre_byt_cnt2
    );
pre_byt_cnt2_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => pre_byt_cnt22167_in,
      CO(6) => pre_byt_cnt2_reg_i_2_n_1,
      CO(5) => pre_byt_cnt2_reg_i_2_n_2,
      CO(4) => pre_byt_cnt2_reg_i_2_n_3,
      CO(3) => pre_byt_cnt2_reg_i_2_n_4,
      CO(2) => pre_byt_cnt2_reg_i_2_n_5,
      CO(1) => pre_byt_cnt2_reg_i_2_n_6,
      CO(0) => pre_byt_cnt2_reg_i_2_n_7,
      DI(7) => pre_byt_cnt2_i_3_n_0,
      DI(6) => pre_byt_cnt2_i_4_n_0,
      DI(5) => pre_byt_cnt2_i_5_n_0,
      DI(4) => pre_byt_cnt2_i_6_n_0,
      DI(3) => pre_byt_cnt2_i_7_n_0,
      DI(2) => pre_byt_cnt2_i_8_n_0,
      DI(1) => pre_byt_cnt2_i_9_n_0,
      DI(0) => DI(0),
      O(7 downto 0) => NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => pre_byt_cnt2_i_11_n_0,
      S(6) => pre_byt_cnt2_i_12_n_0,
      S(5) => pre_byt_cnt2_reg_0(2),
      S(4) => pre_byt_cnt2_i_14_n_0,
      S(3) => pre_byt_cnt2_reg_0(1),
      S(2) => pre_byt_cnt2_i_16_n_0,
      S(1) => pre_byt_cnt2_reg_0(0),
      S(0) => pre_byt_cnt2_i_18_n_0
    );
wc_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wc_gt_pload\,
      I1 => \^data_done\,
      O => wc_err0
    );
wc_err_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => wc_err0,
      Q => wc_err,
      R => SR(0)
    );
wc_gt_pload_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pre_byt_cnt1_reg_n_0,
      I1 => dout(0),
      I2 => fsm_wip_reg,
      I3 => pkt_valid_d1,
      O => wc_gt_pload0
    );
wc_gt_pload_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => wc_gt_pload0,
      Q => \^wc_gt_pload\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger is
  port (
    \arststages_ff_reg[2]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : out STD_LOGIC;
    l0_empty_reg_0 : out STD_LOGIC;
    rst : out STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    l1_empty_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : in STD_LOGIC;
    \buf0_reg[9]_0\ : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    o_pkt_prcng_d1_reg_0 : in STD_LOGIC;
    o_pkt_prcng_d1_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger : entity is "mipi_csi2_rx_ctrl_v1_0_8_lane_merger";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger is
  signal \^arststages_ff_reg[2]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal fifos_empty : STD_LOGIC;
  signal fifos_empty_i_1_n_0 : STD_LOGIC;
  signal l0_empty : STD_LOGIC;
  signal l0_empty_i_1_n_0 : STD_LOGIC;
  signal \^l0_empty_reg_0\ : STD_LOGIC;
  signal l1_empty : STD_LOGIC;
  signal l1_empty_i_1_n_0 : STD_LOGIC;
  signal lane_mux_sel : STD_LOGIC_VECTOR ( 3 to 3 );
  signal mst_rd_en_d1 : STD_LOGIC;
  signal o_pkt_prcng : STD_LOGIC;
  signal o_pkt_prcng_d1 : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \pkt_fifo_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[39]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[40]_i_1_n_0\ : STD_LOGIC;
  signal pkt_fifo_wen_i_1_n_0 : STD_LOGIC;
  signal ppi_rdvld : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of fifos_empty_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of l0_empty_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[11]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[12]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[13]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[14]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[15]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[16]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[17]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[18]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[19]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[2]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[5]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[6]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[7]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[8]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[9]_i_1\ : label is "soft_lutpair261";
begin
  \arststages_ff_reg[2]\ <= \^arststages_ff_reg[2]\;
  din(41 downto 0) <= \^din\(41 downto 0);
  l0_empty_reg_0 <= \^l0_empty_reg_0\;
  rd_en <= \^rd_en\;
  rst <= \^rst\;
  wr_en <= \^wr_en\;
\CSI_OPT3_OFF.ppi_fifo_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => o_pkt_prcng_d1_reg_0,
      I1 => o_pkt_prcng_d1_reg_1,
      O => \^rst\
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => l0_empty,
      I1 => \buf0_reg[9]_0\,
      I2 => p_17_in,
      I3 => empty,
      O => \^l0_empty_reg_0\
    );
\CSI_OPT3_OFF.ppi_fifo_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => l1_empty,
      I1 => empty,
      I2 => p_17_in,
      I3 => \buf0_reg[9]_0\,
      O => \^rd_en\
    );
\active_lanes[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dest_arst,
      O => \^arststages_ff_reg[2]\
    );
\buf0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44C400C4"
    )
        port map (
      I0 => empty,
      I1 => p_17_in,
      I2 => l1_empty,
      I3 => \buf0_reg[9]_0\,
      I4 => l0_empty,
      O => ppi_rdvld
    );
\buf0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(0),
      Q => \buf0_reg_n_0_[0]\
    );
\buf0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(1),
      Q => \buf0_reg_n_0_[1]\
    );
\buf0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(2),
      Q => \buf0_reg_n_0_[2]\
    );
\buf0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(3),
      Q => \buf0_reg_n_0_[3]\
    );
\buf0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(4),
      Q => \buf0_reg_n_0_[4]\
    );
\buf0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(5),
      Q => \buf0_reg_n_0_[5]\
    );
\buf0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(6),
      Q => \buf0_reg_n_0_[6]\
    );
\buf0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(7),
      Q => \buf0_reg_n_0_[7]\
    );
\buf0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(8),
      Q => \buf0_reg_n_0_[8]\
    );
\buf0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => dout(9),
      Q => \buf0_reg_n_0_[9]\
    );
\buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(0),
      Q => \buf1_reg_n_0_[0]\
    );
\buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(1),
      Q => \buf1_reg_n_0_[1]\
    );
\buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(2),
      Q => \buf1_reg_n_0_[2]\
    );
\buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(3),
      Q => \buf1_reg_n_0_[3]\
    );
\buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(4),
      Q => \buf1_reg_n_0_[4]\
    );
\buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(5),
      Q => \buf1_reg_n_0_[5]\
    );
\buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(6),
      Q => \buf1_reg_n_0_[6]\
    );
\buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(7),
      Q => \buf1_reg_n_0_[7]\
    );
\buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(8),
      Q => \buf1_reg_n_0_[8]\
    );
\buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^arststages_ff_reg[2]\,
      D => l1_empty_reg_0(9),
      Q => \buf1_reg_n_0_[9]\
    );
fifos_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => l0_empty,
      I1 => l1_empty,
      O => fifos_empty_i_1_n_0
    );
fifos_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => fifos_empty_i_1_n_0,
      Q => fifos_empty,
      R => '0'
    );
l0_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => fifos_empty,
      I1 => l0_empty,
      I2 => dout(11),
      I3 => \^rd_en\,
      O => l0_empty_i_1_n_0
    );
l0_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l0_empty_i_1_n_0,
      Q => l0_empty,
      R => '0'
    );
l1_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => fifos_empty,
      I1 => l1_empty,
      I2 => l1_empty_reg_0(11),
      I3 => \^l0_empty_reg_0\,
      O => l1_empty_i_1_n_0
    );
l1_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l1_empty_i_1_n_0,
      Q => l1_empty,
      R => '0'
    );
mst_rd_en_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAEAA"
    )
        port map (
      I0 => mst_rd_en_d1,
      I1 => dout(10),
      I2 => empty,
      I3 => l1_empty_reg_0(10),
      I4 => \buf0_reg[9]_0\,
      I5 => fifos_empty,
      O => p_17_in
    );
mst_rd_en_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      CLR => \^arststages_ff_reg[2]\,
      D => p_17_in,
      Q => mst_rd_en_d1
    );
o_pkt_prcng_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AE0000"
    )
        port map (
      I0 => o_pkt_prcng_d1,
      I1 => p_26_in,
      I2 => \buf0_reg[9]_0\,
      I3 => \^rst\,
      I4 => dest_arst,
      I5 => fifos_empty,
      O => o_pkt_prcng
    );
o_pkt_prcng_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => o_pkt_prcng,
      Q => o_pkt_prcng_d1,
      R => '0'
    );
\pkt_fifo_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ppi_rdvld,
      I1 => o_pkt_prcng,
      O => \pkt_fifo_cnt[0]_i_1_n_0\
    );
\pkt_fifo_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => o_pkt_prcng,
      I1 => lane_mux_sel(3),
      O => \pkt_fifo_cnt[0]_i_2_n_0\
    );
\pkt_fifo_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_cnt[0]_i_1_n_0\,
      CLR => \^arststages_ff_reg[2]\,
      D => \pkt_fifo_cnt[0]_i_2_n_0\,
      Q => lane_mux_sel(3)
    );
\pkt_fifo_wdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[0]\,
      I1 => lane_mux_sel(3),
      I2 => dout(0),
      O => p_1_in(0)
    );
\pkt_fifo_wdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(0),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[0]\,
      O => p_1_in(10)
    );
\pkt_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(1),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[1]\,
      O => p_1_in(11)
    );
\pkt_fifo_wdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(2),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[2]\,
      O => p_1_in(12)
    );
\pkt_fifo_wdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(3),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[3]\,
      O => p_1_in(13)
    );
\pkt_fifo_wdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(4),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[4]\,
      O => p_1_in(14)
    );
\pkt_fifo_wdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(5),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[5]\,
      O => p_1_in(15)
    );
\pkt_fifo_wdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(6),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[6]\,
      O => p_1_in(16)
    );
\pkt_fifo_wdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(7),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[7]\,
      O => p_1_in(17)
    );
\pkt_fifo_wdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(8),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[8]\,
      O => p_1_in(18)
    );
\pkt_fifo_wdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => l1_empty_reg_0(9),
      I1 => lane_mux_sel(3),
      I2 => \buf1_reg_n_0_[9]\,
      O => p_1_in(19)
    );
\pkt_fifo_wdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[1]\,
      I1 => lane_mux_sel(3),
      I2 => dout(1),
      O => p_1_in(1)
    );
\pkt_fifo_wdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[2]\,
      I1 => lane_mux_sel(3),
      I2 => dout(2),
      O => p_1_in(2)
    );
\pkt_fifo_wdata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => fifos_empty,
      I1 => ppi_rdvld,
      I2 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[39]_i_1_n_0\
    );
\pkt_fifo_wdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[3]\,
      I1 => lane_mux_sel(3),
      I2 => dout(3),
      O => p_1_in(3)
    );
\pkt_fifo_wdata[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \^wr_en\,
      I1 => \^din\(40),
      I2 => \buf0_reg[9]_0\,
      I3 => l1_empty_reg_0(10),
      I4 => empty,
      I5 => dout(10),
      O => \pkt_fifo_wdata[40]_i_1_n_0\
    );
\pkt_fifo_wdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[4]\,
      I1 => lane_mux_sel(3),
      I2 => dout(4),
      O => p_1_in(4)
    );
\pkt_fifo_wdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[5]\,
      I1 => lane_mux_sel(3),
      I2 => dout(5),
      O => p_1_in(5)
    );
\pkt_fifo_wdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[6]\,
      I1 => lane_mux_sel(3),
      I2 => dout(6),
      O => p_1_in(6)
    );
\pkt_fifo_wdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[7]\,
      I1 => lane_mux_sel(3),
      I2 => dout(7),
      O => p_1_in(7)
    );
\pkt_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[8]\,
      I1 => lane_mux_sel(3),
      I2 => dout(8),
      O => p_1_in(8)
    );
\pkt_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[9]\,
      I1 => lane_mux_sel(3),
      I2 => dout(9),
      O => p_1_in(9)
    );
\pkt_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(0),
      Q => \^din\(0),
      R => '0'
    );
\pkt_fifo_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(10),
      Q => \^din\(10),
      R => '0'
    );
\pkt_fifo_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(11),
      Q => \^din\(11),
      R => '0'
    );
\pkt_fifo_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(12),
      Q => \^din\(12),
      R => '0'
    );
\pkt_fifo_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(13),
      Q => \^din\(13),
      R => '0'
    );
\pkt_fifo_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(14),
      Q => \^din\(14),
      R => '0'
    );
\pkt_fifo_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(15),
      Q => \^din\(15),
      R => '0'
    );
\pkt_fifo_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(16),
      Q => \^din\(16),
      R => '0'
    );
\pkt_fifo_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(17),
      Q => \^din\(17),
      R => '0'
    );
\pkt_fifo_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(18),
      Q => \^din\(18),
      R => '0'
    );
\pkt_fifo_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(19),
      Q => \^din\(19),
      R => '0'
    );
\pkt_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(1),
      Q => \^din\(1),
      R => '0'
    );
\pkt_fifo_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(0),
      Q => \^din\(20),
      R => '0'
    );
\pkt_fifo_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(1),
      Q => \^din\(21),
      R => '0'
    );
\pkt_fifo_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(2),
      Q => \^din\(22),
      R => '0'
    );
\pkt_fifo_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(3),
      Q => \^din\(23),
      R => '0'
    );
\pkt_fifo_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(4),
      Q => \^din\(24),
      R => '0'
    );
\pkt_fifo_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(5),
      Q => \^din\(25),
      R => '0'
    );
\pkt_fifo_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(6),
      Q => \^din\(26),
      R => '0'
    );
\pkt_fifo_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(7),
      Q => \^din\(27),
      R => '0'
    );
\pkt_fifo_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(8),
      Q => \^din\(28),
      R => '0'
    );
\pkt_fifo_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(9),
      Q => \^din\(29),
      R => '0'
    );
\pkt_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(2),
      Q => \^din\(2),
      R => '0'
    );
\pkt_fifo_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(0),
      Q => \^din\(30),
      R => '0'
    );
\pkt_fifo_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(1),
      Q => \^din\(31),
      R => '0'
    );
\pkt_fifo_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(2),
      Q => \^din\(32),
      R => '0'
    );
\pkt_fifo_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(3),
      Q => \^din\(33),
      R => '0'
    );
\pkt_fifo_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(4),
      Q => \^din\(34),
      R => '0'
    );
\pkt_fifo_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(5),
      Q => \^din\(35),
      R => '0'
    );
\pkt_fifo_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(6),
      Q => \^din\(36),
      R => '0'
    );
\pkt_fifo_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(7),
      Q => \^din\(37),
      R => '0'
    );
\pkt_fifo_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(8),
      Q => \^din\(38),
      R => '0'
    );
\pkt_fifo_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => l1_empty_reg_0(9),
      Q => \^din\(39),
      R => '0'
    );
\pkt_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(3),
      Q => \^din\(3),
      R => '0'
    );
\pkt_fifo_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \pkt_fifo_wdata[40]_i_1_n_0\,
      Q => \^din\(40),
      R => '0'
    );
\pkt_fifo_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => fifos_empty,
      Q => \^din\(41),
      R => '0'
    );
\pkt_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(4),
      Q => \^din\(4),
      R => '0'
    );
\pkt_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(5),
      Q => \^din\(5),
      R => '0'
    );
\pkt_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(6),
      Q => \^din\(6),
      R => '0'
    );
\pkt_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(7),
      Q => \^din\(7),
      R => '0'
    );
\pkt_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(8),
      Q => \^din\(8),
      R => '0'
    );
\pkt_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(9),
      Q => \^din\(9),
      R => '0'
    );
pkt_fifo_wen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => fifos_empty,
      I1 => ppi_rdvld,
      I2 => dout(11),
      I3 => lane_mux_sel(3),
      O => pkt_fifo_wen_i_1_n_0
    );
pkt_fifo_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fifo_wen_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc is
  port (
    m_axis_aresetn_0 : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    diwc_corrected : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_52_out : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC;
    p_60_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_64_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_68_out : out STD_LOGIC;
    p_70_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_74_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_78_out : out STD_LOGIC;
    p_80_out : out STD_LOGIC;
    diwc_valid : out STD_LOGIC;
    \diwc_corrected_reg[5]_0\ : out STD_LOGIC;
    diwc_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid_reg_1 : out STD_LOGIC;
    diwc_valid_reg_2 : out STD_LOGIC;
    src_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \diwc_corrected_reg[3]_0\ : out STD_LOGIC;
    \phecc_status_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phecc_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phecc_done : out STD_LOGIC;
    diwc_valid_reg_3 : out STD_LOGIC;
    crc_partial0 : out STD_LOGIC;
    byte_cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    crc_trig_d2_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_aresetn_1 : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[37]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    data_wip_reg_reg : out STD_LOGIC;
    long_pkt_out_reg_0 : out STD_LOGIC;
    m_axis_aresetn_2 : out STD_LOGIC;
    m_axis_aresetn_3 : out STD_LOGIC;
    m_axis_aresetn_4 : out STD_LOGIC;
    short_pkt_reg_0 : out STD_LOGIC;
    \data_type_reg_reg[0]_0\ : out STD_LOGIC;
    \data_type_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_donei120_out : out STD_LOGIC;
    \byt_cnt_adj_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    byt_cnt_adj : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \byte_cnt_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aresetn_5 : out STD_LOGIC;
    \byte_cnt_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \byte_cnt_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \byte_cnt_reg_reg[1]_1\ : out STD_LOGIC;
    m_axis_aresetn_6 : out STD_LOGIC;
    \byte_cnt_reg_reg[1]_2\ : out STD_LOGIC;
    short_pkt_reg_1 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \diwc_corrected_reg[7]_0\ : out STD_LOGIC;
    \diwc_corrected_reg[6]_0\ : out STD_LOGIC;
    \diwc_corrected_reg[7]_1\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_0\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_1\ : out STD_LOGIC;
    \diwc_corrected_reg[24]_0\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_2\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_3\ : out STD_LOGIC;
    \diwc_corrected_reg[24]_1\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_4\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_5\ : out STD_LOGIC;
    \diwc_corrected_reg[24]_2\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_6\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_7\ : out STD_LOGIC;
    \diwc_corrected_reg[24]_3\ : out STD_LOGIC;
    \diwc_corrected_reg[25]_8\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    exp_ecc : out STD_LOGIC_VECTOR ( 5 downto 0 );
    diwc_corrected_zero : out STD_LOGIC;
    diwc_corrected_lte4 : out STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    src_send : in STD_LOGIC;
    src_rcv : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lp_wc0 : in STD_LOGIC;
    crc_partial_reg : in STD_LOGIC;
    data_wip_reg : in STD_LOGIC;
    data_done : in STD_LOGIC;
    crc_trig_d2 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_data1 : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[64]\ : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[64]_0\ : in STD_LOGIC;
    pre_byt_cnt1_reg_i_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pre_byt_cnt1_reg_i_3_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    vc_fixed : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc : entity is "mipi_csi2_rx_ctrl_v1_0_8_phecc";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc is
  signal \AXI_LITE.reg_inf/diwc_valid_filt1\ : STD_LOGIC;
  signal \FE_DETECT[0].fe_detect[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[10]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[11]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[16]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[17]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[18]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[19]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[1]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[20]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[23]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[24]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[25]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[2]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[3]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[4]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[5]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[6]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[7]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[8]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[9]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_14_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_15_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_16_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_17_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_18_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_29_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[64]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[65]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \^byt_cnt_adj\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal byt_cnt_adj_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal byt_cnt_adj_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byt_cnt_adj_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^byte_cnt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byte_cnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal calcd_ecc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of calcd_ecc : signal is std.standard.true;
  signal calcd_ecc_inferred_i_10_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_11_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_12_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_13_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_14_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_15_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_7_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_8_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_9_n_0 : STD_LOGIC;
  signal code_notfound : STD_LOGIC;
  attribute DONT_TOUCH of code_notfound : signal is std.standard.true;
  signal \code_notfound__0\ : STD_LOGIC;
  signal code_notfound_i_2_n_0 : STD_LOGIC;
  signal \control/lp_wc0_i_reg0\ : STD_LOGIC;
  signal \data/csi_mem_group1\ : STD_LOGIC;
  signal \data/csi_mem_group2\ : STD_LOGIC;
  signal \data/frame_end\ : STD_LOGIC;
  signal data_type : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_type_int : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^data_type_reg_reg[0]_0\ : STD_LOGIC;
  signal \^data_type_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^data_wip_reg_reg\ : STD_LOGIC;
  signal di_null_blank : STD_LOGIC;
  signal \^diwc_corrected\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal diwc_corrected_csi_zero : STD_LOGIC;
  signal \^diwc_corrected_lte4\ : STD_LOGIC;
  signal diwc_corrected_lte4_i_1_n_0 : STD_LOGIC;
  signal diwc_corrected_lte4_i_2_n_0 : STD_LOGIC;
  signal \^diwc_corrected_reg[3]_0\ : STD_LOGIC;
  signal \^diwc_corrected_reg[5]_0\ : STD_LOGIC;
  signal diwc_corrected_zero_i_2_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_3_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_4_n_0 : STD_LOGIC;
  signal \^diwc_valid\ : STD_LOGIC;
  signal diwc_valid_int : STD_LOGIC;
  signal \^diwc_valid_reg_1\ : STD_LOGIC;
  signal \^diwc_valid_reg_2\ : STD_LOGIC;
  signal ecc_corrected : STD_LOGIC_VECTOR ( 25 downto 0 );
  attribute DONT_TOUCH of ecc_corrected : signal is std.standard.true;
  signal \ecc_corrected[0]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[10]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[11]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[12]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[13]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[14]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[15]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[16]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[17]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[18]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[19]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[1]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[20]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[21]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[22]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[23]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[2]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[3]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[4]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[5]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[6]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[7]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[8]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_corrected[9]_i_1_n_0\ : STD_LOGIC;
  signal ecc_corrected_vc0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  attribute DONT_TOUCH of ecc_corrected_vc0 : signal is std.standard.true;
  signal ecc_done : STD_LOGIC;
  signal ecc_start_d2 : STD_LOGIC;
  signal ecc_status : STD_LOGIC_VECTOR ( 1 to 1 );
  signal exp_ecc_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal img_send_i_2_n_0 : STD_LOGIC;
  signal long_pkt_int : STD_LOGIC;
  signal long_pkt_out : STD_LOGIC;
  signal \^long_pkt_out_reg_0\ : STD_LOGIC;
  signal lp_wc0_i_reg_i_3_n_0 : STD_LOGIC;
  signal \^m_axis_aresetn_1\ : STD_LOGIC;
  signal \^m_axis_aresetn_2\ : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \mask_reg_n_0_[10]\ : STD_LOGIC;
  signal \mask_reg_n_0_[11]\ : STD_LOGIC;
  signal \mask_reg_n_0_[12]\ : STD_LOGIC;
  signal \mask_reg_n_0_[13]\ : STD_LOGIC;
  signal \mask_reg_n_0_[14]\ : STD_LOGIC;
  signal \mask_reg_n_0_[15]\ : STD_LOGIC;
  signal \mask_reg_n_0_[16]\ : STD_LOGIC;
  signal \mask_reg_n_0_[17]\ : STD_LOGIC;
  signal \mask_reg_n_0_[18]\ : STD_LOGIC;
  signal \mask_reg_n_0_[19]\ : STD_LOGIC;
  signal \mask_reg_n_0_[1]\ : STD_LOGIC;
  signal \mask_reg_n_0_[20]\ : STD_LOGIC;
  signal \mask_reg_n_0_[21]\ : STD_LOGIC;
  signal \mask_reg_n_0_[22]\ : STD_LOGIC;
  signal \mask_reg_n_0_[23]\ : STD_LOGIC;
  signal \mask_reg_n_0_[24]\ : STD_LOGIC;
  signal \mask_reg_n_0_[25]\ : STD_LOGIC;
  signal \mask_reg_n_0_[2]\ : STD_LOGIC;
  signal \mask_reg_n_0_[3]\ : STD_LOGIC;
  signal \mask_reg_n_0_[4]\ : STD_LOGIC;
  signal \mask_reg_n_0_[5]\ : STD_LOGIC;
  signal \mask_reg_n_0_[6]\ : STD_LOGIC;
  signal \mask_reg_n_0_[7]\ : STD_LOGIC;
  signal \mask_reg_n_0_[8]\ : STD_LOGIC;
  signal \mask_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^phecc_done\ : STD_LOGIC;
  signal \^phecc_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \phecc_status[1]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[1]\ : STD_LOGIC;
  signal short_pkt : STD_LOGIC;
  signal short_pkt_int : STD_LOGIC;
  signal syndrome_code : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of syndrome_code : signal is std.standard.true;
  signal syndrome_sum : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of syndrome_sum : signal is std.standard.true;
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FE_DETECT[0].fe_detect[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FE_DETECT[10].fe_detect[10]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FE_DETECT[11].fe_detect[11]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FE_DETECT[12].fe_detect[12]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \FE_DETECT[13].fe_detect[13]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \FE_DETECT[14].fe_detect[14]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FE_DETECT[15].fe_detect[15]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FE_DETECT[1].fe_detect[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FE_DETECT[2].fe_detect[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FE_DETECT[3].fe_detect[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FE_DETECT[4].fe_detect[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FE_DETECT[5].fe_detect[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FE_DETECT[6].fe_detect[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FE_DETECT[7].fe_detect[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FE_DETECT[8].fe_detect[8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FE_DETECT[9].fe_detect[9]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[1]_i_11\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[1]_i_7\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \HSC2R_CDC[32].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[15]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[66]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[67]_i_2\ : label is "soft_lutpair286";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wen_i_i_5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_3\ : label is "soft_lutpair276";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \byt_cnt_adj_reg_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \byt_cnt_adj_reg_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_10 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_15 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_7 : label is "soft_lutpair283";
  attribute DONT_TOUCH of code_notfound_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of code_notfound_reg : label is "yes";
  attribute SOFT_HLUTNM of \crc_blk_sel[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \crc_blk_sel[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \crc_blk_sel[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \crc_blk_sel[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \crc_p_strb[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \crc_p_strb[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \crc_p_value[10]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \crc_p_value[11]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \crc_p_value[12]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \crc_p_value[13]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \crc_p_value[14]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \crc_p_value[15]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \cur_byte_cnt[15]_i_7\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ecc_corrected[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ecc_corrected[21]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ecc_corrected[23]_i_1\ : label is "soft_lutpair283";
  attribute DONT_TOUCH of \ecc_corrected_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[10]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[11]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[12]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[13]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[14]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[15]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[16]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[17]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[18]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[19]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[20]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[21]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[22]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[23]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[24]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[25]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[3]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[4]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[5]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[6]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[7]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[8]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \ecc_corrected_reg[9]\ : label is std.standard.true;
  attribute KEEP of \ecc_corrected_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of generic_pkt_i_2 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of img_send_i_2 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of lp_wc0_i_reg_i_1 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of lp_wc0_i_reg_i_3 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \reg_ecc_status_i[2]_i_1\ : label is "soft_lutpair287";
begin
  byt_cnt_adj(15 downto 0) <= \^byt_cnt_adj\(15 downto 0);
  byte_cnt(15 downto 0) <= \^byte_cnt\(15 downto 0);
  \data_type_reg_reg[0]_0\ <= \^data_type_reg_reg[0]_0\;
  \data_type_reg_reg[5]_0\(1 downto 0) <= \^data_type_reg_reg[5]_0\(1 downto 0);
  data_wip_reg_reg <= \^data_wip_reg_reg\;
  diwc_corrected(25 downto 0) <= \^diwc_corrected\(25 downto 0);
  diwc_corrected_lte4 <= \^diwc_corrected_lte4\;
  \diwc_corrected_reg[3]_0\ <= \^diwc_corrected_reg[3]_0\;
  \diwc_corrected_reg[5]_0\ <= \^diwc_corrected_reg[5]_0\;
  diwc_valid <= \^diwc_valid\;
  diwc_valid_reg_1 <= \^diwc_valid_reg_1\;
  diwc_valid_reg_2 <= \^diwc_valid_reg_2\;
  ecc_corrected_vc0(25 downto 24) <= vc_fixed(3 downto 2);
  ecc_corrected_vc0(7 downto 6) <= vc_fixed(1 downto 0);
  long_pkt_out_reg_0 <= \^long_pkt_out_reg_0\;
  m_axis_aresetn_1 <= \^m_axis_aresetn_1\;
  m_axis_aresetn_2 <= \^m_axis_aresetn_2\;
  phecc_done <= \^phecc_done\;
  phecc_status(1 downto 0) <= \^phecc_status\(1 downto 0);
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_0\
    );
\ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(24),
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(6),
      I3 => \^diwc_corrected\(7),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[24]_2\
    );
\ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(24),
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[24]_3\
    );
\ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_1\
    );
\ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_3\
    );
\ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(6),
      I3 => \^diwc_corrected\(7),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_5\
    );
\ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_7\
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^diwc_corrected\(25),
      I3 => \^diwc_corrected\(24),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[7]_1\
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_corrected\(7),
      I2 => \^diwc_corrected\(25),
      I3 => \^diwc_corrected\(24),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[6]_0\
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^diwc_corrected\(25),
      I3 => \^diwc_corrected\(24),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[7]_0\
    );
\ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_2\
    );
\ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_4\
    );
\ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(6),
      I3 => \^diwc_corrected\(7),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_6\
    );
\ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[25]_8\
    );
\ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(24),
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[24]_0\
    );
\ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(24),
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \^phecc_done\,
      I5 => \^phecc_status\(1),
      O => \diwc_corrected_reg[24]_1\
    );
\FE_DETECT[0].fe_detect[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(6),
      I4 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_80_out
    );
\FE_DETECT[0].fe_detect[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(1),
      I3 => \^diwc_valid\,
      I4 => \^diwc_corrected\(0),
      I5 => \^diwc_corrected_reg[5]_0\,
      O => \FE_DETECT[0].fe_detect[0]_i_2_n_0\
    );
\FE_DETECT[10].fe_detect[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(25),
      I3 => \^diwc_corrected\(6),
      I4 => \^diwc_corrected\(7),
      O => p_60_out
    );
\FE_DETECT[11].fe_detect[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(25),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_58_out
    );
\FE_DETECT[12].fe_detect[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_56_out
    );
\FE_DETECT[13].fe_detect[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_54_out
    );
\FE_DETECT[14].fe_detect[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(6),
      I4 => \^diwc_corrected\(7),
      O => p_52_out
    );
\FE_DETECT[15].fe_detect[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_50_out
    );
\FE_DETECT[1].fe_detect[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(7),
      I2 => \^diwc_corrected\(6),
      I3 => \^diwc_corrected\(25),
      I4 => \^diwc_corrected\(24),
      O => p_78_out
    );
\FE_DETECT[2].fe_detect[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(6),
      I2 => \^diwc_corrected\(7),
      I3 => \^diwc_corrected\(25),
      I4 => \^diwc_corrected\(24),
      O => p_76_out
    );
\FE_DETECT[3].fe_detect[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(7),
      I2 => \^diwc_corrected\(6),
      I3 => \^diwc_corrected\(25),
      I4 => \^diwc_corrected\(24),
      O => p_74_out
    );
\FE_DETECT[4].fe_detect[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_72_out
    );
\FE_DETECT[5].fe_detect[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_70_out
    );
\FE_DETECT[6].fe_detect[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(6),
      I4 => \^diwc_corrected\(7),
      O => p_68_out
    );
\FE_DETECT[7].fe_detect[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(25),
      I2 => \^diwc_corrected\(24),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_66_out
    );
\FE_DETECT[8].fe_detect[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(25),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_64_out
    );
\FE_DETECT[9].fe_detect[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(24),
      I2 => \^diwc_corrected\(25),
      I3 => \^diwc_corrected\(7),
      I4 => \^diwc_corrected\(6),
      O => p_62_out
    );
\FSM_sequential_cur_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010001"
    )
        port map (
      I0 => \^diwc_valid_reg_1\,
      I1 => \FSM_sequential_cur_state[0]_i_2_n_0\,
      I2 => \^diwc_valid_reg_2\,
      I3 => \FSM_sequential_cur_state_reg[0]\,
      I4 => \FSM_sequential_cur_state_reg[0]_0\,
      I5 => \FSM_sequential_cur_state_reg[0]_1\,
      O => D(0)
    );
\FSM_sequential_cur_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^phecc_status\(1),
      I1 => Q(0),
      I2 => \^phecc_done\,
      O => \FSM_sequential_cur_state[0]_i_2_n_0\
    );
\FSM_sequential_cur_state[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \^diwc_corrected\(11),
      I2 => \^diwc_corrected\(18),
      I3 => \^diwc_corrected\(8),
      O => \FSM_sequential_cur_state[1]_i_10_n_0\
    );
\FSM_sequential_cur_state[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \^diwc_corrected\(10),
      I2 => \^diwc_corrected\(19),
      I3 => \^diwc_corrected\(15),
      O => \FSM_sequential_cur_state[1]_i_11_n_0\
    );
\FSM_sequential_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A0000008A00"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      I1 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I2 => \^diwc_corrected_reg[5]_0\,
      I3 => \^diwc_valid\,
      I4 => \FSM_sequential_cur_state[1]_i_8_n_0\,
      I5 => \FSM_sequential_cur_state[1]_i_9_n_0\,
      O => \^diwc_valid_reg_2\
    );
\FSM_sequential_cur_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020200AAAAAAAA"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(5),
      I3 => \^diwc_corrected\(2),
      I4 => \^diwc_corrected\(3),
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => \^diwc_valid_reg_1\
    );
\FSM_sequential_cur_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF1FF700FF0F"
    )
        port map (
      I0 => \^diwc_corrected\(0),
      I1 => \^diwc_corrected\(1),
      I2 => \^diwc_corrected\(2),
      I3 => \^diwc_corrected\(3),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(5),
      O => \FSM_sequential_cur_state[1]_i_5_n_0\
    );
\FSM_sequential_cur_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(2),
      O => \FSM_sequential_cur_state[1]_i_6_n_0\
    );
\FSM_sequential_cur_state[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      O => \^diwc_corrected_reg[5]_0\
    );
\FSM_sequential_cur_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \^diwc_corrected\(4),
      I1 => \^diwc_corrected\(5),
      I2 => \^diwc_corrected\(16),
      I3 => \^diwc_corrected\(21),
      I4 => \^diwc_corrected\(9),
      I5 => \^diwc_corrected\(14),
      O => \FSM_sequential_cur_state[1]_i_8_n_0\
    );
\FSM_sequential_cur_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^diwc_corrected\(17),
      I1 => \^diwc_corrected\(22),
      I2 => \^diwc_corrected\(12),
      I3 => \^diwc_corrected\(20),
      I4 => \FSM_sequential_cur_state[1]_i_10_n_0\,
      I5 => \FSM_sequential_cur_state[1]_i_11_n_0\,
      O => \FSM_sequential_cur_state[1]_i_9_n_0\
    );
\HSC2R_CDC[32].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected_reg[3]_0\,
      O => src_in(0)
    );
\HSC2R_CDC[32].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A4F6A7F6A7F6E7F"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(5),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(2),
      I4 => \^diwc_corrected\(0),
      I5 => \^diwc_corrected\(1),
      O => \^diwc_corrected_reg[3]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^long_pkt_out_reg_0\,
      I2 => dest_out,
      O => m_axis_aresetn_3
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[0]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(1),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(0),
      O => \gen_rd_b.doutb_reg_reg[37]\(0)
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(0),
      I1 => dout(24),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[0]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[10]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(14),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(10),
      O => \gen_rd_b.doutb_reg_reg[37]\(10)
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(10),
      I1 => dout(18),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[10]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[11]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(15),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(11),
      O => \gen_rd_b.doutb_reg_reg[37]\(11)
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(11),
      I1 => dout(19),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[11]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^data_wip_reg_reg\,
      I1 => dout(12),
      I2 => \^m_axis_aresetn_2\,
      I3 => dout(20),
      I4 => \^diwc_corrected\(12),
      I5 => \^m_axis_aresetn_1\,
      O => \gen_rd_b.doutb_reg_reg[37]\(12)
    );
\LINE_BUF_WR_64.mem_data_l32[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^data_wip_reg_reg\,
      I1 => dout(13),
      I2 => \^m_axis_aresetn_2\,
      I3 => dout(21),
      I4 => \^diwc_corrected\(13),
      I5 => \^m_axis_aresetn_1\,
      O => \gen_rd_b.doutb_reg_reg[37]\(13)
    );
\LINE_BUF_WR_64.mem_data_l32[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^data_wip_reg_reg\,
      I1 => dout(14),
      I2 => \^m_axis_aresetn_2\,
      I3 => dout(22),
      I4 => \^diwc_corrected\(14),
      I5 => \^m_axis_aresetn_1\,
      O => \gen_rd_b.doutb_reg_reg[37]\(14)
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^data_wip_reg_reg\,
      I1 => dout(15),
      I2 => \^m_axis_aresetn_2\,
      I3 => dout(23),
      I4 => \^diwc_corrected\(15),
      I5 => \^m_axis_aresetn_1\,
      O => \gen_rd_b.doutb_reg_reg[37]\(15)
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^long_pkt_out_reg_0\,
      I1 => m_axis_aresetn,
      O => \^m_axis_aresetn_1\
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[16]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(17),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(16),
      O => \gen_rd_b.doutb_reg_reg[37]\(16)
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(16),
      I1 => dout(8),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[16]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[17]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(18),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(17),
      O => \gen_rd_b.doutb_reg_reg[37]\(17)
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(17),
      I1 => dout(9),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[17]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[18]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(19),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(18),
      O => \gen_rd_b.doutb_reg_reg[37]\(18)
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(18),
      I1 => dout(10),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[18]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[19]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(20),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(19),
      O => \gen_rd_b.doutb_reg_reg[37]\(19)
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(19),
      I1 => dout(11),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[19]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[1]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(2),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(1),
      O => \gen_rd_b.doutb_reg_reg[37]\(1)
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(1),
      I1 => dout(25),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[1]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[20]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(23),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(20),
      O => \gen_rd_b.doutb_reg_reg[37]\(20)
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(20),
      I1 => dout(12),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[20]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(24),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(21),
      O => \gen_rd_b.doutb_reg_reg[37]\(21)
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(21),
      I1 => dout(13),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(25),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(22),
      O => \gen_rd_b.doutb_reg_reg[37]\(22)
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(22),
      I1 => dout(14),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[23]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(26),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(23),
      O => \gen_rd_b.doutb_reg_reg[37]\(23)
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => dout(15),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[23]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[24]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(28),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(24),
      O => \gen_rd_b.doutb_reg_reg[37]\(24)
    );
\LINE_BUF_WR_64.mem_data_l32[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(24),
      I1 => dout(0),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[24]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[25]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(29),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(25),
      O => \gen_rd_b.doutb_reg_reg[37]\(25)
    );
\LINE_BUF_WR_64.mem_data_l32[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(25),
      I1 => dout(1),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[25]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I1 => dout(30),
      I2 => \^data_wip_reg_reg\,
      I3 => dout(26),
      I4 => dout(2),
      I5 => \^m_axis_aresetn_2\,
      O => \gen_rd_b.doutb_reg_reg[37]\(26)
    );
\LINE_BUF_WR_64.mem_data_l32[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I1 => dout(31),
      I2 => \^data_wip_reg_reg\,
      I3 => dout(27),
      I4 => dout(3),
      I5 => \^m_axis_aresetn_2\,
      O => \gen_rd_b.doutb_reg_reg[37]\(27)
    );
\LINE_BUF_WR_64.mem_data_l32[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \data/csi_mem_group1\,
      I1 => data_wip_reg,
      I2 => pkt_valid,
      I3 => m_axis_aresetn,
      I4 => \^long_pkt_out_reg_0\,
      I5 => \data/csi_mem_group2\,
      O => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[2]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(3),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(2),
      O => \gen_rd_b.doutb_reg_reg[37]\(2)
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(2),
      I1 => dout(26),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[2]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^long_pkt_out_reg_0\,
      I1 => m_axis_aresetn,
      I2 => pkt_valid,
      I3 => data_wip_reg,
      I4 => \data/csi_mem_group1\,
      O => \^m_axis_aresetn_2\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \data/csi_mem_group1\,
      I1 => data_wip_reg,
      I2 => pkt_valid,
      I3 => m_axis_aresetn,
      I4 => \^long_pkt_out_reg_0\,
      I5 => \data/csi_mem_group2\,
      O => \^data_wip_reg_reg\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => data_type(0),
      I1 => data_type(1),
      I2 => data_type(3),
      I3 => \^data_type_reg_reg[5]_0\(1),
      I4 => \^data_type_reg_reg[5]_0\(0),
      O => \data/csi_mem_group1\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFABAFABAF8"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => data_type(1),
      I2 => \^data_type_reg_reg[5]_0\(0),
      I3 => data_type(3),
      I4 => data_type(2),
      I5 => data_type(0),
      O => \data/csi_mem_group2\
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[3]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(4),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(3),
      O => \gen_rd_b.doutb_reg_reg[37]\(3)
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => dout(27),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[3]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[4]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(7),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(4),
      O => \gen_rd_b.doutb_reg_reg[37]\(4)
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(4),
      I1 => dout(28),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[4]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[5]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(8),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(5),
      O => \gen_rd_b.doutb_reg_reg[37]\(5)
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => dout(29),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[5]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[6]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(9),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(6),
      O => \gen_rd_b.doutb_reg_reg[37]\(6)
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => dout(30),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[6]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[7]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(10),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(7),
      O => \gen_rd_b.doutb_reg_reg[37]\(7)
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => dout(31),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[7]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[8]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(12),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(8),
      O => \gen_rd_b.doutb_reg_reg[37]\(8)
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(8),
      I1 => dout(16),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[8]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[9]_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0\,
      I2 => dout(13),
      I3 => \^data_wip_reg_reg\,
      I4 => dout(9),
      O => \gen_rd_b.doutb_reg_reg[37]\(9)
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => dout(17),
      I2 => \^long_pkt_out_reg_0\,
      I3 => m_axis_aresetn,
      I4 => mem_data1,
      I5 => \data/csi_mem_group1\,
      O => \LINE_BUF_WR_64.mem_data_l32[9]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^diwc_corrected\(8),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_14_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \out\(12),
      I2 => \^diwc_corrected\(22),
      I3 => \out\(11),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_15_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(21),
      I1 => \out\(10),
      I2 => \^diwc_corrected\(20),
      I3 => \out\(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_16_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(19),
      I1 => \out\(8),
      I2 => \^diwc_corrected\(18),
      I3 => \out\(7),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_17_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(17),
      I1 => \out\(6),
      I2 => \^diwc_corrected\(16),
      I3 => \out\(5),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_18_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \out\(4),
      I2 => \^diwc_corrected\(14),
      I3 => \out\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \out\(2),
      I2 => \^diwc_corrected\(12),
      I3 => \out\(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^diwc_corrected\(11),
      I1 => \out\(0),
      I2 => \^diwc_corrected\(10),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^diwc_corrected\(11),
      I1 => \out\(0),
      I2 => \^diwc_corrected\(10),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_29_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F0E0F000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i[64]_i_2_n_0\,
      I1 => \data/frame_end\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[64]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg[64]_0\,
      I4 => short_pkt,
      I5 => \^data_type_reg_reg[0]_0\,
      O => short_pkt_reg_0
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => data_type(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => data_type(3),
      I3 => data_type(2),
      I4 => \^data_type_reg_reg[5]_0\(1),
      I5 => data_type(0),
      O => \LINE_BUF_WR_64.mem_wdata_i[64]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => data_type(0),
      I2 => data_type(1),
      I3 => \^data_type_reg_reg[5]_0\(0),
      I4 => data_type(3),
      I5 => data_type(2),
      O => \data/frame_end\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => short_pkt,
      I1 => m_axis_aresetn,
      I2 => \^data_type_reg_reg[5]_0\(1),
      I3 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_4_n_0\,
      O => short_pkt_reg_1
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data_type(2),
      I1 => data_type(3),
      I2 => \^data_type_reg_reg[5]_0\(0),
      I3 => data_type(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[65]_i_4_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => short_pkt,
      I1 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_2_n_0\,
      I2 => crc_trig_d2,
      O => crc_trig_d2_reg(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880888888"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_3_n_0\,
      I1 => long_pkt_out,
      I2 => \^diwc_corrected\(1),
      I3 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(5),
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777888A3777BBFF"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(0),
      I3 => \^diwc_corrected\(1),
      I4 => \^diwc_corrected\(3),
      I5 => \^diwc_corrected\(2),
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_3_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[67]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axis_aresetn_1\,
      I1 => crc_trig_d2,
      O => crc_trig_d2_reg(1)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.mem_wdata_i[31]_i_14_n_0\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_1\,
      CO(5) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_2\,
      CO(4) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_3\,
      CO(3) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_4\,
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_5\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_6\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_n_7\,
      DI(7) => '0',
      DI(6) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_15_n_0\,
      DI(5) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_16_n_0\,
      DI(4) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_17_n_0\,
      DI(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_18_n_0\,
      DI(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\,
      DI(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\,
      DI(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\,
      O(7 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_6_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => S(6 downto 0),
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_29_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => di_null_blank,
      I1 => long_pkt_out,
      I2 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_3_n_0\,
      I3 => short_pkt,
      O => \^long_pkt_out_reg_0\
    );
\LINE_BUF_WR_64.mem_wen_i_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(2),
      I4 => \^diwc_corrected\(1),
      O => di_null_blank
    );
\LINE_BUF_WR_64.str_fwd_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^long_pkt_out_reg_0\,
      I1 => m_axis_aresetn,
      O => m_axis_aresetn_4
    );
\byt_cnt_adj_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(0),
      Q => \^byt_cnt_adj\(0),
      R => SR(0)
    );
\byt_cnt_adj_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(10),
      Q => \^byt_cnt_adj\(10),
      R => SR(0)
    );
\byt_cnt_adj_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(11),
      Q => \^byt_cnt_adj\(11),
      R => SR(0)
    );
\byt_cnt_adj_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(12),
      Q => \^byt_cnt_adj\(12),
      R => SR(0)
    );
\byt_cnt_adj_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(13),
      Q => \^byt_cnt_adj\(13),
      R => SR(0)
    );
\byt_cnt_adj_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(14),
      Q => \^byt_cnt_adj\(14),
      R => SR(0)
    );
\byt_cnt_adj_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(15),
      Q => \^byt_cnt_adj\(15),
      R => SR(0)
    );
\byt_cnt_adj_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_11_in,
      O => \byt_cnt_adj_reg[15]_i_2_n_0\
    );
\byt_cnt_adj_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[22]\,
      I1 => p_10_in,
      O => \byt_cnt_adj_reg[15]_i_3_n_0\
    );
\byt_cnt_adj_reg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[21]\,
      I1 => p_9_in,
      O => \byt_cnt_adj_reg[15]_i_4_n_0\
    );
\byt_cnt_adj_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[20]\,
      I1 => p_8_in,
      O => \byt_cnt_adj_reg[15]_i_5_n_0\
    );
\byt_cnt_adj_reg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[19]\,
      I1 => p_24_in,
      O => \byt_cnt_adj_reg[15]_i_6_n_0\
    );
\byt_cnt_adj_reg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[18]\,
      I1 => p_21_in,
      O => \byt_cnt_adj_reg[15]_i_7_n_0\
    );
\byt_cnt_adj_reg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[17]\,
      I1 => p_17_in,
      O => \byt_cnt_adj_reg[15]_i_8_n_0\
    );
\byt_cnt_adj_reg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[16]\,
      I1 => p_7_in,
      O => \byt_cnt_adj_reg[15]_i_9_n_0\
    );
\byt_cnt_adj_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(1),
      Q => \^byt_cnt_adj\(1),
      R => SR(0)
    );
\byt_cnt_adj_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(2),
      Q => \^byt_cnt_adj\(2),
      R => SR(0)
    );
\byt_cnt_adj_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(3),
      Q => \^byt_cnt_adj\(3),
      R => SR(0)
    );
\byt_cnt_adj_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(4),
      Q => \^byt_cnt_adj\(4),
      R => SR(0)
    );
\byt_cnt_adj_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(5),
      Q => \^byt_cnt_adj\(5),
      R => SR(0)
    );
\byt_cnt_adj_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(6),
      Q => \^byt_cnt_adj\(6),
      R => SR(0)
    );
\byt_cnt_adj_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(7),
      Q => \^byt_cnt_adj\(7),
      R => SR(0)
    );
\byt_cnt_adj_reg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[8]\,
      I1 => p_14_in,
      O => \byt_cnt_adj_reg[7]_i_10_n_0\
    );
\byt_cnt_adj_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[9]\,
      I1 => p_19_in,
      O => \byt_cnt_adj_reg[7]_i_2_n_0\
    );
\byt_cnt_adj_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[15]\,
      I1 => p_20_in,
      O => \byt_cnt_adj_reg[7]_i_3_n_0\
    );
\byt_cnt_adj_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[14]\,
      I1 => p_16_in,
      O => \byt_cnt_adj_reg[7]_i_4_n_0\
    );
\byt_cnt_adj_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[13]\,
      I1 => p_6_in,
      O => \byt_cnt_adj_reg[7]_i_5_n_0\
    );
\byt_cnt_adj_reg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[12]\,
      I1 => p_15_in,
      O => \byt_cnt_adj_reg[7]_i_6_n_0\
    );
\byt_cnt_adj_reg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[11]\,
      I1 => p_5_in,
      O => \byt_cnt_adj_reg[7]_i_7_n_0\
    );
\byt_cnt_adj_reg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[10]\,
      I1 => p_4_in,
      O => \byt_cnt_adj_reg[7]_i_8_n_0\
    );
\byt_cnt_adj_reg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mask_reg_n_0_[8]\,
      I1 => p_14_in,
      O => \byt_cnt_adj_reg[7]_i_9_n_0\
    );
\byt_cnt_adj_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(8),
      Q => \^byt_cnt_adj\(8),
      R => SR(0)
    );
\byt_cnt_adj_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => byt_cnt_adj_reg(9),
      Q => \^byt_cnt_adj\(9),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(0),
      Q => byt_cnt_adj_reg(0),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(10),
      Q => byt_cnt_adj_reg(10),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(11),
      Q => byt_cnt_adj_reg(11),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(12),
      Q => byt_cnt_adj_reg(12),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(13),
      Q => byt_cnt_adj_reg(13),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(14),
      Q => byt_cnt_adj_reg(14),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(15),
      Q => byt_cnt_adj_reg(15),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \byt_cnt_adj_reg_reg[15]_i_1_n_1\,
      CO(5) => \byt_cnt_adj_reg_reg[15]_i_1_n_2\,
      CO(4) => \byt_cnt_adj_reg_reg[15]_i_1_n_3\,
      CO(3) => \byt_cnt_adj_reg_reg[15]_i_1_n_4\,
      CO(2) => \byt_cnt_adj_reg_reg[15]_i_1_n_5\,
      CO(1) => \byt_cnt_adj_reg_reg[15]_i_1_n_6\,
      CO(0) => \byt_cnt_adj_reg_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => byt_cnt_adj_reg0(15 downto 8),
      S(7) => \byt_cnt_adj_reg[15]_i_2_n_0\,
      S(6) => \byt_cnt_adj_reg[15]_i_3_n_0\,
      S(5) => \byt_cnt_adj_reg[15]_i_4_n_0\,
      S(4) => \byt_cnt_adj_reg[15]_i_5_n_0\,
      S(3) => \byt_cnt_adj_reg[15]_i_6_n_0\,
      S(2) => \byt_cnt_adj_reg[15]_i_7_n_0\,
      S(1) => \byt_cnt_adj_reg[15]_i_8_n_0\,
      S(0) => \byt_cnt_adj_reg[15]_i_9_n_0\
    );
\byt_cnt_adj_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(1),
      Q => byt_cnt_adj_reg(1),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(2),
      Q => byt_cnt_adj_reg(2),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(3),
      Q => byt_cnt_adj_reg(3),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(4),
      Q => byt_cnt_adj_reg(4),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(5),
      Q => byt_cnt_adj_reg(5),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(6),
      Q => byt_cnt_adj_reg(6),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(7),
      Q => byt_cnt_adj_reg(7),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CO(6) => \byt_cnt_adj_reg_reg[7]_i_1_n_1\,
      CO(5) => \byt_cnt_adj_reg_reg[7]_i_1_n_2\,
      CO(4) => \byt_cnt_adj_reg_reg[7]_i_1_n_3\,
      CO(3) => \byt_cnt_adj_reg_reg[7]_i_1_n_4\,
      CO(2) => \byt_cnt_adj_reg_reg[7]_i_1_n_5\,
      CO(1) => \byt_cnt_adj_reg_reg[7]_i_1_n_6\,
      CO(0) => \byt_cnt_adj_reg_reg[7]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \byt_cnt_adj_reg[7]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => byt_cnt_adj_reg0(7 downto 0),
      S(7) => \byt_cnt_adj_reg[7]_i_3_n_0\,
      S(6) => \byt_cnt_adj_reg[7]_i_4_n_0\,
      S(5) => \byt_cnt_adj_reg[7]_i_5_n_0\,
      S(4) => \byt_cnt_adj_reg[7]_i_6_n_0\,
      S(3) => \byt_cnt_adj_reg[7]_i_7_n_0\,
      S(2) => \byt_cnt_adj_reg[7]_i_8_n_0\,
      S(1) => \byt_cnt_adj_reg[7]_i_9_n_0\,
      S(0) => \byt_cnt_adj_reg[7]_i_10_n_0\
    );
\byt_cnt_adj_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(8),
      Q => byt_cnt_adj_reg(8),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(9),
      Q => byt_cnt_adj_reg(9),
      R => SR(0)
    );
\byte_cnt_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100000FFFFFFFF"
    )
        port map (
      I0 => ecc_corrected_vc0(2),
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => ecc_corrected_vc0(3),
      I4 => \byte_cnt_reg[15]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050033330533"
    )
        port map (
      I0 => ecc_corrected_vc0(5),
      I1 => \^data_type_reg_reg[5]_0\(1),
      I2 => ecc_corrected_vc0(4),
      I3 => ecc_done,
      I4 => code_notfound,
      I5 => \^data_type_reg_reg[5]_0\(0),
      O => \byte_cnt_reg[15]_i_2_n_0\
    );
\byte_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(8),
      Q => \^byte_cnt\(0),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(18),
      Q => \^byte_cnt\(10),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(19),
      Q => \^byte_cnt\(11),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(20),
      Q => \^byte_cnt\(12),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(21),
      Q => \^byte_cnt\(13),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(22),
      Q => \^byte_cnt\(14),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(23),
      Q => \^byte_cnt\(15),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(9),
      Q => \^byte_cnt\(1),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(10),
      Q => \^byte_cnt\(2),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(11),
      Q => \^byte_cnt\(3),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(12),
      Q => \^byte_cnt\(4),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(13),
      Q => \^byte_cnt\(5),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(14),
      Q => \^byte_cnt\(6),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(15),
      Q => \^byte_cnt\(7),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(16),
      Q => \^byte_cnt\(8),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(17),
      Q => \^byte_cnt\(9),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
calcd_ecc_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_21_in,
      I1 => p_15_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_8_n_0,
      I4 => p_20_in,
      I5 => p_24_in,
      O => calcd_ecc(5)
    );
calcd_ecc_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      I2 => p_12_in,
      O => calcd_ecc_inferred_i_10_n_0
    );
calcd_ecc_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pkt_header_reg_n_0_[1]\,
      I1 => p_16_in,
      I2 => p_6_in,
      I3 => p_11_in,
      I4 => p_0_in0_in,
      I5 => p_3_in,
      O => calcd_ecc_inferred_i_11_n_0
    );
calcd_ecc_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pkt_header_reg_n_0_[0]\,
      I1 => p_13_in,
      I2 => p_0_in0_in,
      I3 => p_10_in,
      I4 => p_5_in,
      I5 => p_2_in,
      O => calcd_ecc_inferred_i_12_n_0
    );
calcd_ecc_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in,
      I1 => p_10_in,
      I2 => p_11_in,
      I3 => calcd_ecc_inferred_i_15_n_0,
      I4 => p_14_in,
      I5 => p_16_in,
      O => calcd_ecc_inferred_i_13_n_0
    );
calcd_ecc_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_5_in,
      I2 => p_6_in,
      I3 => p_7_in,
      I4 => p_0_in0_in,
      I5 => p_3_in,
      O => calcd_ecc_inferred_i_14_n_0
    );
calcd_ecc_inferred_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pkt_header_reg_n_0_[1]\,
      I1 => \pkt_header_reg_n_0_[0]\,
      I2 => p_4_in,
      I3 => p_1_in,
      O => calcd_ecc_inferred_i_15_n_0
    );
calcd_ecc_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_21_in,
      I1 => p_13_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_9_n_0,
      I4 => p_19_in,
      I5 => p_24_in,
      O => calcd_ecc(4)
    );
calcd_ecc_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_14_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_11_n_0,
      I4 => p_19_in,
      I5 => p_24_in,
      O => calcd_ecc(3)
    );
calcd_ecc_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_21_in,
      I1 => p_15_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_12_n_0,
      I4 => p_20_in,
      I5 => p_19_in,
      O => calcd_ecc(2)
    );
calcd_ecc_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_13_n_0,
      I1 => p_13_in,
      I2 => p_9_in,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => p_15_in,
      O => calcd_ecc(1)
    );
calcd_ecc_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_14_n_0,
      I1 => calcd_ecc_inferred_i_15_n_0,
      I2 => p_11_in,
      I3 => p_10_in,
      I4 => p_9_in,
      I5 => p_8_in,
      O => calcd_ecc(0)
    );
calcd_ecc_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_11_in,
      I1 => p_10_in,
      I2 => p_17_in,
      O => calcd_ecc_inferred_i_7_n_0
    );
calcd_ecc_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in,
      I1 => p_16_in,
      I2 => p_9_in,
      I3 => p_7_in,
      I4 => p_5_in,
      I5 => p_6_in,
      O => calcd_ecc_inferred_i_8_n_0
    );
calcd_ecc_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in,
      I1 => p_14_in,
      I2 => p_8_in,
      I3 => p_7_in,
      I4 => p_2_in,
      I5 => p_3_in,
      O => calcd_ecc_inferred_i_9_n_0
    );
calcd_ecc_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => calcd_ecc(7),
      O => syndrome_code(7)
    );
\calcd_ecc_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => calcd_ecc(6),
      O => syndrome_code(6)
    );
code_notfound_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => code_notfound_i_2_n_0,
      I1 => syndrome_sum(1),
      I2 => syndrome_sum(2),
      I3 => syndrome_sum(0),
      I4 => syndrome_sum(3),
      O => \code_notfound__0\
    );
code_notfound_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966969976997977E"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => code_notfound_i_2_n_0
    );
code_notfound_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \code_notfound__0\,
      Q => code_notfound,
      R => SR(0)
    );
\crc_blk_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => m_axis_aresetn,
      I2 => \^byte_cnt\(0),
      O => \byte_cnt_reg_reg[1]_2\
    );
\crc_blk_sel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^byte_cnt\(1),
      I2 => \^byte_cnt\(0),
      O => m_axis_aresetn_6
    );
\crc_blk_sel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      I2 => m_axis_aresetn,
      O => \byte_cnt_reg_reg[1]_1\
    );
\crc_blk_sel[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^byte_cnt\(1),
      I2 => \^byte_cnt\(0),
      O => m_axis_aresetn_5
    );
\crc_p_strb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^byte_cnt\(0),
      I1 => \^byte_cnt\(1),
      O => \byte_cnt_reg_reg[0]_0\(0)
    );
\crc_p_strb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^byte_cnt\(0),
      I1 => \^byte_cnt\(1),
      O => \byte_cnt_reg_reg[0]_0\(1)
    );
\crc_p_value[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(18),
      I2 => \^byte_cnt\(0),
      I3 => dout(26),
      O => \byte_cnt_reg_reg[1]_0\(2)
    );
\crc_p_value[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(19),
      I2 => \^byte_cnt\(0),
      I3 => dout(27),
      O => \byte_cnt_reg_reg[1]_0\(3)
    );
\crc_p_value[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(20),
      I2 => \^byte_cnt\(0),
      I3 => dout(28),
      O => \byte_cnt_reg_reg[1]_0\(4)
    );
\crc_p_value[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(21),
      I2 => \^byte_cnt\(0),
      I3 => dout(29),
      O => \byte_cnt_reg_reg[1]_0\(5)
    );
\crc_p_value[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(22),
      I2 => \^byte_cnt\(0),
      I3 => dout(30),
      O => \byte_cnt_reg_reg[1]_0\(6)
    );
\crc_p_value[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(23),
      I2 => \^byte_cnt\(0),
      I3 => dout(31),
      O => \byte_cnt_reg_reg[1]_0\(7)
    );
\crc_p_value[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(16),
      I2 => \^byte_cnt\(0),
      I3 => dout(24),
      O => \byte_cnt_reg_reg[1]_0\(0)
    );
\crc_p_value[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => dout(17),
      I2 => \^byte_cnt\(0),
      I3 => dout(25),
      O => \byte_cnt_reg_reg[1]_0\(1)
    );
crc_partial_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F80000"
    )
        port map (
      I0 => \^diwc_valid_reg_2\,
      I1 => crc_partial_reg,
      I2 => data_wip_reg,
      I3 => data_done,
      I4 => \^byte_cnt\(1),
      I5 => \^byte_cnt\(0),
      O => crc_partial0
    );
\cur_byte_cnt[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(0),
      I1 => \^data_type_reg_reg[5]_0\(1),
      O => data_donei120_out
    );
\cur_lp_vc[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(5),
      O => diwc_valid_reg_0(0)
    );
\data_type_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(0),
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => ecc_corrected_vc0(4),
      O => data_type_int(4)
    );
\data_type_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ecc_corrected_vc0(5),
      I1 => ecc_done,
      I2 => code_notfound,
      I3 => \^data_type_reg_reg[5]_0\(1),
      O => data_type_int(5)
    );
\data_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(0),
      Q => data_type(0),
      R => SR(0)
    );
\data_type_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(1),
      Q => data_type(1),
      R => SR(0)
    );
\data_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(2),
      Q => data_type(2),
      R => SR(0)
    );
\data_type_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => ecc_corrected_vc0(3),
      Q => data_type(3),
      R => SR(0)
    );
\data_type_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(4),
      Q => \^data_type_reg_reg[5]_0\(0),
      R => SR(0)
    );
\data_type_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(5),
      Q => \^data_type_reg_reg[5]_0\(1),
      R => SR(0)
    );
diwc_corrected_lte4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF2A000000"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => diwc_corrected_lte4_i_2_n_0,
      I2 => ecc_corrected_vc0(10),
      I3 => ecc_done,
      I4 => m_axis_aresetn,
      I5 => \^diwc_corrected_lte4\,
      O => diwc_corrected_lte4_i_1_n_0
    );
diwc_corrected_lte4_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ecc_corrected_vc0(9),
      I1 => ecc_corrected_vc0(8),
      O => diwc_corrected_lte4_i_2_n_0
    );
diwc_corrected_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_corrected_lte4_i_1_n_0,
      Q => \^diwc_corrected_lte4\,
      R => '0'
    );
\diwc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(0),
      Q => \^diwc_corrected\(0),
      R => SR(0)
    );
\diwc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(10),
      Q => \^diwc_corrected\(10),
      R => SR(0)
    );
\diwc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(11),
      Q => \^diwc_corrected\(11),
      R => SR(0)
    );
\diwc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(12),
      Q => \^diwc_corrected\(12),
      R => SR(0)
    );
\diwc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(13),
      Q => \^diwc_corrected\(13),
      R => SR(0)
    );
\diwc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(14),
      Q => \^diwc_corrected\(14),
      R => SR(0)
    );
\diwc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(15),
      Q => \^diwc_corrected\(15),
      R => SR(0)
    );
\diwc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(16),
      Q => \^diwc_corrected\(16),
      R => SR(0)
    );
\diwc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(17),
      Q => \^diwc_corrected\(17),
      R => SR(0)
    );
\diwc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(18),
      Q => \^diwc_corrected\(18),
      R => SR(0)
    );
\diwc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(19),
      Q => \^diwc_corrected\(19),
      R => SR(0)
    );
\diwc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(1),
      Q => \^diwc_corrected\(1),
      R => SR(0)
    );
\diwc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(20),
      Q => \^diwc_corrected\(20),
      R => SR(0)
    );
\diwc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(21),
      Q => \^diwc_corrected\(21),
      R => SR(0)
    );
\diwc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(22),
      Q => \^diwc_corrected\(22),
      R => SR(0)
    );
\diwc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(23),
      Q => \^diwc_corrected\(23),
      R => SR(0)
    );
\diwc_corrected_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected(24),
      Q => \^diwc_corrected\(24),
      R => SR(0)
    );
\diwc_corrected_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected(25),
      Q => \^diwc_corrected\(25),
      R => SR(0)
    );
\diwc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(2),
      Q => \^diwc_corrected\(2),
      R => SR(0)
    );
\diwc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(3),
      Q => \^diwc_corrected\(3),
      R => SR(0)
    );
\diwc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(4),
      Q => \^diwc_corrected\(4),
      R => SR(0)
    );
\diwc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(5),
      Q => \^diwc_corrected\(5),
      R => SR(0)
    );
\diwc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected(6),
      Q => \^diwc_corrected\(6),
      R => SR(0)
    );
\diwc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected(7),
      Q => \^diwc_corrected\(7),
      R => SR(0)
    );
\diwc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(8),
      Q => \^diwc_corrected\(8),
      R => SR(0)
    );
\diwc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => ecc_corrected_vc0(9),
      Q => \^diwc_corrected\(9),
      R => SR(0)
    );
diwc_corrected_zero_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => ecc_corrected_vc0(9),
      I2 => ecc_corrected_vc0(8),
      I3 => ecc_corrected_vc0(10),
      O => diwc_corrected_csi_zero
    );
diwc_corrected_zero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => diwc_corrected_zero_i_3_n_0,
      I1 => ecc_corrected_vc0(18),
      I2 => ecc_corrected_vc0(19),
      I3 => ecc_corrected_vc0(16),
      I4 => ecc_corrected_vc0(17),
      I5 => diwc_corrected_zero_i_4_n_0,
      O => diwc_corrected_zero_i_2_n_0
    );
diwc_corrected_zero_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ecc_corrected_vc0(23),
      I1 => ecc_corrected_vc0(22),
      I2 => ecc_corrected_vc0(20),
      I3 => ecc_corrected_vc0(21),
      O => diwc_corrected_zero_i_3_n_0
    );
diwc_corrected_zero_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ecc_corrected_vc0(11),
      I1 => ecc_corrected_vc0(13),
      I2 => ecc_corrected_vc0(12),
      I3 => ecc_corrected_vc0(15),
      I4 => ecc_corrected_vc0(14),
      O => diwc_corrected_zero_i_4_n_0
    );
diwc_corrected_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => diwc_corrected_csi_zero,
      Q => diwc_corrected_zero,
      R => SR(0)
    );
diwc_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_done,
      I1 => code_notfound,
      O => diwc_valid_int
    );
diwc_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_valid_int,
      Q => \^diwc_valid\,
      R => SR(0)
    );
\ecc_corrected[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[0]\,
      I1 => \pkt_header_reg_n_0_[0]\,
      O => \ecc_corrected[0]_i_1_n_0\
    );
\ecc_corrected[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[10]\,
      I1 => p_4_in,
      O => \ecc_corrected[10]_i_1_n_0\
    );
\ecc_corrected[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[11]\,
      I1 => p_5_in,
      O => \ecc_corrected[11]_i_1_n_0\
    );
\ecc_corrected[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[12]\,
      I1 => p_15_in,
      O => \ecc_corrected[12]_i_1_n_0\
    );
\ecc_corrected[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[13]\,
      I1 => p_6_in,
      O => \ecc_corrected[13]_i_1_n_0\
    );
\ecc_corrected[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[14]\,
      I1 => p_16_in,
      O => \ecc_corrected[14]_i_1_n_0\
    );
\ecc_corrected[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[15]\,
      I1 => p_20_in,
      O => \ecc_corrected[15]_i_1_n_0\
    );
\ecc_corrected[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[16]\,
      I1 => p_7_in,
      O => \ecc_corrected[16]_i_1_n_0\
    );
\ecc_corrected[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[17]\,
      I1 => p_17_in,
      O => \ecc_corrected[17]_i_1_n_0\
    );
\ecc_corrected[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[18]\,
      I1 => p_21_in,
      O => \ecc_corrected[18]_i_1_n_0\
    );
\ecc_corrected[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[19]\,
      I1 => p_24_in,
      O => \ecc_corrected[19]_i_1_n_0\
    );
\ecc_corrected[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[1]\,
      I1 => \pkt_header_reg_n_0_[1]\,
      O => \ecc_corrected[1]_i_1_n_0\
    );
\ecc_corrected[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[20]\,
      I1 => p_8_in,
      O => \ecc_corrected[20]_i_1_n_0\
    );
\ecc_corrected[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[21]\,
      I1 => p_9_in,
      O => \ecc_corrected[21]_i_1_n_0\
    );
\ecc_corrected[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[22]\,
      I1 => p_10_in,
      O => \ecc_corrected[22]_i_1_n_0\
    );
\ecc_corrected[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_11_in,
      O => \ecc_corrected[23]_i_1_n_0\
    );
\ecc_corrected[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[2]\,
      I1 => p_0_in0_in,
      O => \ecc_corrected[2]_i_1_n_0\
    );
\ecc_corrected[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[3]\,
      I1 => p_12_in,
      O => \ecc_corrected[3]_i_1_n_0\
    );
\ecc_corrected[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[4]\,
      I1 => p_1_in,
      O => \ecc_corrected[4]_i_1_n_0\
    );
\ecc_corrected[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[5]\,
      I1 => p_2_in,
      O => \ecc_corrected[5]_i_1_n_0\
    );
\ecc_corrected[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[6]\,
      I1 => p_13_in,
      O => \ecc_corrected[6]_i_1_n_0\
    );
\ecc_corrected[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[7]\,
      I1 => p_3_in,
      O => \ecc_corrected[7]_i_1_n_0\
    );
\ecc_corrected[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[8]\,
      I1 => p_14_in,
      O => \ecc_corrected[8]_i_1_n_0\
    );
\ecc_corrected[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[9]\,
      I1 => p_19_in,
      O => \ecc_corrected[9]_i_1_n_0\
    );
ecc_corrected_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(23),
      O => ecc_corrected_vc0(23)
    );
\ecc_corrected_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(22),
      O => ecc_corrected_vc0(22)
    );
\ecc_corrected_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(21),
      O => ecc_corrected_vc0(21)
    );
\ecc_corrected_inst__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(12),
      O => ecc_corrected_vc0(12)
    );
\ecc_corrected_inst__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(11),
      O => ecc_corrected_vc0(11)
    );
\ecc_corrected_inst__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(10),
      O => ecc_corrected_vc0(10)
    );
\ecc_corrected_inst__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(9),
      O => ecc_corrected_vc0(9)
    );
\ecc_corrected_inst__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(8),
      O => ecc_corrected_vc0(8)
    );
\ecc_corrected_inst__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(5),
      O => ecc_corrected_vc0(5)
    );
\ecc_corrected_inst__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(4),
      O => ecc_corrected_vc0(4)
    );
\ecc_corrected_inst__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(3),
      O => ecc_corrected_vc0(3)
    );
\ecc_corrected_inst__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(2),
      O => ecc_corrected_vc0(2)
    );
\ecc_corrected_inst__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(1),
      O => ecc_corrected_vc0(1)
    );
\ecc_corrected_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(20),
      O => ecc_corrected_vc0(20)
    );
\ecc_corrected_inst__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(0),
      O => ecc_corrected_vc0(0)
    );
\ecc_corrected_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(19),
      O => ecc_corrected_vc0(19)
    );
\ecc_corrected_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(18),
      O => ecc_corrected_vc0(18)
    );
\ecc_corrected_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(17),
      O => ecc_corrected_vc0(17)
    );
\ecc_corrected_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(16),
      O => ecc_corrected_vc0(16)
    );
\ecc_corrected_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(15),
      O => ecc_corrected_vc0(15)
    );
\ecc_corrected_inst__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(14),
      O => ecc_corrected_vc0(14)
    );
\ecc_corrected_inst__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_corrected(13),
      O => ecc_corrected_vc0(13)
    );
\ecc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[0]_i_1_n_0\,
      Q => ecc_corrected(0),
      R => SR(0)
    );
\ecc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[10]_i_1_n_0\,
      Q => ecc_corrected(10),
      R => SR(0)
    );
\ecc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[11]_i_1_n_0\,
      Q => ecc_corrected(11),
      R => SR(0)
    );
\ecc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[12]_i_1_n_0\,
      Q => ecc_corrected(12),
      R => SR(0)
    );
\ecc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[13]_i_1_n_0\,
      Q => ecc_corrected(13),
      R => SR(0)
    );
\ecc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[14]_i_1_n_0\,
      Q => ecc_corrected(14),
      R => SR(0)
    );
\ecc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[15]_i_1_n_0\,
      Q => ecc_corrected(15),
      R => SR(0)
    );
\ecc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[16]_i_1_n_0\,
      Q => ecc_corrected(16),
      R => SR(0)
    );
\ecc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[17]_i_1_n_0\,
      Q => ecc_corrected(17),
      R => SR(0)
    );
\ecc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[18]_i_1_n_0\,
      Q => ecc_corrected(18),
      R => SR(0)
    );
\ecc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[19]_i_1_n_0\,
      Q => ecc_corrected(19),
      R => SR(0)
    );
\ecc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[1]_i_1_n_0\,
      Q => ecc_corrected(1),
      R => SR(0)
    );
\ecc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[20]_i_1_n_0\,
      Q => ecc_corrected(20),
      R => SR(0)
    );
\ecc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[21]_i_1_n_0\,
      Q => ecc_corrected(21),
      R => SR(0)
    );
\ecc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[22]_i_1_n_0\,
      Q => ecc_corrected(22),
      R => SR(0)
    );
\ecc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[23]_i_1_n_0\,
      Q => ecc_corrected(23),
      R => SR(0)
    );
\ecc_corrected_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mask_reg_n_0_[24]\,
      Q => ecc_corrected(24),
      R => SR(0)
    );
\ecc_corrected_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mask_reg_n_0_[25]\,
      Q => ecc_corrected(25),
      R => SR(0)
    );
\ecc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[2]_i_1_n_0\,
      Q => ecc_corrected(2),
      R => SR(0)
    );
\ecc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[3]_i_1_n_0\,
      Q => ecc_corrected(3),
      R => SR(0)
    );
\ecc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[4]_i_1_n_0\,
      Q => ecc_corrected(4),
      R => SR(0)
    );
\ecc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[5]_i_1_n_0\,
      Q => ecc_corrected(5),
      R => SR(0)
    );
\ecc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[6]_i_1_n_0\,
      Q => ecc_corrected(6),
      R => SR(0)
    );
\ecc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[7]_i_1_n_0\,
      Q => ecc_corrected(7),
      R => SR(0)
    );
\ecc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[8]_i_1_n_0\,
      Q => ecc_corrected(8),
      R => SR(0)
    );
\ecc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ecc_corrected[9]_i_1_n_0\,
      Q => ecc_corrected(9),
      R => SR(0)
    );
ecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_start_d2,
      Q => ecc_done,
      R => SR(0)
    );
ecc_start_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => E(0),
      Q => ecc_start_d2,
      R => SR(0)
    );
\exp_ecc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(24),
      Q => exp_ecc_i(0),
      R => SR(0)
    );
\exp_ecc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(25),
      Q => exp_ecc_i(1),
      R => SR(0)
    );
\exp_ecc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(26),
      Q => exp_ecc_i(2),
      R => SR(0)
    );
\exp_ecc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(27),
      Q => exp_ecc_i(3),
      R => SR(0)
    );
\exp_ecc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(28),
      Q => exp_ecc_i(4),
      R => SR(0)
    );
\exp_ecc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(29),
      Q => exp_ecc_i(5),
      R => SR(0)
    );
\exp_ecc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(0),
      Q => exp_ecc(0),
      R => SR(0)
    );
\exp_ecc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(1),
      Q => exp_ecc(1),
      R => SR(0)
    );
\exp_ecc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(2),
      Q => exp_ecc(2),
      R => SR(0)
    );
\exp_ecc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(3),
      Q => exp_ecc(3),
      R => SR(0)
    );
\exp_ecc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(4),
      Q => exp_ecc(4),
      R => SR(0)
    );
\exp_ecc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(5),
      Q => exp_ecc(5),
      R => SR(0)
    );
generic_pkt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(5),
      I3 => \^diwc_valid\,
      O => wr_en
    );
img_send_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => img_send_i_2_n_0,
      I1 => \AXI_LITE.reg_inf/diwc_valid_filt1\,
      I2 => m_axis_aresetn,
      I3 => src_send,
      I4 => src_rcv,
      O => m_axis_aresetn_0
    );
img_send_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(5),
      O => img_send_i_2_n_0
    );
img_send_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA444020000000"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(0),
      I3 => \^diwc_corrected\(1),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(5),
      O => \AXI_LITE.reg_inf/diwc_valid_filt1\
    );
long_pkt_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => code_notfound,
      I1 => ecc_done,
      I2 => diwc_corrected_csi_zero,
      I3 => ecc_corrected_vc0(5),
      I4 => ecc_corrected_vc0(4),
      O => long_pkt_int
    );
long_pkt_out_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => long_pkt_int,
      Q => long_pkt_out,
      R => SR(0)
    );
lp_wc0_i_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \control/lp_wc0_i_reg0\,
      I1 => \^diwc_valid\,
      I2 => lp_wc0,
      O => diwc_valid_reg_3
    );
lp_wc0_i_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_8_n_0\,
      I1 => lp_wc0_i_reg_i_3_n_0,
      I2 => \^diwc_corrected\(20),
      I3 => \^diwc_corrected\(12),
      I4 => \^diwc_corrected\(22),
      I5 => \^diwc_corrected\(17),
      O => \control/lp_wc0_i_reg0\
    );
lp_wc0_i_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \^diwc_corrected\(19),
      I2 => \^diwc_corrected\(10),
      I3 => \^diwc_corrected\(23),
      I4 => \FSM_sequential_cur_state[1]_i_10_n_0\,
      O => lp_wc0_i_reg_i_3_n_0
    );
\mask[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(0)
    );
\mask[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(10)
    );
\mask[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(11)
    );
\mask[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(12)
    );
\mask[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(0),
      I2 => syndrome_code(4),
      I3 => syndrome_code(2),
      I4 => syndrome_code(1),
      I5 => syndrome_code(3),
      O => mask(13)
    );
\mask[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(4),
      I2 => syndrome_code(0),
      I3 => syndrome_code(5),
      I4 => syndrome_code(3),
      I5 => syndrome_code(1),
      O => mask(14)
    );
\mask[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(15)
    );
\mask[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(4),
      I3 => syndrome_code(1),
      I4 => syndrome_code(0),
      I5 => syndrome_code(5),
      O => mask(16)
    );
\mask[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      I2 => syndrome_code(1),
      I3 => syndrome_code(0),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => mask(17)
    );
\mask[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(18)
    );
\mask[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(3),
      I2 => syndrome_code(4),
      I3 => syndrome_code(0),
      I4 => syndrome_code(5),
      I5 => syndrome_code(2),
      O => mask(19)
    );
\mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(1)
    );
\mask[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      I2 => syndrome_code(0),
      I3 => syndrome_code(2),
      I4 => syndrome_code(3),
      I5 => syndrome_code(1),
      O => mask(20)
    );
\mask[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(2),
      I4 => syndrome_code(3),
      I5 => syndrome_code(1),
      O => mask(21)
    );
\mask[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(22)
    );
\mask[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(23)
    );
\mask[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(4),
      I3 => syndrome_code(1),
      I4 => syndrome_code(0),
      I5 => syndrome_code(5),
      O => mask(24)
    );
\mask[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(1),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(4),
      O => mask(25)
    );
\mask[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(1),
      I3 => syndrome_code(3),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(2)
    );
\mask[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(3)
    );
\mask[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(2),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(3),
      I5 => syndrome_code(4),
      O => mask(4)
    );
\mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(1),
      I2 => syndrome_code(0),
      I3 => syndrome_code(2),
      I4 => syndrome_code(3),
      I5 => syndrome_code(4),
      O => mask(5)
    );
\mask[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(1),
      I5 => syndrome_code(0),
      O => mask(6)
    );
\mask[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(3),
      I2 => syndrome_code(4),
      I3 => syndrome_code(2),
      I4 => syndrome_code(5),
      I5 => syndrome_code(0),
      O => mask(7)
    );
\mask[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(2),
      I2 => syndrome_code(3),
      I3 => syndrome_code(1),
      I4 => syndrome_code(0),
      I5 => syndrome_code(4),
      O => mask(8)
    );
\mask[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(1),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(4),
      O => mask(9)
    );
\mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(0),
      Q => \mask_reg_n_0_[0]\,
      R => SR(0)
    );
\mask_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(10),
      Q => \mask_reg_n_0_[10]\,
      R => SR(0)
    );
\mask_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(11),
      Q => \mask_reg_n_0_[11]\,
      R => SR(0)
    );
\mask_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(12),
      Q => \mask_reg_n_0_[12]\,
      R => SR(0)
    );
\mask_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(13),
      Q => \mask_reg_n_0_[13]\,
      R => SR(0)
    );
\mask_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(14),
      Q => \mask_reg_n_0_[14]\,
      R => SR(0)
    );
\mask_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(15),
      Q => \mask_reg_n_0_[15]\,
      R => SR(0)
    );
\mask_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(16),
      Q => \mask_reg_n_0_[16]\,
      R => SR(0)
    );
\mask_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(17),
      Q => \mask_reg_n_0_[17]\,
      R => SR(0)
    );
\mask_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(18),
      Q => \mask_reg_n_0_[18]\,
      R => SR(0)
    );
\mask_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(19),
      Q => \mask_reg_n_0_[19]\,
      R => SR(0)
    );
\mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(1),
      Q => \mask_reg_n_0_[1]\,
      R => SR(0)
    );
\mask_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(20),
      Q => \mask_reg_n_0_[20]\,
      R => SR(0)
    );
\mask_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(21),
      Q => \mask_reg_n_0_[21]\,
      R => SR(0)
    );
\mask_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(22),
      Q => \mask_reg_n_0_[22]\,
      R => SR(0)
    );
\mask_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(23),
      Q => \mask_reg_n_0_[23]\,
      R => SR(0)
    );
\mask_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(24),
      Q => \mask_reg_n_0_[24]\,
      R => SR(0)
    );
\mask_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(25),
      Q => \mask_reg_n_0_[25]\,
      R => SR(0)
    );
\mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(2),
      Q => \mask_reg_n_0_[2]\,
      R => SR(0)
    );
\mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(3),
      Q => \mask_reg_n_0_[3]\,
      R => SR(0)
    );
\mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(4),
      Q => \mask_reg_n_0_[4]\,
      R => SR(0)
    );
\mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(5),
      Q => \mask_reg_n_0_[5]\,
      R => SR(0)
    );
\mask_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(6),
      Q => \mask_reg_n_0_[6]\,
      R => SR(0)
    );
\mask_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(7),
      Q => \mask_reg_n_0_[7]\,
      R => SR(0)
    );
\mask_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(8),
      Q => \mask_reg_n_0_[8]\,
      R => SR(0)
    );
\mask_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(9),
      Q => \mask_reg_n_0_[9]\,
      R => SR(0)
    );
\mem_wdata[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => data_type(0),
      I1 => data_type(2),
      I2 => data_type(3),
      I3 => \^data_type_reg_reg[5]_0\(0),
      I4 => data_type(1),
      I5 => \^data_type_reg_reg[5]_0\(1),
      O => \^data_type_reg_reg[0]_0\
    );
phecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_done,
      Q => \^phecc_done\,
      R => SR(0)
    );
\phecc_status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => \phecc_status[1]_i_2_n_0\,
      I3 => syndrome_code(0),
      I4 => syndrome_code(1),
      I5 => code_notfound,
      O => ecc_status(1)
    );
\phecc_status[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      O => \phecc_status[1]_i_2_n_0\
    );
\phecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_status(1),
      Q => \^phecc_status\(0),
      R => SR(0)
    );
\phecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => code_notfound,
      Q => \^phecc_status\(1),
      R => SR(0)
    );
phecci_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(7)
    );
phecci_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(6)
    );
phecci_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => syndrome_sum(3)
    );
\pkt_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(0),
      Q => \pkt_header_reg_n_0_[0]\,
      R => SR(0)
    );
\pkt_header_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(10),
      Q => p_4_in,
      R => SR(0)
    );
\pkt_header_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(11),
      Q => p_5_in,
      R => SR(0)
    );
\pkt_header_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(12),
      Q => p_15_in,
      R => SR(0)
    );
\pkt_header_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(13),
      Q => p_6_in,
      R => SR(0)
    );
\pkt_header_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(14),
      Q => p_16_in,
      R => SR(0)
    );
\pkt_header_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(15),
      Q => p_20_in,
      R => SR(0)
    );
\pkt_header_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(16),
      Q => p_7_in,
      R => SR(0)
    );
\pkt_header_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(17),
      Q => p_17_in,
      R => SR(0)
    );
\pkt_header_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(18),
      Q => p_21_in,
      R => SR(0)
    );
\pkt_header_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(19),
      Q => p_24_in,
      R => SR(0)
    );
\pkt_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(1),
      Q => \pkt_header_reg_n_0_[1]\,
      R => SR(0)
    );
\pkt_header_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(20),
      Q => p_8_in,
      R => SR(0)
    );
\pkt_header_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(21),
      Q => p_9_in,
      R => SR(0)
    );
\pkt_header_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(22),
      Q => p_10_in,
      R => SR(0)
    );
\pkt_header_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(23),
      Q => p_11_in,
      R => SR(0)
    );
\pkt_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(2),
      Q => p_0_in0_in,
      R => SR(0)
    );
\pkt_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(3),
      Q => p_12_in,
      R => SR(0)
    );
\pkt_header_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(4),
      Q => p_1_in,
      R => SR(0)
    );
\pkt_header_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(5),
      Q => p_2_in,
      R => SR(0)
    );
\pkt_header_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(6),
      Q => p_13_in,
      R => SR(0)
    );
\pkt_header_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(7),
      Q => p_3_in,
      R => SR(0)
    );
\pkt_header_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(8),
      Q => p_14_in,
      R => SR(0)
    );
\pkt_header_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => dout(9),
      Q => p_19_in,
      R => SR(0)
    );
pre_byt_cnt1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(11),
      I1 => pre_byt_cnt1_reg_i_3_0(3),
      I2 => pre_byt_cnt1_reg_i_3_0(2),
      I3 => \^byt_cnt_adj\(10),
      O => \byt_cnt_adj_reg[11]_0\(3)
    );
pre_byt_cnt1_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(7),
      I1 => pre_byt_cnt1_reg_i_3_0(1),
      I2 => pre_byt_cnt1_reg_i_3_0(0),
      I3 => \^byt_cnt_adj\(6),
      O => \byt_cnt_adj_reg[11]_0\(2)
    );
pre_byt_cnt1_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \^byt_cnt_adj\(2),
      I1 => pre_byt_cnt1_reg_i_3(2),
      I2 => pre_byt_cnt1_reg_i_3(3),
      I3 => \^byt_cnt_adj\(3),
      O => \byt_cnt_adj_reg[11]_0\(1)
    );
pre_byt_cnt1_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(1),
      I1 => pre_byt_cnt1_reg_i_3(1),
      I2 => \^byt_cnt_adj\(0),
      I3 => pre_byt_cnt1_reg_i_3(0),
      O => \byt_cnt_adj_reg[11]_0\(0)
    );
pre_byt_cnt2_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => pre_byt_cnt1_reg_i_3(0),
      I2 => pre_byt_cnt1_reg_i_3(1),
      I3 => \^byte_cnt\(0),
      O => DI(0)
    );
pre_byt_cnt2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byte_cnt\(11),
      I1 => pre_byt_cnt1_reg_i_3_0(3),
      I2 => pre_byt_cnt1_reg_i_3_0(2),
      I3 => \^byte_cnt\(10),
      O => \byte_cnt_reg_reg[11]_0\(2)
    );
pre_byt_cnt2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byte_cnt\(7),
      I1 => pre_byt_cnt1_reg_i_3_0(1),
      I2 => pre_byt_cnt1_reg_i_3_0(0),
      I3 => \^byte_cnt\(6),
      O => \byte_cnt_reg_reg[11]_0\(1)
    );
pre_byt_cnt2_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \^byte_cnt\(2),
      I1 => pre_byt_cnt1_reg_i_3(2),
      I2 => pre_byt_cnt1_reg_i_3(3),
      I3 => \^byte_cnt\(3),
      O => \byte_cnt_reg_reg[11]_0\(0)
    );
\reg_ecc_status_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(0),
      O => \phecc_status_reg[2]_0\(0)
    );
\reg_ecc_status_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_status\(1),
      I1 => \^phecc_done\,
      O => \phecc_status_reg[2]_0\(1)
    );
short_pkt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \byte_cnt_reg[15]_i_2_n_0\,
      I1 => ecc_corrected_vc0(3),
      I2 => ecc_done,
      I3 => code_notfound,
      I4 => ecc_corrected_vc0(2),
      O => short_pkt_int
    );
short_pkt_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => short_pkt_int,
      Q => short_pkt,
      R => SR(0)
    );
syndrome_code_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(5),
      I1 => exp_ecc_i(5),
      O => syndrome_code(5)
    );
syndrome_code_inferred_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(4),
      I1 => exp_ecc_i(4),
      O => syndrome_code(4)
    );
syndrome_code_inferred_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(3),
      I1 => exp_ecc_i(3),
      O => syndrome_code(3)
    );
syndrome_code_inferred_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(2),
      I1 => exp_ecc_i(2),
      O => syndrome_code(2)
    );
syndrome_code_inferred_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(1),
      I1 => exp_ecc_i(1),
      O => syndrome_code(1)
    );
syndrome_code_inferred_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(0),
      I1 => exp_ecc_i(0),
      O => syndrome_code(0)
    );
syndrome_sum_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => syndrome_sum(2)
    );
syndrome_sum_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(3),
      I4 => syndrome_code(2),
      I5 => syndrome_code(4),
      O => syndrome_sum(1)
    );
syndrome_sum_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(3),
      I2 => syndrome_code(2),
      I3 => syndrome_code(0),
      I4 => syndrome_code(1),
      I5 => syndrome_code(5),
      O => syndrome_sum(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dest_arst : in STD_LOGIC;
    pkt_wr_in_progress_d1_reg_0 : in STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_inf";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf is
  signal activefall : STD_LOGIC;
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_1_n_0 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal valid_hunt_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pkt_fst_data_d1_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of valid_hunt_i_1 : label is "soft_lutpair105";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
pkt_fst_data_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F00020"
    )
        port map (
      I0 => dl0_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => dl0_rxvalidhs,
      I3 => rxvalidhs_d1,
      I4 => valid_hunt,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
pkt_wr_in_progress_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEBEAAAA"
    )
        port map (
      I0 => pkt_wr_in_progress_d1_i_2_n_0,
      I1 => dl0_rxsynchs,
      I2 => dl0_errsotsynchs,
      I3 => dl0_errsoths,
      I4 => dl0_rxactivehs,
      I5 => rxactivehs_d1,
      O => pkt_wr_in_progress_d1_i_1_n_0
    );
pkt_wr_in_progress_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000080"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dest_arst,
      I2 => pkt_wr_in_progress_d1_reg_0,
      I3 => \^ppi_fifo_wdata\(8),
      I4 => rxactivehs_d1,
      I5 => dl0_rxactivehs,
      O => pkt_wr_in_progress_d1_i_2_n_0
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_wr_in_progress_d1_i_1_n_0,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl0_rxactivehs,
      I2 => dl0_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl0_rxactivehs,
      O => activefall
    );
\ppi_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl0_errsotsynchs,
      I2 => dl0_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^ppi_fifo_wdata\(8),
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl0_errsoths,
      I2 => dl0_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^ppi_fifo_wdata\(9),
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => activefall,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
ppi_wen_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => rxvalidhs_d1,
      I1 => \^ppi_fifo_wdata\(8),
      I2 => pkt_wr_in_progress_d1,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      I5 => pkt_start1,
      O => ppi_fifo_wen_i
    );
ppi_wen_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl0_errsoths,
      I1 => dl0_errsotsynchs,
      I2 => dl0_rxsynchs,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
valid_hunt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl0_rxvalidhs,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      O => valid_hunt_i_1_n_0
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => valid_hunt_i_1_n_0,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0 is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dest_arst : in STD_LOGIC;
    pkt_wr_in_progress_d1_reg_0 : in STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_inf";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0 is
  signal activefall : STD_LOGIC;
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__0_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__0_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__0\ : label is "soft_lutpair122";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F00020"
    )
        port map (
      I0 => dl1_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => dl1_rxvalidhs,
      I3 => rxvalidhs_d1,
      I4 => valid_hunt,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEBEAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__0_n_0\,
      I1 => dl1_rxsynchs,
      I2 => dl1_errsotsynchs,
      I3 => dl1_errsoths,
      I4 => dl1_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__0_n_0\
    );
\pkt_wr_in_progress_d1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000080"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dest_arst,
      I2 => pkt_wr_in_progress_d1_reg_0,
      I3 => \^ppi_fifo_wdata\(8),
      I4 => rxactivehs_d1,
      I5 => dl1_rxactivehs,
      O => \pkt_wr_in_progress_d1_i_2__0_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__0_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl1_rxactivehs,
      I2 => dl1_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl1_rxactivehs,
      O => activefall
    );
\ppi_fifo_wdata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl1_errsotsynchs,
      I2 => dl1_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^ppi_fifo_wdata\(8),
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl1_errsoths,
      I2 => dl1_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^ppi_fifo_wdata\(9),
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => activefall,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
\ppi_wen_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => rxvalidhs_d1,
      I1 => \^ppi_fifo_wdata\(8),
      I2 => pkt_wr_in_progress_d1,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      I5 => pkt_start1,
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl1_errsoths,
      I1 => dl1_errsotsynchs,
      I2 => dl1_rxsynchs,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl1_rxvalidhs,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__0_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__0_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_0 : out STD_LOGIC;
    m_axis_tlast_reg_0 : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC_VECTOR ( 79 downto 0 );
    rd_en : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    mem_rdata : in STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream : entity is "mipi_csi2_rx_ctrl_v1_0_8_stream";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream is
  signal \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[0].line_num_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[1].rst_lnum[1]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num_reg[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num_reg[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_4_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_5_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_6_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_7_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\ : STD_LOGIC;
  signal axis_beat_smpld : STD_LOGIC;
  signal axis_last_beat : STD_LOGIC;
  signal \bytes_sent[9]_i_2_n_0\ : STD_LOGIC;
  signal bytes_sent_reg : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \bytes_sent_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal cur_lp_dtype : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cur_lp_vc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cur_lp_vc0 : STD_LOGIC;
  signal cur_lp_wc_lte4 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_1_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_3_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_4_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_5_n_0 : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc0 : STD_LOGIC;
  signal \frame_num_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc0[15]_i_3_n_0\ : STD_LOGIC;
  signal \frame_num_vc0[15]_i_4_n_0\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc1 : STD_LOGIC;
  signal frame_num_vc10 : STD_LOGIC;
  signal frame_num_vc101 : STD_LOGIC;
  signal \frame_num_vc10[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc10_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc111 : STD_LOGIC;
  signal \frame_num_vc11[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc11[15]_i_2_n_0\ : STD_LOGIC;
  signal \frame_num_vc11__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal frame_num_vc12 : STD_LOGIC;
  signal frame_num_vc121 : STD_LOGIC;
  signal \frame_num_vc12[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc12_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc13 : STD_LOGIC;
  signal frame_num_vc131 : STD_LOGIC;
  signal \frame_num_vc13[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc13_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc14 : STD_LOGIC;
  signal frame_num_vc141 : STD_LOGIC;
  signal \frame_num_vc14[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc14_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc15 : STD_LOGIC;
  signal frame_num_vc151 : STD_LOGIC;
  signal \frame_num_vc15[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc15_reg_n_0_[9]\ : STD_LOGIC;
  signal \frame_num_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc2 : STD_LOGIC;
  signal \frame_num_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc3 : STD_LOGIC;
  signal \frame_num_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc4 : STD_LOGIC;
  signal frame_num_vc41 : STD_LOGIC;
  signal \frame_num_vc4[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc4_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc5 : STD_LOGIC;
  signal frame_num_vc51 : STD_LOGIC;
  signal \frame_num_vc5[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc5_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc6 : STD_LOGIC;
  signal frame_num_vc61 : STD_LOGIC;
  signal \frame_num_vc6[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc6_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc7 : STD_LOGIC;
  signal frame_num_vc71 : STD_LOGIC;
  signal \frame_num_vc7[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc7_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc8 : STD_LOGIC;
  signal frame_num_vc81 : STD_LOGIC;
  signal \frame_num_vc8[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc8_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc9 : STD_LOGIC;
  signal frame_num_vc91 : STD_LOGIC;
  signal \frame_num_vc9[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc9_reg_n_0_[9]\ : STD_LOGIC;
  signal fs_opcode : STD_LOGIC;
  signal fsync_vc0_int_reg : STD_LOGIC;
  signal fsync_vc0_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc0_rst_reg : STD_LOGIC;
  signal fsync_vc0_rst_reg0 : STD_LOGIC;
  signal fsync_vc0_rst_reg1 : STD_LOGIC;
  signal fsync_vc10_int_reg : STD_LOGIC;
  signal fsync_vc10_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc10_rst_reg : STD_LOGIC;
  signal fsync_vc10_rst_reg0 : STD_LOGIC;
  signal fsync_vc11_int_reg : STD_LOGIC;
  signal fsync_vc11_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc11_rst_reg : STD_LOGIC;
  signal fsync_vc11_rst_reg0 : STD_LOGIC;
  signal fsync_vc12_int_reg : STD_LOGIC;
  signal fsync_vc12_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc12_rst_reg : STD_LOGIC;
  signal fsync_vc12_rst_reg0 : STD_LOGIC;
  signal fsync_vc13_int_reg : STD_LOGIC;
  signal fsync_vc13_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc13_rst_reg : STD_LOGIC;
  signal fsync_vc13_rst_reg0 : STD_LOGIC;
  signal fsync_vc14_int_reg : STD_LOGIC;
  signal fsync_vc14_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc14_rst_reg : STD_LOGIC;
  signal fsync_vc14_rst_reg0 : STD_LOGIC;
  signal fsync_vc15_int_reg : STD_LOGIC;
  signal fsync_vc15_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc15_rst_reg : STD_LOGIC;
  signal fsync_vc15_rst_reg0 : STD_LOGIC;
  signal fsync_vc1_int_reg : STD_LOGIC;
  signal fsync_vc1_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc1_rst_reg : STD_LOGIC;
  signal fsync_vc1_rst_reg0 : STD_LOGIC;
  signal fsync_vc2_int_reg : STD_LOGIC;
  signal fsync_vc2_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc2_rst_reg : STD_LOGIC;
  signal fsync_vc2_rst_reg0 : STD_LOGIC;
  signal fsync_vc3_int_reg : STD_LOGIC;
  signal fsync_vc3_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc3_rst_reg : STD_LOGIC;
  signal fsync_vc3_rst_reg0 : STD_LOGIC;
  signal fsync_vc4_int_reg : STD_LOGIC;
  signal fsync_vc4_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc4_int_reg_i_3_n_0 : STD_LOGIC;
  signal fsync_vc4_rst_reg : STD_LOGIC;
  signal fsync_vc4_rst_reg0 : STD_LOGIC;
  signal fsync_vc5_int_reg : STD_LOGIC;
  signal fsync_vc5_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc5_int_reg_i_2_n_0 : STD_LOGIC;
  signal fsync_vc5_rst_reg : STD_LOGIC;
  signal fsync_vc5_rst_reg0 : STD_LOGIC;
  signal fsync_vc6_int_reg : STD_LOGIC;
  signal fsync_vc6_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc6_int_reg_i_2_n_0 : STD_LOGIC;
  signal fsync_vc6_rst_reg : STD_LOGIC;
  signal fsync_vc6_rst_reg0 : STD_LOGIC;
  signal fsync_vc7_int_reg : STD_LOGIC;
  signal fsync_vc7_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc7_int_reg_i_2_n_0 : STD_LOGIC;
  signal fsync_vc7_rst_reg : STD_LOGIC;
  signal fsync_vc7_rst_reg0 : STD_LOGIC;
  signal fsync_vc8_int_reg : STD_LOGIC;
  signal fsync_vc8_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc8_rst_reg : STD_LOGIC;
  signal fsync_vc8_rst_reg0 : STD_LOGIC;
  signal fsync_vc9_int_reg : STD_LOGIC;
  signal fsync_vc9_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc9_rst_reg : STD_LOGIC;
  signal fsync_vc9_rst_reg0 : STD_LOGIC;
  signal hunt_ecccrc : STD_LOGIC;
  signal hunt_ecccrc_i_1_n_0 : STD_LOGIC;
  signal last_beat0 : STD_LOGIC;
  signal last_beat078_out : STD_LOGIC;
  signal last_beat1 : STD_LOGIC;
  signal line_buf_i_2_n_0 : STD_LOGIC;
  signal \m_axis_tdata[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[63]_i_3_n_0\ : STD_LOGIC;
  signal m_axis_tkeep_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_tlast_reg_0\ : STD_LOGIC;
  signal \^m_axis_tuser\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal m_axis_tuser0 : STD_LOGIC;
  signal m_axis_tuser1114_out : STD_LOGIC;
  signal \m_axis_tuser[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tuser_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tuser_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tuser_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal m_axis_tvalid0 : STD_LOGIC;
  signal m_axis_tvalid1150_out : STD_LOGIC;
  signal m_axis_tvalid1154_out : STD_LOGIC;
  signal m_axis_tvalid_i_10_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_11_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_12_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_13_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_14_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_15_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_16_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_17_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_18_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_19_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_20_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_21_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_22_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_23_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_24_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_25_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_26_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_27_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_28_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_29_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_2_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_9_n_0 : STD_LOGIC;
  signal \^m_axis_tvalid_reg_0\ : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_0 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_1 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_2 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_3 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_4 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_5 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_6 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_8_n_7 : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[63]\ : STD_LOGIC;
  signal mem_rvld : STD_LOGIC;
  signal mem_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_vc__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal mem_wc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in112_out : STD_LOGIC;
  signal p_0_in41_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_0_in59_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal p_0_out : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 69 to 69 );
  signal p_3_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_72_in : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal pend_data : STD_LOGIC;
  signal pend_data_i_1_n_0 : STD_LOGIC;
  signal pxl_opcodes : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal strm_prgrs_reg : STD_LOGIC;
  signal swap_strb : STD_LOGIC;
  signal tlast_d1 : STD_LOGIC;
  signal tvalid_d1 : STD_LOGIC;
  signal \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_bytes_sent_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_m_axis_tvalid_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_axis_tvalid_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_axis_tvalid_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LINE_NUM_VC[0].rst_lnum[0]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[0].rst_lnum[0]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[0].rst_lnum[0]_i_4\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[1].rst_lnum[1]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[1].rst_lnum[1]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_2\ : label is "soft_lutpair300";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bytes_sent_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \bytes_sent_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \frame_num_vc0[15]_i_3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \frame_num_vc0[15]_i_4\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \frame_num_vc0[15]_i_5\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \frame_num_vc10[15]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \frame_num_vc11[15]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \frame_num_vc12[15]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \frame_num_vc13[15]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \frame_num_vc14[15]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \frame_num_vc15[15]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \frame_num_vc4[15]_i_3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \frame_num_vc5[15]_i_3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \frame_num_vc6[15]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \frame_num_vc7[15]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \frame_num_vc8[15]_i_3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \frame_num_vc9[15]_i_3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of fsync_vc4_int_reg_i_2 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of fsync_vc4_int_reg_i_3 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of fsync_vc5_int_reg_i_2 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of fsync_vc6_int_reg_i_2 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of fsync_vc7_int_reg_i_2 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of hunt_ecccrc_i_1 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of line_buf_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \m_axis_tdata[63]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \m_axis_tkeep[0]_INST_0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \m_axis_tkeep[1]_INST_0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \m_axis_tkeep[2]_INST_0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \m_axis_tkeep[3]_INST_0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \m_axis_tkeep[4]_INST_0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \m_axis_tkeep[5]_INST_0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \m_axis_tkeep[6]_INST_0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \m_axis_tkeep[7]_INST_0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of m_axis_tlast_i_5 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_26 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_27 : label is "soft_lutpair289";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of m_axis_tvalid_reg_i_6 : label is 11;
  attribute COMPARATOR_THRESHOLD of m_axis_tvalid_reg_i_8 : label is 11;
  attribute SOFT_HLUTNM of pend_data_i_1 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of tlast_d1_i_1 : label is "soft_lutpair299";
begin
  SR(0) <= \^sr\(0);
  m_axis_tlast_reg_0 <= \^m_axis_tlast_reg_0\;
  m_axis_tuser(79 downto 0) <= \^m_axis_tuser\(79 downto 0);
  m_axis_tvalid_reg_0 <= \^m_axis_tvalid_reg_0\;
  rd_en <= \^rd_en\;
\LINE_NUM_VC[0].line_num[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_70_out,
      I1 => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      I2 => m_axis_aresetn,
      O => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\,
      O => p_70_out
    );
\LINE_NUM_VC[0].line_num_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(0),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(10),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(11),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(12),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(13),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(14),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(15),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(1),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(2),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(3),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(4),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(5),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(6),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(7),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(8),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_70_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_0\(9),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF50940084"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\,
      I5 => p_73_out,
      O => p_3_out
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_vc__0\(2),
      I1 => \mem_vc__0\(3),
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      O => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_72_in,
      I1 => cur_lp_vc(1),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(3),
      I4 => cur_lp_vc(2),
      O => p_73_out
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      O => p_72_in
    );
\LINE_NUM_VC[0].rst_lnum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\LINE_NUM_VC[1].line_num[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_61_out,
      I1 => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      I2 => m_axis_aresetn,
      O => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in59_in,
      O => p_61_out
    );
\LINE_NUM_VC[1].line_num_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(0),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(10),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(11),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(12),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(13),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(14),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(15),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(1),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(2),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(3),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(4),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(5),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(6),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(7),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(8),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_61_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_1\(9),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF50940084"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in59_in,
      I5 => p_64_out,
      O => \LINE_NUM_VC[1].rst_lnum[1]_i_1_n_0\
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \mem_vc__0\(2),
      I1 => \mem_vc__0\(3),
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      O => p_0_in59_in
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => p_72_in,
      I1 => cur_lp_vc(1),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(3),
      I4 => cur_lp_vc(2),
      O => p_64_out
    );
\LINE_NUM_VC[1].rst_lnum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_NUM_VC[1].rst_lnum[1]_i_1_n_0\,
      Q => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\LINE_NUM_VC[2].line_num[2][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_52_out,
      I1 => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      I2 => m_axis_aresetn,
      O => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in50_in,
      O => p_52_out
    );
\LINE_NUM_VC[2].line_num_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(0),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(10),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(11),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(12),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(13),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(14),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(15),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(1),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(2),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(3),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(4),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(5),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(6),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(7),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(8),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_52_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_2\(9),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2200C230"
    )
        port map (
      I0 => p_0_in50_in,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => p_55_out,
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_1_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \mem_vc__0\(2),
      I1 => \mem_vc__0\(3),
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      O => p_0_in50_in
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => p_72_in,
      I1 => cur_lp_vc(0),
      I2 => cur_lp_vc(1),
      I3 => cur_lp_vc(3),
      I4 => cur_lp_vc(2),
      O => p_55_out
    );
\LINE_NUM_VC[2].rst_lnum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_NUM_VC[2].rst_lnum[2]_i_1_n_0\,
      Q => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\LINE_NUM_VC[3].line_num[3][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_43_out,
      I1 => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      I2 => m_axis_aresetn,
      O => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in41_in,
      O => p_43_out
    );
\LINE_NUM_VC[3].line_num_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(0),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(10),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(11),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(12),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(13),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(14),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(15),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(1),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(2),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(3),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(4),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(5),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(6),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(7),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(8),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_43_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_3\(9),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2200C230"
    )
        port map (
      I0 => p_0_in41_in,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => p_46_out,
      O => p_0_out
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mem_vc__0\(2),
      I1 => \mem_vc__0\(3),
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      O => p_0_in41_in
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => p_72_in,
      I1 => cur_lp_vc(1),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(3),
      I4 => cur_lp_vc(2),
      O => p_46_out
    );
\LINE_NUM_VC[3].rst_lnum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBF"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => swap_strb,
      I3 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tkeep_i(0)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => swap_strb,
      O => m_axis_tkeep_i(1)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => swap_strb,
      O => m_axis_tkeep_i(2)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAFB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => swap_strb,
      I3 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tkeep_i(3)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4443"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(4)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C043"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(5)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(6)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_0\,
      I1 => m_axis_tready,
      I2 => \^m_axis_tlast_reg_0\,
      I3 => m_axis_aresetn,
      O => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8883"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(7)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => cur_lp_dtype(3),
      I1 => cur_lp_dtype(4),
      I2 => cur_lp_dtype(1),
      I3 => cur_lp_dtype(0),
      I4 => cur_lp_dtype(5),
      O => swap_strb
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(0),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(1),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(2),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(3),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(4),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(5),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(6),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => m_axis_tkeep_i(7),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF00000A8A0000"
    )
        port map (
      I0 => m_axis_tuser0,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid_reg_0\,
      I3 => \^m_axis_tlast_reg_0\,
      I4 => m_axis_aresetn,
      I5 => \^m_axis_tuser\(1),
      O => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\,
      Q => \^m_axis_tuser\(1),
      R => '0'
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[0]\,
      I1 => \frame_num_vc2_reg_n_0_[0]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[0]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[0]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[0]\,
      I1 => \frame_num_vc6_reg_n_0_[0]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[0]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[0]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(0),
      I1 => \frame_num_vc10_reg_n_0_[0]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[0]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[0]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[0]\,
      I1 => \frame_num_vc14_reg_n_0_[0]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[0]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[0]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[1]\,
      I1 => \frame_num_vc2_reg_n_0_[1]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[1]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[1]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[1]\,
      I1 => \frame_num_vc6_reg_n_0_[1]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[1]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[1]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(1),
      I1 => \frame_num_vc10_reg_n_0_[1]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[1]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[1]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[1]\,
      I1 => \frame_num_vc14_reg_n_0_[1]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[1]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[1]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[2]\,
      I1 => \frame_num_vc2_reg_n_0_[2]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[2]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[2]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[2]\,
      I1 => \frame_num_vc6_reg_n_0_[2]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[2]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[2]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(2),
      I1 => \frame_num_vc10_reg_n_0_[2]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[2]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[2]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[2]\,
      I1 => \frame_num_vc14_reg_n_0_[2]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[2]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[2]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[3]\,
      I1 => \frame_num_vc2_reg_n_0_[3]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[3]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[3]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[3]\,
      I1 => \frame_num_vc6_reg_n_0_[3]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[3]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[3]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(3),
      I1 => \frame_num_vc10_reg_n_0_[3]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[3]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[3]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[3]\,
      I1 => \frame_num_vc14_reg_n_0_[3]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[3]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[3]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[4]\,
      I1 => \frame_num_vc2_reg_n_0_[4]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[4]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[4]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[4]\,
      I1 => \frame_num_vc6_reg_n_0_[4]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[4]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[4]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(4),
      I1 => \frame_num_vc10_reg_n_0_[4]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[4]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[4]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[4]\,
      I1 => \frame_num_vc14_reg_n_0_[4]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[4]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[4]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[5]\,
      I1 => \frame_num_vc2_reg_n_0_[5]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[5]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[5]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[5]\,
      I1 => \frame_num_vc6_reg_n_0_[5]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[5]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[5]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(5),
      I1 => \frame_num_vc10_reg_n_0_[5]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[5]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[5]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[5]\,
      I1 => \frame_num_vc14_reg_n_0_[5]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[5]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[5]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[6]\,
      I1 => \frame_num_vc2_reg_n_0_[6]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[6]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[6]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[6]\,
      I1 => \frame_num_vc6_reg_n_0_[6]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[6]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[6]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(6),
      I1 => \frame_num_vc10_reg_n_0_[6]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[6]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[6]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[6]\,
      I1 => \frame_num_vc14_reg_n_0_[6]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[6]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[6]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[7]\,
      I1 => \frame_num_vc2_reg_n_0_[7]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[7]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[7]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[7]\,
      I1 => \frame_num_vc6_reg_n_0_[7]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[7]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[7]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(7),
      I1 => \frame_num_vc10_reg_n_0_[7]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[7]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[7]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[7]\,
      I1 => \frame_num_vc14_reg_n_0_[7]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[7]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[7]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[8]\,
      I1 => \frame_num_vc2_reg_n_0_[8]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[8]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[8]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[8]\,
      I1 => \frame_num_vc6_reg_n_0_[8]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[8]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[8]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(8),
      I1 => \frame_num_vc10_reg_n_0_[8]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[8]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[8]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[8]\,
      I1 => \frame_num_vc14_reg_n_0_[8]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[8]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[8]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[9]\,
      I1 => \frame_num_vc2_reg_n_0_[9]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[9]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[9]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[9]\,
      I1 => \frame_num_vc6_reg_n_0_[9]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[9]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[9]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(9),
      I1 => \frame_num_vc10_reg_n_0_[9]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[9]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[9]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[9]\,
      I1 => \frame_num_vc14_reg_n_0_[9]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[9]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[9]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[10]\,
      I1 => \frame_num_vc2_reg_n_0_[10]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[10]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[10]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[10]\,
      I1 => \frame_num_vc6_reg_n_0_[10]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[10]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[10]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(10),
      I1 => \frame_num_vc10_reg_n_0_[10]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[10]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[10]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[10]\,
      I1 => \frame_num_vc14_reg_n_0_[10]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[10]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[10]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[11]\,
      I1 => \frame_num_vc2_reg_n_0_[11]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[11]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[11]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[11]\,
      I1 => \frame_num_vc6_reg_n_0_[11]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[11]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[11]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(11),
      I1 => \frame_num_vc10_reg_n_0_[11]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[11]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[11]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[11]\,
      I1 => \frame_num_vc14_reg_n_0_[11]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[11]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[11]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[12]\,
      I1 => \frame_num_vc2_reg_n_0_[12]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[12]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[12]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[12]\,
      I1 => \frame_num_vc6_reg_n_0_[12]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[12]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[12]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(12),
      I1 => \frame_num_vc10_reg_n_0_[12]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[12]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[12]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[12]\,
      I1 => \frame_num_vc14_reg_n_0_[12]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[12]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[12]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[13]\,
      I1 => \frame_num_vc2_reg_n_0_[13]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[13]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[13]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[13]\,
      I1 => \frame_num_vc6_reg_n_0_[13]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[13]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[13]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(13),
      I1 => \frame_num_vc10_reg_n_0_[13]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[13]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[13]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[13]\,
      I1 => \frame_num_vc14_reg_n_0_[13]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[13]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[13]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[14]\,
      I1 => \frame_num_vc2_reg_n_0_[14]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[14]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[14]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[14]\,
      I1 => \frame_num_vc6_reg_n_0_[14]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[14]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[14]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(14),
      I1 => \frame_num_vc10_reg_n_0_[14]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[14]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[14]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[14]\,
      I1 => \frame_num_vc14_reg_n_0_[14]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[14]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[14]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc3_reg_n_0_[15]\,
      I1 => \frame_num_vc2_reg_n_0_[15]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc1_reg_n_0_[15]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc0_reg_n_0_[15]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_4_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc7_reg_n_0_[15]\,
      I1 => \frame_num_vc6_reg_n_0_[15]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc5_reg_n_0_[15]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc4_reg_n_0_[15]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_5_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc11__0\(15),
      I1 => \frame_num_vc10_reg_n_0_[15]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc9_reg_n_0_[15]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc8_reg_n_0_[15]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_6_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \frame_num_vc15_reg_n_0_[15]\,
      I1 => \frame_num_vc14_reg_n_0_[15]\,
      I2 => cur_lp_vc(1),
      I3 => \frame_num_vc13_reg_n_0_[15]\,
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc12_reg_n_0_[15]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_7_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_1_n_0\,
      Q => \^m_axis_tuser\(2),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_1_n_0\,
      Q => \^m_axis_tuser\(3),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_1_n_0\,
      Q => \^m_axis_tuser\(4),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_1_n_0\,
      Q => \^m_axis_tuser\(5),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_1_n_0\,
      Q => \^m_axis_tuser\(6),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_1_n_0\,
      Q => \^m_axis_tuser\(7),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_1_n_0\,
      Q => \^m_axis_tuser\(8),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_1_n_0\,
      Q => \^m_axis_tuser\(9),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_1_n_0\,
      Q => \^m_axis_tuser\(10),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_1_n_0\,
      Q => \^m_axis_tuser\(11),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_1_n_0\,
      Q => \^m_axis_tuser\(12),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_1_n_0\,
      Q => \^m_axis_tuser\(13),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_1_n_0\,
      Q => \^m_axis_tuser\(14),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_1_n_0\,
      Q => \^m_axis_tuser\(15),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_1_n_0\,
      Q => \^m_axis_tuser\(16),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_1_n_0\,
      Q => \^m_axis_tuser\(17),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_2_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_3_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_1_n_0\,
      S => cur_lp_vc(3)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_4_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_5_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_2_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_6_n_0\,
      I1 => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_7_n_0\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]_i_3_n_0\,
      S => cur_lp_vc(2)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(0),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(0),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(0),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(0),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(1),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(1),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(1),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(2),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(2),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(2),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(2),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(3),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(3),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(3),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(4),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(4),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(4),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(4),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(5),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(5),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(5),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(5),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(6),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(6),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(6),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(6),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(7),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(7),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(7),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(7),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(8),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(8),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(8),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(8),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(9),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(9),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(9),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(9),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(10),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(10),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(10),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(10),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(11),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(11),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(11),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(11),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(12),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(12),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(12),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(12),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(13),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(13),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(13),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(13),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(14),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(14),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(14),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(14),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_2_n_0\,
      I2 => cur_lp_vc(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LINE_NUM_VC[3].line_num_reg[3]_3\(15),
      I1 => \LINE_NUM_VC[2].line_num_reg[2]_2\(15),
      I2 => cur_lp_vc(1),
      I3 => \LINE_NUM_VC[1].line_num_reg[1]_1\(15),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[0].line_num_reg[0]_0\(15),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_2_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\,
      Q => \^m_axis_tuser\(18),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\,
      Q => \^m_axis_tuser\(19),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\,
      Q => \^m_axis_tuser\(20),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\,
      Q => \^m_axis_tuser\(21),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\,
      Q => \^m_axis_tuser\(22),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\,
      Q => \^m_axis_tuser\(23),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\,
      Q => \^m_axis_tuser\(24),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\,
      Q => \^m_axis_tuser\(25),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\,
      Q => \^m_axis_tuser\(26),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\,
      Q => \^m_axis_tuser\(27),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\,
      Q => \^m_axis_tuser\(28),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\,
      Q => \^m_axis_tuser\(29),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\,
      Q => \^m_axis_tuser\(30),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\,
      Q => \^m_axis_tuser\(31),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\,
      Q => \^m_axis_tuser\(32),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\,
      Q => \^m_axis_tuser\(33),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[0]\,
      Q => \^m_axis_tuser\(34),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[1]\,
      Q => \^m_axis_tuser\(35),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[2]\,
      Q => \^m_axis_tuser\(36),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[3]\,
      Q => \^m_axis_tuser\(37),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[4]\,
      Q => \^m_axis_tuser\(38),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[5]\,
      Q => \^m_axis_tuser\(39),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[6]\,
      Q => \^m_axis_tuser\(40),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[7]\,
      Q => \^m_axis_tuser\(41),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[8]\,
      Q => \^m_axis_tuser\(42),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[9]\,
      Q => \^m_axis_tuser\(43),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[10]\,
      Q => \^m_axis_tuser\(44),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[11]\,
      Q => \^m_axis_tuser\(45),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[12]\,
      Q => \^m_axis_tuser\(46),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[13]\,
      Q => \^m_axis_tuser\(47),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[14]\,
      Q => \^m_axis_tuser\(48),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[15]\,
      Q => \^m_axis_tuser\(49),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4000000F500F500"
    )
        port map (
      I0 => strm_prgrs_reg,
      I1 => tvalid_d1,
      I2 => tlast_d1,
      I3 => p_0_in112_out,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid_reg_0\,
      O => p_2_out(69)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => mem_rvld,
      O => p_0_in112_out
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid_reg_0\,
      O => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(0),
      Q => \^m_axis_tuser\(50),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(1),
      Q => \^m_axis_tuser\(51),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(2),
      Q => \^m_axis_tuser\(52),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(3),
      Q => \^m_axis_tuser\(53),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(4),
      Q => \^m_axis_tuser\(54),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(5),
      Q => \^m_axis_tuser\(55),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => \^m_axis_tuser\(56),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => \^m_axis_tuser\(57),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => \^m_axis_tuser\(58),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => \^m_axis_tuser\(59),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => \^m_axis_tuser\(60),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => \^m_axis_tuser\(61),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_vc(0),
      Q => \^m_axis_tuser\(62),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_vc(1),
      Q => \^m_axis_tuser\(63),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(0),
      Q => \^m_axis_tuser\(64),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(1),
      Q => \^m_axis_tuser\(65),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(2),
      Q => \^m_axis_tuser\(66),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(3),
      Q => \^m_axis_tuser\(67),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(4),
      Q => \^m_axis_tuser\(68),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(5),
      Q => \^m_axis_tuser\(69),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(6),
      Q => \^m_axis_tuser\(70),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(7),
      Q => \^m_axis_tuser\(71),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(8),
      Q => \^m_axis_tuser\(72),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(9),
      Q => \^m_axis_tuser\(73),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(10),
      Q => \^m_axis_tuser\(74),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(11),
      Q => \^m_axis_tuser\(75),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(12),
      Q => \^m_axis_tuser\(76),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(13),
      Q => \^m_axis_tuser\(77),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(14),
      Q => \^m_axis_tuser\(78),
      R => \^sr\(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_wc(15),
      Q => \^m_axis_tuser\(79),
      R => \^sr\(0)
    );
\bytes_sent[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_0\,
      I1 => m_axis_tready,
      O => axis_beat_smpld
    );
\bytes_sent[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_sent_reg(3),
      O => \bytes_sent[9]_i_2_n_0\
    );
\bytes_sent_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(10),
      Q => bytes_sent_reg(10),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(11),
      Q => bytes_sent_reg(11),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(12),
      Q => bytes_sent_reg(12),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(13),
      Q => bytes_sent_reg(13),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(14),
      Q => bytes_sent_reg(14),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(15),
      Q => bytes_sent_reg(15),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bytes_sent_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \bytes_sent_reg[15]_i_2_n_3\,
      CO(3) => \bytes_sent_reg[15]_i_2_n_4\,
      CO(2) => \bytes_sent_reg[15]_i_2_n_5\,
      CO(1) => \bytes_sent_reg[15]_i_2_n_6\,
      CO(0) => \bytes_sent_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_bytes_sent_reg[15]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \p_0_in__0\(15 downto 10),
      S(7 downto 6) => B"00",
      S(5 downto 0) => bytes_sent_reg(15 downto 10)
    );
\bytes_sent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(2),
      Q => bytes_sent_reg(2),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(3),
      Q => bytes_sent_reg(3),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(4),
      Q => bytes_sent_reg(4),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(5),
      Q => bytes_sent_reg(5),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(6),
      Q => bytes_sent_reg(6),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(7),
      Q => bytes_sent_reg(7),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(8),
      Q => bytes_sent_reg(8),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(9),
      Q => bytes_sent_reg(9),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bytes_sent_reg[9]_i_1_n_0\,
      CO(6) => \bytes_sent_reg[9]_i_1_n_1\,
      CO(5) => \bytes_sent_reg[9]_i_1_n_2\,
      CO(4) => \bytes_sent_reg[9]_i_1_n_3\,
      CO(3) => \bytes_sent_reg[9]_i_1_n_4\,
      CO(2) => \bytes_sent_reg[9]_i_1_n_5\,
      CO(1) => \bytes_sent_reg[9]_i_1_n_6\,
      CO(0) => \bytes_sent_reg[9]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => bytes_sent_reg(3),
      DI(0) => '0',
      O(7 downto 0) => \p_0_in__0\(9 downto 2),
      S(7 downto 2) => bytes_sent_reg(9 downto 4),
      S(1) => \bytes_sent[9]_i_2_n_0\,
      S(0) => bytes_sent_reg(2)
    );
\cur_lp_dtype_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => cur_lp_dtype(0),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => cur_lp_dtype(1),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => cur_lp_dtype(2),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => cur_lp_dtype(3),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => cur_lp_dtype(4),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => cur_lp_dtype(5),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(0),
      Q => cur_lp_vc(0),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(1),
      Q => cur_lp_vc(1),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_vc__0\(2),
      Q => cur_lp_vc(2),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_vc__0\(3),
      Q => cur_lp_vc(3),
      R => cur_lp_wc_lte4_i_1_n_0
    );
cur_lp_wc_lte4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4100FFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => m_axis_aresetn,
      O => cur_lp_wc_lte4_i_1_n_0
    );
cur_lp_wc_lte4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => cur_lp_vc0
    );
cur_lp_wc_lte4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => mem_wc(0),
      I1 => mem_wc(1),
      I2 => mem_wc(2),
      I3 => mem_wc(3),
      I4 => cur_lp_wc_lte4_i_4_n_0,
      I5 => cur_lp_wc_lte4_i_5_n_0,
      O => cur_lp_wc_lte4_i_3_n_0
    );
cur_lp_wc_lte4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(12),
      I1 => mem_wc(13),
      I2 => mem_wc(10),
      I3 => mem_wc(11),
      I4 => mem_wc(15),
      I5 => mem_wc(14),
      O => cur_lp_wc_lte4_i_4_n_0
    );
cur_lp_wc_lte4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(6),
      I1 => mem_wc(7),
      I2 => mem_wc(4),
      I3 => mem_wc(5),
      I4 => mem_wc(9),
      I5 => mem_wc(8),
      O => cur_lp_wc_lte4_i_5_n_0
    );
cur_lp_wc_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => cur_lp_wc_lte4_i_3_n_0,
      Q => cur_lp_wc_lte4,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(0),
      Q => \cur_lp_wc_reg_n_0_[0]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(10),
      Q => \cur_lp_wc_reg_n_0_[10]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(11),
      Q => \cur_lp_wc_reg_n_0_[11]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(12),
      Q => \cur_lp_wc_reg_n_0_[12]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(13),
      Q => \cur_lp_wc_reg_n_0_[13]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(14),
      Q => \cur_lp_wc_reg_n_0_[14]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(15),
      Q => \cur_lp_wc_reg_n_0_[15]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(1),
      Q => \cur_lp_wc_reg_n_0_[1]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(2),
      Q => \cur_lp_wc_reg_n_0_[2]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(3),
      Q => \cur_lp_wc_reg_n_0_[3]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(4),
      Q => \cur_lp_wc_reg_n_0_[4]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(5),
      Q => \cur_lp_wc_reg_n_0_[5]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(6),
      Q => \cur_lp_wc_reg_n_0_[6]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(7),
      Q => \cur_lp_wc_reg_n_0_[7]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(8),
      Q => \cur_lp_wc_reg_n_0_[8]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(9),
      Q => \cur_lp_wc_reg_n_0_[9]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\frame_num_vc0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\,
      I2 => \frame_num_vc0[15]_i_3_n_0\,
      I3 => \frame_num_vc0[15]_i_4_n_0\,
      I4 => m_axis_aresetn,
      O => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc0
    );
\frame_num_vc0[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \frame_num_vc0[15]_i_3_n_0\
    );
\frame_num_vc0[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0082"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      O => \frame_num_vc0[15]_i_4_n_0\
    );
\frame_num_vc0[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      O => fs_opcode
    );
\frame_num_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(0),
      Q => \frame_num_vc0_reg_n_0_[0]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(10),
      Q => \frame_num_vc0_reg_n_0_[10]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(11),
      Q => \frame_num_vc0_reg_n_0_[11]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(12),
      Q => \frame_num_vc0_reg_n_0_[12]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(13),
      Q => \frame_num_vc0_reg_n_0_[13]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(14),
      Q => \frame_num_vc0_reg_n_0_[14]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(15),
      Q => \frame_num_vc0_reg_n_0_[15]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(1),
      Q => \frame_num_vc0_reg_n_0_[1]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(2),
      Q => \frame_num_vc0_reg_n_0_[2]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(3),
      Q => \frame_num_vc0_reg_n_0_[3]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(4),
      Q => \frame_num_vc0_reg_n_0_[4]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(5),
      Q => \frame_num_vc0_reg_n_0_[5]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(6),
      Q => \frame_num_vc0_reg_n_0_[6]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(7),
      Q => \frame_num_vc0_reg_n_0_[7]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(8),
      Q => \frame_num_vc0_reg_n_0_[8]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(9),
      Q => \frame_num_vc0_reg_n_0_[9]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc101,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => mem_vc(1),
      I4 => mem_vc(0),
      I5 => fs_opcode,
      O => frame_num_vc10
    );
\frame_num_vc10[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => \mem_vc__0\(2),
      I3 => \mem_vc__0\(3),
      I4 => mem_rvld,
      O => frame_num_vc101
    );
\frame_num_vc10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(0),
      Q => \frame_num_vc10_reg_n_0_[0]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(10),
      Q => \frame_num_vc10_reg_n_0_[10]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(11),
      Q => \frame_num_vc10_reg_n_0_[11]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(12),
      Q => \frame_num_vc10_reg_n_0_[12]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(13),
      Q => \frame_num_vc10_reg_n_0_[13]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(14),
      Q => \frame_num_vc10_reg_n_0_[14]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(15),
      Q => \frame_num_vc10_reg_n_0_[15]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(1),
      Q => \frame_num_vc10_reg_n_0_[1]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(2),
      Q => \frame_num_vc10_reg_n_0_[2]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(3),
      Q => \frame_num_vc10_reg_n_0_[3]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(4),
      Q => \frame_num_vc10_reg_n_0_[4]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(5),
      Q => \frame_num_vc10_reg_n_0_[5]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(6),
      Q => \frame_num_vc10_reg_n_0_[6]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(7),
      Q => \frame_num_vc10_reg_n_0_[7]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(8),
      Q => \frame_num_vc10_reg_n_0_[8]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc10,
      D => mem_wc(9),
      Q => \frame_num_vc10_reg_n_0_[9]\,
      R => \frame_num_vc10[15]_i_1_n_0\
    );
\frame_num_vc11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc111,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => \frame_num_vc11[15]_i_2_n_0\
    );
\frame_num_vc11[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(2),
      I3 => \mem_vc__0\(3),
      I4 => mem_rvld,
      O => frame_num_vc111
    );
\frame_num_vc11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(0),
      Q => \frame_num_vc11__0\(0),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(10),
      Q => \frame_num_vc11__0\(10),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(11),
      Q => \frame_num_vc11__0\(11),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(12),
      Q => \frame_num_vc11__0\(12),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(13),
      Q => \frame_num_vc11__0\(13),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(14),
      Q => \frame_num_vc11__0\(14),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(15),
      Q => \frame_num_vc11__0\(15),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(1),
      Q => \frame_num_vc11__0\(1),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(2),
      Q => \frame_num_vc11__0\(2),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(3),
      Q => \frame_num_vc11__0\(3),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(4),
      Q => \frame_num_vc11__0\(4),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(5),
      Q => \frame_num_vc11__0\(5),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(6),
      Q => \frame_num_vc11__0\(6),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(7),
      Q => \frame_num_vc11__0\(7),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(8),
      Q => \frame_num_vc11__0\(8),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \frame_num_vc11[15]_i_2_n_0\,
      D => mem_wc(9),
      Q => \frame_num_vc11__0\(9),
      R => \frame_num_vc11[15]_i_1_n_0\
    );
\frame_num_vc12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc121,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc12
    );
\frame_num_vc12[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc121
    );
\frame_num_vc12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(0),
      Q => \frame_num_vc12_reg_n_0_[0]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(10),
      Q => \frame_num_vc12_reg_n_0_[10]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(11),
      Q => \frame_num_vc12_reg_n_0_[11]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(12),
      Q => \frame_num_vc12_reg_n_0_[12]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(13),
      Q => \frame_num_vc12_reg_n_0_[13]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(14),
      Q => \frame_num_vc12_reg_n_0_[14]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(15),
      Q => \frame_num_vc12_reg_n_0_[15]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(1),
      Q => \frame_num_vc12_reg_n_0_[1]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(2),
      Q => \frame_num_vc12_reg_n_0_[2]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(3),
      Q => \frame_num_vc12_reg_n_0_[3]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(4),
      Q => \frame_num_vc12_reg_n_0_[4]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(5),
      Q => \frame_num_vc12_reg_n_0_[5]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(6),
      Q => \frame_num_vc12_reg_n_0_[6]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(7),
      Q => \frame_num_vc12_reg_n_0_[7]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(8),
      Q => \frame_num_vc12_reg_n_0_[8]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc12,
      D => mem_wc(9),
      Q => \frame_num_vc12_reg_n_0_[9]\,
      R => \frame_num_vc12[15]_i_1_n_0\
    );
\frame_num_vc13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc131,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc13
    );
\frame_num_vc13[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc131
    );
\frame_num_vc13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(0),
      Q => \frame_num_vc13_reg_n_0_[0]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(10),
      Q => \frame_num_vc13_reg_n_0_[10]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(11),
      Q => \frame_num_vc13_reg_n_0_[11]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(12),
      Q => \frame_num_vc13_reg_n_0_[12]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(13),
      Q => \frame_num_vc13_reg_n_0_[13]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(14),
      Q => \frame_num_vc13_reg_n_0_[14]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(15),
      Q => \frame_num_vc13_reg_n_0_[15]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(1),
      Q => \frame_num_vc13_reg_n_0_[1]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(2),
      Q => \frame_num_vc13_reg_n_0_[2]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(3),
      Q => \frame_num_vc13_reg_n_0_[3]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(4),
      Q => \frame_num_vc13_reg_n_0_[4]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(5),
      Q => \frame_num_vc13_reg_n_0_[5]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(6),
      Q => \frame_num_vc13_reg_n_0_[6]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(7),
      Q => \frame_num_vc13_reg_n_0_[7]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(8),
      Q => \frame_num_vc13_reg_n_0_[8]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc13,
      D => mem_wc(9),
      Q => \frame_num_vc13_reg_n_0_[9]\,
      R => \frame_num_vc13[15]_i_1_n_0\
    );
\frame_num_vc14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc141,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(1),
      I4 => mem_vc(0),
      I5 => fs_opcode,
      O => frame_num_vc14
    );
\frame_num_vc14[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc141
    );
\frame_num_vc14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(0),
      Q => \frame_num_vc14_reg_n_0_[0]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(10),
      Q => \frame_num_vc14_reg_n_0_[10]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(11),
      Q => \frame_num_vc14_reg_n_0_[11]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(12),
      Q => \frame_num_vc14_reg_n_0_[12]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(13),
      Q => \frame_num_vc14_reg_n_0_[13]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(14),
      Q => \frame_num_vc14_reg_n_0_[14]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(15),
      Q => \frame_num_vc14_reg_n_0_[15]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(1),
      Q => \frame_num_vc14_reg_n_0_[1]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(2),
      Q => \frame_num_vc14_reg_n_0_[2]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(3),
      Q => \frame_num_vc14_reg_n_0_[3]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(4),
      Q => \frame_num_vc14_reg_n_0_[4]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(5),
      Q => \frame_num_vc14_reg_n_0_[5]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(6),
      Q => \frame_num_vc14_reg_n_0_[6]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(7),
      Q => \frame_num_vc14_reg_n_0_[7]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(8),
      Q => \frame_num_vc14_reg_n_0_[8]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc14,
      D => mem_wc(9),
      Q => \frame_num_vc14_reg_n_0_[9]\,
      R => \frame_num_vc14[15]_i_1_n_0\
    );
\frame_num_vc15[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc151,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc15
    );
\frame_num_vc15[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc151
    );
\frame_num_vc15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(0),
      Q => \frame_num_vc15_reg_n_0_[0]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(10),
      Q => \frame_num_vc15_reg_n_0_[10]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(11),
      Q => \frame_num_vc15_reg_n_0_[11]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(12),
      Q => \frame_num_vc15_reg_n_0_[12]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(13),
      Q => \frame_num_vc15_reg_n_0_[13]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(14),
      Q => \frame_num_vc15_reg_n_0_[14]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(15),
      Q => \frame_num_vc15_reg_n_0_[15]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(1),
      Q => \frame_num_vc15_reg_n_0_[1]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(2),
      Q => \frame_num_vc15_reg_n_0_[2]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(3),
      Q => \frame_num_vc15_reg_n_0_[3]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(4),
      Q => \frame_num_vc15_reg_n_0_[4]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(5),
      Q => \frame_num_vc15_reg_n_0_[5]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(6),
      Q => \frame_num_vc15_reg_n_0_[6]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(7),
      Q => \frame_num_vc15_reg_n_0_[7]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(8),
      Q => \frame_num_vc15_reg_n_0_[8]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc15,
      D => mem_wc(9),
      Q => \frame_num_vc15_reg_n_0_[9]\,
      R => \frame_num_vc15[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in59_in,
      I2 => \frame_num_vc0[15]_i_3_n_0\,
      I3 => \frame_num_vc0[15]_i_4_n_0\,
      I4 => m_axis_aresetn,
      O => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc1
    );
\frame_num_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(0),
      Q => \frame_num_vc1_reg_n_0_[0]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(10),
      Q => \frame_num_vc1_reg_n_0_[10]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(11),
      Q => \frame_num_vc1_reg_n_0_[11]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(12),
      Q => \frame_num_vc1_reg_n_0_[12]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(13),
      Q => \frame_num_vc1_reg_n_0_[13]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(14),
      Q => \frame_num_vc1_reg_n_0_[14]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(15),
      Q => \frame_num_vc1_reg_n_0_[15]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(1),
      Q => \frame_num_vc1_reg_n_0_[1]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(2),
      Q => \frame_num_vc1_reg_n_0_[2]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(3),
      Q => \frame_num_vc1_reg_n_0_[3]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(4),
      Q => \frame_num_vc1_reg_n_0_[4]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(5),
      Q => \frame_num_vc1_reg_n_0_[5]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(6),
      Q => \frame_num_vc1_reg_n_0_[6]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(7),
      Q => \frame_num_vc1_reg_n_0_[7]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(8),
      Q => \frame_num_vc1_reg_n_0_[8]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(9),
      Q => \frame_num_vc1_reg_n_0_[9]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in50_in,
      I2 => \frame_num_vc0[15]_i_3_n_0\,
      I3 => \frame_num_vc0[15]_i_4_n_0\,
      I4 => m_axis_aresetn,
      O => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(1),
      I4 => mem_vc(0),
      I5 => fs_opcode,
      O => frame_num_vc2
    );
\frame_num_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(0),
      Q => \frame_num_vc2_reg_n_0_[0]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(10),
      Q => \frame_num_vc2_reg_n_0_[10]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(11),
      Q => \frame_num_vc2_reg_n_0_[11]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(12),
      Q => \frame_num_vc2_reg_n_0_[12]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(13),
      Q => \frame_num_vc2_reg_n_0_[13]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(14),
      Q => \frame_num_vc2_reg_n_0_[14]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(15),
      Q => \frame_num_vc2_reg_n_0_[15]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(1),
      Q => \frame_num_vc2_reg_n_0_[1]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(2),
      Q => \frame_num_vc2_reg_n_0_[2]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(3),
      Q => \frame_num_vc2_reg_n_0_[3]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(4),
      Q => \frame_num_vc2_reg_n_0_[4]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(5),
      Q => \frame_num_vc2_reg_n_0_[5]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(6),
      Q => \frame_num_vc2_reg_n_0_[6]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(7),
      Q => \frame_num_vc2_reg_n_0_[7]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(8),
      Q => \frame_num_vc2_reg_n_0_[8]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(9),
      Q => \frame_num_vc2_reg_n_0_[9]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in41_in,
      I2 => \frame_num_vc0[15]_i_3_n_0\,
      I3 => \frame_num_vc0[15]_i_4_n_0\,
      I4 => m_axis_aresetn,
      O => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc3
    );
\frame_num_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(0),
      Q => \frame_num_vc3_reg_n_0_[0]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(10),
      Q => \frame_num_vc3_reg_n_0_[10]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(11),
      Q => \frame_num_vc3_reg_n_0_[11]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(12),
      Q => \frame_num_vc3_reg_n_0_[12]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(13),
      Q => \frame_num_vc3_reg_n_0_[13]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(14),
      Q => \frame_num_vc3_reg_n_0_[14]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(15),
      Q => \frame_num_vc3_reg_n_0_[15]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(1),
      Q => \frame_num_vc3_reg_n_0_[1]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(2),
      Q => \frame_num_vc3_reg_n_0_[2]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(3),
      Q => \frame_num_vc3_reg_n_0_[3]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(4),
      Q => \frame_num_vc3_reg_n_0_[4]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(5),
      Q => \frame_num_vc3_reg_n_0_[5]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(6),
      Q => \frame_num_vc3_reg_n_0_[6]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(7),
      Q => \frame_num_vc3_reg_n_0_[7]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(8),
      Q => \frame_num_vc3_reg_n_0_[8]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(9),
      Q => \frame_num_vc3_reg_n_0_[9]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc41,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc4
    );
\frame_num_vc4[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc41
    );
\frame_num_vc4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(0),
      Q => \frame_num_vc4_reg_n_0_[0]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(10),
      Q => \frame_num_vc4_reg_n_0_[10]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(11),
      Q => \frame_num_vc4_reg_n_0_[11]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(12),
      Q => \frame_num_vc4_reg_n_0_[12]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(13),
      Q => \frame_num_vc4_reg_n_0_[13]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(14),
      Q => \frame_num_vc4_reg_n_0_[14]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(15),
      Q => \frame_num_vc4_reg_n_0_[15]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(1),
      Q => \frame_num_vc4_reg_n_0_[1]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(2),
      Q => \frame_num_vc4_reg_n_0_[2]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(3),
      Q => \frame_num_vc4_reg_n_0_[3]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(4),
      Q => \frame_num_vc4_reg_n_0_[4]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(5),
      Q => \frame_num_vc4_reg_n_0_[5]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(6),
      Q => \frame_num_vc4_reg_n_0_[6]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(7),
      Q => \frame_num_vc4_reg_n_0_[7]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(8),
      Q => \frame_num_vc4_reg_n_0_[8]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc4,
      D => mem_wc(9),
      Q => \frame_num_vc4_reg_n_0_[9]\,
      R => \frame_num_vc4[15]_i_1_n_0\
    );
\frame_num_vc5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc51,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc5
    );
\frame_num_vc5[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc51
    );
\frame_num_vc5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(0),
      Q => \frame_num_vc5_reg_n_0_[0]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(10),
      Q => \frame_num_vc5_reg_n_0_[10]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(11),
      Q => \frame_num_vc5_reg_n_0_[11]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(12),
      Q => \frame_num_vc5_reg_n_0_[12]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(13),
      Q => \frame_num_vc5_reg_n_0_[13]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(14),
      Q => \frame_num_vc5_reg_n_0_[14]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(15),
      Q => \frame_num_vc5_reg_n_0_[15]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(1),
      Q => \frame_num_vc5_reg_n_0_[1]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(2),
      Q => \frame_num_vc5_reg_n_0_[2]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(3),
      Q => \frame_num_vc5_reg_n_0_[3]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(4),
      Q => \frame_num_vc5_reg_n_0_[4]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(5),
      Q => \frame_num_vc5_reg_n_0_[5]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(6),
      Q => \frame_num_vc5_reg_n_0_[6]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(7),
      Q => \frame_num_vc5_reg_n_0_[7]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(8),
      Q => \frame_num_vc5_reg_n_0_[8]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc5,
      D => mem_wc(9),
      Q => \frame_num_vc5_reg_n_0_[9]\,
      R => \frame_num_vc5[15]_i_1_n_0\
    );
\frame_num_vc6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc61,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(1),
      I4 => mem_vc(0),
      I5 => fs_opcode,
      O => frame_num_vc6
    );
\frame_num_vc6[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc61
    );
\frame_num_vc6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(0),
      Q => \frame_num_vc6_reg_n_0_[0]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(10),
      Q => \frame_num_vc6_reg_n_0_[10]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(11),
      Q => \frame_num_vc6_reg_n_0_[11]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(12),
      Q => \frame_num_vc6_reg_n_0_[12]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(13),
      Q => \frame_num_vc6_reg_n_0_[13]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(14),
      Q => \frame_num_vc6_reg_n_0_[14]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(15),
      Q => \frame_num_vc6_reg_n_0_[15]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(1),
      Q => \frame_num_vc6_reg_n_0_[1]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(2),
      Q => \frame_num_vc6_reg_n_0_[2]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(3),
      Q => \frame_num_vc6_reg_n_0_[3]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(4),
      Q => \frame_num_vc6_reg_n_0_[4]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(5),
      Q => \frame_num_vc6_reg_n_0_[5]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(6),
      Q => \frame_num_vc6_reg_n_0_[6]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(7),
      Q => \frame_num_vc6_reg_n_0_[7]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(8),
      Q => \frame_num_vc6_reg_n_0_[8]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc6,
      D => mem_wc(9),
      Q => \frame_num_vc6_reg_n_0_[9]\,
      R => \frame_num_vc6[15]_i_1_n_0\
    );
\frame_num_vc7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc71,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc7
    );
\frame_num_vc7[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(3),
      I3 => \mem_vc__0\(2),
      I4 => mem_rvld,
      O => frame_num_vc71
    );
\frame_num_vc7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(0),
      Q => \frame_num_vc7_reg_n_0_[0]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(10),
      Q => \frame_num_vc7_reg_n_0_[10]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(11),
      Q => \frame_num_vc7_reg_n_0_[11]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(12),
      Q => \frame_num_vc7_reg_n_0_[12]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(13),
      Q => \frame_num_vc7_reg_n_0_[13]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(14),
      Q => \frame_num_vc7_reg_n_0_[14]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(15),
      Q => \frame_num_vc7_reg_n_0_[15]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(1),
      Q => \frame_num_vc7_reg_n_0_[1]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(2),
      Q => \frame_num_vc7_reg_n_0_[2]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(3),
      Q => \frame_num_vc7_reg_n_0_[3]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(4),
      Q => \frame_num_vc7_reg_n_0_[4]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(5),
      Q => \frame_num_vc7_reg_n_0_[5]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(6),
      Q => \frame_num_vc7_reg_n_0_[6]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(7),
      Q => \frame_num_vc7_reg_n_0_[7]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(8),
      Q => \frame_num_vc7_reg_n_0_[8]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc7,
      D => mem_wc(9),
      Q => \frame_num_vc7_reg_n_0_[9]\,
      R => \frame_num_vc7[15]_i_1_n_0\
    );
\frame_num_vc8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc81,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc8
    );
\frame_num_vc8[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(2),
      I3 => \mem_vc__0\(3),
      I4 => mem_rvld,
      O => frame_num_vc81
    );
\frame_num_vc8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(0),
      Q => \frame_num_vc8_reg_n_0_[0]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(10),
      Q => \frame_num_vc8_reg_n_0_[10]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(11),
      Q => \frame_num_vc8_reg_n_0_[11]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(12),
      Q => \frame_num_vc8_reg_n_0_[12]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(13),
      Q => \frame_num_vc8_reg_n_0_[13]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(14),
      Q => \frame_num_vc8_reg_n_0_[14]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(15),
      Q => \frame_num_vc8_reg_n_0_[15]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(1),
      Q => \frame_num_vc8_reg_n_0_[1]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(2),
      Q => \frame_num_vc8_reg_n_0_[2]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(3),
      Q => \frame_num_vc8_reg_n_0_[3]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(4),
      Q => \frame_num_vc8_reg_n_0_[4]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(5),
      Q => \frame_num_vc8_reg_n_0_[5]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(6),
      Q => \frame_num_vc8_reg_n_0_[6]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(7),
      Q => \frame_num_vc8_reg_n_0_[7]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(8),
      Q => \frame_num_vc8_reg_n_0_[8]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc8,
      D => mem_wc(9),
      Q => \frame_num_vc8_reg_n_0_[9]\,
      R => \frame_num_vc8[15]_i_1_n_0\
    );
\frame_num_vc9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200C030FFFFFFFF"
    )
        port map (
      I0 => frame_num_vc91,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => fs_opcode,
      O => frame_num_vc9
    );
\frame_num_vc9[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \mem_vc__0\(2),
      I3 => \mem_vc__0\(3),
      I4 => mem_rvld,
      O => frame_num_vc91
    );
\frame_num_vc9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(0),
      Q => \frame_num_vc9_reg_n_0_[0]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(10),
      Q => \frame_num_vc9_reg_n_0_[10]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(11),
      Q => \frame_num_vc9_reg_n_0_[11]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(12),
      Q => \frame_num_vc9_reg_n_0_[12]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(13),
      Q => \frame_num_vc9_reg_n_0_[13]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(14),
      Q => \frame_num_vc9_reg_n_0_[14]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(15),
      Q => \frame_num_vc9_reg_n_0_[15]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(1),
      Q => \frame_num_vc9_reg_n_0_[1]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(2),
      Q => \frame_num_vc9_reg_n_0_[2]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(3),
      Q => \frame_num_vc9_reg_n_0_[3]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(4),
      Q => \frame_num_vc9_reg_n_0_[4]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(5),
      Q => \frame_num_vc9_reg_n_0_[5]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(6),
      Q => \frame_num_vc9_reg_n_0_[6]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(7),
      Q => \frame_num_vc9_reg_n_0_[7]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(8),
      Q => \frame_num_vc9_reg_n_0_[8]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
\frame_num_vc9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc9,
      D => mem_wc(9),
      Q => \frame_num_vc9_reg_n_0_[9]\,
      R => \frame_num_vc9[15]_i_1_n_0\
    );
fsync_vc0_int_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => fs_opcode,
      I1 => mem_rvld,
      I2 => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\,
      I3 => fsync_vc0_rst_reg,
      I4 => fsync_vc0_int_reg,
      O => fsync_vc0_int_reg_i_1_n_0
    );
fsync_vc0_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_int_reg_i_1_n_0,
      Q => fsync_vc0_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc0_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc0_rst_reg0
    );
fsync_vc0_rst_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => cur_lp_dtype(0),
      I1 => cur_lp_dtype(1),
      I2 => cur_lp_dtype(4),
      I3 => cur_lp_dtype(5),
      I4 => cur_lp_dtype(2),
      I5 => cur_lp_dtype(3),
      O => fsync_vc0_rst_reg1
    );
fsync_vc0_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_rst_reg0,
      Q => fsync_vc0_rst_reg,
      R => \^sr\(0)
    );
fsync_vc10_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => fsync_vc6_int_reg_i_2_n_0,
      I4 => fsync_vc10_rst_reg,
      I5 => fsync_vc10_int_reg,
      O => fsync_vc10_int_reg_i_1_n_0
    );
fsync_vc10_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc10_int_reg_i_1_n_0,
      Q => fsync_vc10_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc10_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(2),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => p_0_in112_out,
      O => fsync_vc10_rst_reg0
    );
fsync_vc10_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc10_rst_reg0,
      Q => fsync_vc10_rst_reg,
      R => \^sr\(0)
    );
fsync_vc11_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => fsync_vc7_int_reg_i_2_n_0,
      I4 => fsync_vc11_rst_reg,
      I5 => fsync_vc11_int_reg,
      O => fsync_vc11_int_reg_i_1_n_0
    );
fsync_vc11_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc11_int_reg_i_1_n_0,
      Q => fsync_vc11_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc11_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => cur_lp_vc(3),
      I1 => cur_lp_vc(2),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc11_rst_reg0
    );
fsync_vc11_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc11_rst_reg0,
      Q => fsync_vc11_rst_reg,
      R => \^sr\(0)
    );
fsync_vc12_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => fsync_vc4_int_reg_i_3_n_0,
      I4 => fsync_vc12_rst_reg,
      I5 => fsync_vc12_int_reg,
      O => fsync_vc12_int_reg_i_1_n_0
    );
fsync_vc12_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc12_int_reg_i_1_n_0,
      Q => fsync_vc12_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc12_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(2),
      I2 => cur_lp_vc(3),
      I3 => cur_lp_vc(0),
      I4 => cur_lp_vc(1),
      I5 => p_0_in112_out,
      O => fsync_vc12_rst_reg0
    );
fsync_vc12_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc12_rst_reg0,
      Q => fsync_vc12_rst_reg,
      R => \^sr\(0)
    );
fsync_vc13_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => fsync_vc5_int_reg_i_2_n_0,
      I4 => fsync_vc13_rst_reg,
      I5 => fsync_vc13_int_reg,
      O => fsync_vc13_int_reg_i_1_n_0
    );
fsync_vc13_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc13_int_reg_i_1_n_0,
      Q => fsync_vc13_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc13_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc13_rst_reg0
    );
fsync_vc13_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc13_rst_reg0,
      Q => fsync_vc13_rst_reg,
      R => \^sr\(0)
    );
fsync_vc14_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => fsync_vc6_int_reg_i_2_n_0,
      I4 => fsync_vc14_rst_reg,
      I5 => fsync_vc14_int_reg,
      O => fsync_vc14_int_reg_i_1_n_0
    );
fsync_vc14_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc14_int_reg_i_1_n_0,
      Q => fsync_vc14_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc14_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(1),
      I3 => cur_lp_vc(0),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc14_rst_reg0
    );
fsync_vc14_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc14_rst_reg0,
      Q => fsync_vc14_rst_reg,
      R => \^sr\(0)
    );
fsync_vc15_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
        port map (
      I0 => \mem_vc__0\(2),
      I1 => \mem_vc__0\(3),
      I2 => fsync_vc7_int_reg_i_2_n_0,
      I3 => p_145_in,
      I4 => fsync_vc15_rst_reg,
      I5 => fsync_vc15_int_reg,
      O => fsync_vc15_int_reg_i_1_n_0
    );
fsync_vc15_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc15_int_reg_i_1_n_0,
      Q => fsync_vc15_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc15_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc15_rst_reg0
    );
fsync_vc15_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc15_rst_reg0,
      Q => fsync_vc15_rst_reg,
      R => \^sr\(0)
    );
fsync_vc1_int_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => fs_opcode,
      I1 => mem_rvld,
      I2 => p_0_in59_in,
      I3 => fsync_vc1_rst_reg,
      I4 => fsync_vc1_int_reg,
      O => fsync_vc1_int_reg_i_1_n_0
    );
fsync_vc1_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_int_reg_i_1_n_0,
      Q => fsync_vc1_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc1_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc1_rst_reg0
    );
fsync_vc1_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_rst_reg0,
      Q => fsync_vc1_rst_reg,
      R => \^sr\(0)
    );
fsync_vc2_int_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => fs_opcode,
      I1 => mem_rvld,
      I2 => p_0_in50_in,
      I3 => fsync_vc2_rst_reg,
      I4 => fsync_vc2_int_reg,
      O => fsync_vc2_int_reg_i_1_n_0
    );
fsync_vc2_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_int_reg_i_1_n_0,
      Q => fsync_vc2_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc2_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(2),
      I2 => cur_lp_vc(3),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => p_0_in112_out,
      O => fsync_vc2_rst_reg0
    );
fsync_vc2_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_rst_reg0,
      Q => fsync_vc2_rst_reg,
      R => \^sr\(0)
    );
fsync_vc3_int_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => p_0_in41_in,
      I1 => fs_opcode,
      I2 => mem_rvld,
      I3 => fsync_vc3_rst_reg,
      I4 => fsync_vc3_int_reg,
      O => fsync_vc3_int_reg_i_1_n_0
    );
fsync_vc3_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_int_reg_i_1_n_0,
      Q => fsync_vc3_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc3_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc3_rst_reg0
    );
fsync_vc3_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_rst_reg0,
      Q => fsync_vc3_rst_reg,
      R => \^sr\(0)
    );
fsync_vc4_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => fsync_vc4_int_reg_i_3_n_0,
      I4 => fsync_vc4_rst_reg,
      I5 => fsync_vc4_int_reg,
      O => fsync_vc4_int_reg_i_1_n_0
    );
fsync_vc4_int_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => mem_rvld,
      O => p_145_in
    );
fsync_vc4_int_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      O => fsync_vc4_int_reg_i_3_n_0
    );
fsync_vc4_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc4_int_reg_i_1_n_0,
      Q => fsync_vc4_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc4_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc4_rst_reg0
    );
fsync_vc4_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc4_rst_reg0,
      Q => fsync_vc4_rst_reg,
      R => \^sr\(0)
    );
fsync_vc5_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => fsync_vc5_int_reg_i_2_n_0,
      I4 => fsync_vc5_rst_reg,
      I5 => fsync_vc5_int_reg,
      O => fsync_vc5_int_reg_i_1_n_0
    );
fsync_vc5_int_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      O => fsync_vc5_int_reg_i_2_n_0
    );
fsync_vc5_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc5_int_reg_i_1_n_0,
      Q => fsync_vc5_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc5_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc5_rst_reg0
    );
fsync_vc5_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc5_rst_reg0,
      Q => fsync_vc5_rst_reg,
      R => \^sr\(0)
    );
fsync_vc6_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => fsync_vc6_int_reg_i_2_n_0,
      I4 => fsync_vc6_rst_reg,
      I5 => fsync_vc6_int_reg,
      O => fsync_vc6_int_reg_i_1_n_0
    );
fsync_vc6_int_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      O => fsync_vc6_int_reg_i_2_n_0
    );
fsync_vc6_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc6_int_reg_i_1_n_0,
      Q => fsync_vc6_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc6_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(1),
      I3 => cur_lp_vc(0),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc6_rst_reg0
    );
fsync_vc6_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc6_rst_reg0,
      Q => fsync_vc6_rst_reg,
      R => \^sr\(0)
    );
fsync_vc7_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(2),
      I2 => \mem_vc__0\(3),
      I3 => fsync_vc7_int_reg_i_2_n_0,
      I4 => fsync_vc7_rst_reg,
      I5 => fsync_vc7_int_reg,
      O => fsync_vc7_int_reg_i_1_n_0
    );
fsync_vc7_int_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      O => fsync_vc7_int_reg_i_2_n_0
    );
fsync_vc7_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc7_int_reg_i_1_n_0,
      Q => fsync_vc7_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc7_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => cur_lp_vc(2),
      I1 => cur_lp_vc(3),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc7_rst_reg0
    );
fsync_vc7_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc7_rst_reg0,
      Q => fsync_vc7_rst_reg,
      R => \^sr\(0)
    );
fsync_vc8_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => fsync_vc4_int_reg_i_3_n_0,
      I4 => fsync_vc8_rst_reg,
      I5 => fsync_vc8_int_reg,
      O => fsync_vc8_int_reg_i_1_n_0
    );
fsync_vc8_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc8_int_reg_i_1_n_0,
      Q => fsync_vc8_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc8_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => cur_lp_vc(3),
      I1 => cur_lp_vc(2),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc8_rst_reg0
    );
fsync_vc8_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc8_rst_reg0,
      Q => fsync_vc8_rst_reg,
      R => \^sr\(0)
    );
fsync_vc9_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => p_145_in,
      I1 => \mem_vc__0\(3),
      I2 => \mem_vc__0\(2),
      I3 => fsync_vc5_int_reg_i_2_n_0,
      I4 => fsync_vc9_rst_reg,
      I5 => fsync_vc9_int_reg,
      O => fsync_vc9_int_reg_i_1_n_0
    );
fsync_vc9_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc9_int_reg_i_1_n_0,
      Q => fsync_vc9_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc9_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => cur_lp_vc(3),
      I1 => cur_lp_vc(2),
      I2 => cur_lp_vc(0),
      I3 => cur_lp_vc(1),
      I4 => p_0_in112_out,
      I5 => fsync_vc0_rst_reg1,
      O => fsync_vc9_rst_reg0
    );
fsync_vc9_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc9_rst_reg0,
      Q => fsync_vc9_rst_reg,
      R => \^sr\(0)
    );
hunt_ecccrc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => line_buf_i_2_n_0,
      I1 => \^m_axis_tvalid_reg_0\,
      I2 => m_axis_tready,
      I3 => \^m_axis_tlast_reg_0\,
      I4 => hunt_ecccrc,
      O => hunt_ecccrc_i_1_n_0
    );
hunt_ecccrc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => hunt_ecccrc_i_1_n_0,
      Q => hunt_ecccrc,
      R => \^sr\(0)
    );
line_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001011"
    )
        port map (
      I0 => hunt_ecccrc,
      I1 => line_buf_i_2_n_0,
      I2 => m_axis_tready,
      I3 => \^m_axis_tvalid_reg_0\,
      I4 => empty,
      O => \^rd_en\
    );
line_buf_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => mem_rvld,
      I5 => pend_data,
      O => line_buf_i_2_n_0
    );
\m_axis_tdata[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_aresetn,
      O => \^sr\(0)
    );
\m_axis_tdata[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002005"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => \m_axis_tdata[63]_i_3_n_0\,
      I5 => m_axis_tuser1114_out,
      O => \m_axis_tdata[63]_i_2_n_0\
    );
\m_axis_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pend_data,
      I1 => mem_rvld,
      O => \m_axis_tdata[63]_i_3_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => m_axis_tdata(0),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(2),
      Q => m_axis_tdata(10),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(3),
      Q => m_axis_tdata(11),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(4),
      Q => m_axis_tdata(12),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(5),
      Q => m_axis_tdata(13),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(6),
      Q => m_axis_tdata(14),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(7),
      Q => m_axis_tdata(15),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(8),
      Q => m_axis_tdata(16),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(9),
      Q => m_axis_tdata(17),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(10),
      Q => m_axis_tdata(18),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(11),
      Q => m_axis_tdata(19),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => m_axis_tdata(1),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(12),
      Q => m_axis_tdata(20),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(13),
      Q => m_axis_tdata(21),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(14),
      Q => m_axis_tdata(22),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(15),
      Q => m_axis_tdata(23),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_vc__0\(2),
      Q => m_axis_tdata(24),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_vc__0\(3),
      Q => m_axis_tdata(25),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[26]\,
      Q => m_axis_tdata(26),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[27]\,
      Q => m_axis_tdata(27),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[28]\,
      Q => m_axis_tdata(28),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[29]\,
      Q => m_axis_tdata(29),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => m_axis_tdata(2),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[30]\,
      Q => m_axis_tdata(30),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[31]\,
      Q => m_axis_tdata(31),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[32]\,
      Q => m_axis_tdata(32),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[33]\,
      Q => m_axis_tdata(33),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[34]\,
      Q => m_axis_tdata(34),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[35]\,
      Q => m_axis_tdata(35),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[36]\,
      Q => m_axis_tdata(36),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[37]\,
      Q => m_axis_tdata(37),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[38]\,
      Q => m_axis_tdata(38),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[39]\,
      Q => m_axis_tdata(39),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => m_axis_tdata(3),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[40]\,
      Q => m_axis_tdata(40),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[41]\,
      Q => m_axis_tdata(41),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[42]\,
      Q => m_axis_tdata(42),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[43]\,
      Q => m_axis_tdata(43),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[44]\,
      Q => m_axis_tdata(44),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[45]\,
      Q => m_axis_tdata(45),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[46]\,
      Q => m_axis_tdata(46),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[47]\,
      Q => m_axis_tdata(47),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[48]\,
      Q => m_axis_tdata(48),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[49]\,
      Q => m_axis_tdata(49),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => m_axis_tdata(4),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[50]\,
      Q => m_axis_tdata(50),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[51]\,
      Q => m_axis_tdata(51),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[52]\,
      Q => m_axis_tdata(52),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[53]\,
      Q => m_axis_tdata(53),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[54]\,
      Q => m_axis_tdata(54),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[55]\,
      Q => m_axis_tdata(55),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[56]\,
      Q => m_axis_tdata(56),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[57]\,
      Q => m_axis_tdata(57),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[58]\,
      Q => m_axis_tdata(58),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[59]\,
      Q => m_axis_tdata(59),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => m_axis_tdata(5),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[60]\,
      Q => m_axis_tdata(60),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[61]\,
      Q => m_axis_tdata(61),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[62]\,
      Q => m_axis_tdata(62),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[63]\,
      Q => m_axis_tdata(63),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(0),
      Q => m_axis_tdata(6),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(1),
      Q => m_axis_tdata(7),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(0),
      Q => m_axis_tdata(8),
      R => \^sr\(0)
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(1),
      Q => m_axis_tdata(9),
      R => \^sr\(0)
    );
\m_axis_tdest_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_vc(0),
      Q => m_axis_tdest(0),
      R => \^sr\(0)
    );
\m_axis_tdest_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_vc(1),
      Q => m_axis_tdest(1),
      R => \^sr\(0)
    );
\m_axis_tdest_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_vc(2),
      Q => m_axis_tdest(2),
      R => \^sr\(0)
    );
\m_axis_tdest_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_vc(3),
      Q => m_axis_tdest(3),
      R => \^sr\(0)
    );
\m_axis_tkeep[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(0)
    );
\m_axis_tkeep[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(1)
    );
\m_axis_tkeep[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(2)
    );
\m_axis_tkeep[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(3)
    );
\m_axis_tkeep[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(4)
    );
\m_axis_tkeep[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(5)
    );
\m_axis_tkeep[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(6)
    );
\m_axis_tkeep[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      I1 => \^m_axis_tlast_reg_0\,
      O => m_axis_tkeep(7)
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFFE"
    )
        port map (
      I0 => \^m_axis_tlast_reg_0\,
      I1 => last_beat0,
      I2 => m_axis_tuser0,
      I3 => last_beat078_out,
      I4 => m_axis_tuser1114_out,
      I5 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => last_beat1,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid_reg_0\,
      O => last_beat0
    );
m_axis_tlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000018000000100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      I4 => \m_axis_tdata[63]_i_3_n_0\,
      I5 => p_149_in,
      O => m_axis_tuser0
    );
m_axis_tlast_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => mem_rvld,
      I5 => cur_lp_wc_lte4,
      O => last_beat078_out
    );
m_axis_tlast_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_0\,
      I1 => m_axis_tready,
      O => m_axis_tuser1114_out
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tlast_i_1_n_0,
      Q => \^m_axis_tlast_reg_0\,
      R => '0'
    );
\m_axis_tuser[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E200E200"
    )
        port map (
      I0 => \^m_axis_tuser\(0),
      I1 => \m_axis_tuser[0]_i_2_n_0\,
      I2 => \m_axis_tuser_reg[0]_i_3_n_0\,
      I3 => m_axis_aresetn,
      I4 => \^m_axis_tvalid_reg_0\,
      I5 => m_axis_tready,
      O => \m_axis_tuser[0]_i_1_n_0\
    );
\m_axis_tuser[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080C0C08880CCCC"
    )
        port map (
      I0 => m_axis_tready,
      I1 => p_0_in112_out,
      I2 => tlast_d1,
      I3 => tvalid_d1,
      I4 => \^m_axis_tvalid_reg_0\,
      I5 => strm_prgrs_reg,
      O => \m_axis_tuser[0]_i_2_n_0\
    );
\m_axis_tuser[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fsync_vc3_int_reg,
      I1 => fsync_vc2_int_reg,
      I2 => cur_lp_vc(1),
      I3 => fsync_vc1_int_reg,
      I4 => cur_lp_vc(0),
      I5 => fsync_vc0_int_reg,
      O => \m_axis_tuser[0]_i_6_n_0\
    );
\m_axis_tuser[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fsync_vc7_int_reg,
      I1 => fsync_vc6_int_reg,
      I2 => cur_lp_vc(1),
      I3 => fsync_vc5_int_reg,
      I4 => cur_lp_vc(0),
      I5 => fsync_vc4_int_reg,
      O => \m_axis_tuser[0]_i_7_n_0\
    );
\m_axis_tuser[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fsync_vc11_int_reg,
      I1 => fsync_vc10_int_reg,
      I2 => cur_lp_vc(1),
      I3 => fsync_vc9_int_reg,
      I4 => cur_lp_vc(0),
      I5 => fsync_vc8_int_reg,
      O => \m_axis_tuser[0]_i_8_n_0\
    );
\m_axis_tuser[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fsync_vc15_int_reg,
      I1 => fsync_vc14_int_reg,
      I2 => cur_lp_vc(1),
      I3 => fsync_vc13_int_reg,
      I4 => cur_lp_vc(0),
      I5 => fsync_vc12_int_reg,
      O => \m_axis_tuser[0]_i_9_n_0\
    );
\m_axis_tuser_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \m_axis_tuser[0]_i_1_n_0\,
      Q => \^m_axis_tuser\(0),
      R => '0'
    );
\m_axis_tuser_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tuser_reg[0]_i_4_n_0\,
      I1 => \m_axis_tuser_reg[0]_i_5_n_0\,
      O => \m_axis_tuser_reg[0]_i_3_n_0\,
      S => cur_lp_vc(3)
    );
\m_axis_tuser_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tuser[0]_i_6_n_0\,
      I1 => \m_axis_tuser[0]_i_7_n_0\,
      O => \m_axis_tuser_reg[0]_i_4_n_0\,
      S => cur_lp_vc(2)
    );
\m_axis_tuser_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tuser[0]_i_8_n_0\,
      I1 => \m_axis_tuser[0]_i_9_n_0\,
      O => \m_axis_tuser_reg[0]_i_5_n_0\,
      S => cur_lp_vc(2)
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F000E000E0"
    )
        port map (
      I0 => m_axis_tvalid_i_2_n_0,
      I1 => m_axis_tvalid1154_out,
      I2 => m_axis_aresetn,
      I3 => m_axis_tvalid0,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid_reg_0\,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[14]\,
      I1 => \cur_lp_wc_reg_n_0_[15]\,
      I2 => m_axis_tvalid_i_26_n_0,
      I3 => bytes_sent_reg(14),
      I4 => bytes_sent_reg(15),
      O => m_axis_tvalid_i_10_n_0
    );
m_axis_tvalid_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[12]\,
      I1 => \cur_lp_wc_reg_n_0_[13]\,
      I2 => m_axis_tvalid_i_27_n_0,
      I3 => bytes_sent_reg(12),
      I4 => bytes_sent_reg(13),
      O => m_axis_tvalid_i_11_n_0
    );
m_axis_tvalid_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[10]\,
      I1 => \cur_lp_wc_reg_n_0_[11]\,
      I2 => m_axis_tvalid_i_28_n_0,
      I3 => bytes_sent_reg(10),
      I4 => bytes_sent_reg(11),
      O => m_axis_tvalid_i_12_n_0
    );
m_axis_tvalid_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[8]\,
      I1 => \cur_lp_wc_reg_n_0_[9]\,
      I2 => m_axis_tvalid_i_29_n_0,
      I3 => bytes_sent_reg(8),
      I4 => bytes_sent_reg(9),
      O => m_axis_tvalid_i_13_n_0
    );
m_axis_tvalid_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[6]\,
      I1 => \cur_lp_wc_reg_n_0_[7]\,
      I2 => bytes_sent_reg(5),
      I3 => bytes_sent_reg(4),
      I4 => bytes_sent_reg(6),
      I5 => bytes_sent_reg(7),
      O => m_axis_tvalid_i_14_n_0
    );
m_axis_tvalid_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[4]\,
      I1 => \cur_lp_wc_reg_n_0_[5]\,
      I2 => bytes_sent_reg(4),
      I3 => bytes_sent_reg(5),
      O => m_axis_tvalid_i_15_n_0
    );
m_axis_tvalid_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bytes_sent_reg(2),
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[3]\,
      I3 => bytes_sent_reg(3),
      O => m_axis_tvalid_i_16_n_0
    );
m_axis_tvalid_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[14]\,
      I1 => m_axis_tvalid_i_26_n_0,
      I2 => bytes_sent_reg(14),
      I3 => bytes_sent_reg(15),
      I4 => \cur_lp_wc_reg_n_0_[15]\,
      O => m_axis_tvalid_i_17_n_0
    );
m_axis_tvalid_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[12]\,
      I1 => m_axis_tvalid_i_27_n_0,
      I2 => bytes_sent_reg(12),
      I3 => bytes_sent_reg(13),
      I4 => \cur_lp_wc_reg_n_0_[13]\,
      O => m_axis_tvalid_i_18_n_0
    );
m_axis_tvalid_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[10]\,
      I1 => m_axis_tvalid_i_28_n_0,
      I2 => bytes_sent_reg(10),
      I3 => bytes_sent_reg(11),
      I4 => \cur_lp_wc_reg_n_0_[11]\,
      O => m_axis_tvalid_i_19_n_0
    );
m_axis_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => m_axis_tvalid1150_out,
      I1 => \^m_axis_tlast_reg_0\,
      I2 => last_beat078_out,
      I3 => last_beat1,
      I4 => axis_beat_smpld,
      I5 => line_buf_i_2_n_0,
      O => m_axis_tvalid_i_2_n_0
    );
m_axis_tvalid_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[8]\,
      I1 => m_axis_tvalid_i_29_n_0,
      I2 => bytes_sent_reg(8),
      I3 => bytes_sent_reg(9),
      I4 => \cur_lp_wc_reg_n_0_[9]\,
      O => m_axis_tvalid_i_20_n_0
    );
m_axis_tvalid_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[6]\,
      I1 => bytes_sent_reg(5),
      I2 => bytes_sent_reg(4),
      I3 => bytes_sent_reg(6),
      I4 => bytes_sent_reg(7),
      I5 => \cur_lp_wc_reg_n_0_[7]\,
      O => m_axis_tvalid_i_21_n_0
    );
m_axis_tvalid_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[4]\,
      I1 => bytes_sent_reg(4),
      I2 => bytes_sent_reg(5),
      I3 => \cur_lp_wc_reg_n_0_[5]\,
      O => m_axis_tvalid_i_22_n_0
    );
m_axis_tvalid_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bytes_sent_reg(2),
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => bytes_sent_reg(3),
      I3 => \cur_lp_wc_reg_n_0_[3]\,
      O => m_axis_tvalid_i_23_n_0
    );
m_axis_tvalid_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[0]\,
      I1 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tvalid_i_24_n_0
    );
m_axis_tvalid_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bytes_sent_reg(14),
      I1 => bytes_sent_reg(12),
      I2 => bytes_sent_reg(10),
      I3 => m_axis_tvalid_i_28_n_0,
      I4 => bytes_sent_reg(11),
      I5 => bytes_sent_reg(13),
      O => m_axis_tvalid_i_25_n_0
    );
m_axis_tvalid_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bytes_sent_reg(13),
      I1 => bytes_sent_reg(11),
      I2 => m_axis_tvalid_i_28_n_0,
      I3 => bytes_sent_reg(10),
      I4 => bytes_sent_reg(12),
      O => m_axis_tvalid_i_26_n_0
    );
m_axis_tvalid_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => bytes_sent_reg(11),
      I1 => m_axis_tvalid_i_28_n_0,
      I2 => bytes_sent_reg(10),
      O => m_axis_tvalid_i_27_n_0
    );
m_axis_tvalid_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bytes_sent_reg(9),
      I1 => bytes_sent_reg(7),
      I2 => bytes_sent_reg(5),
      I3 => bytes_sent_reg(4),
      I4 => bytes_sent_reg(6),
      I5 => bytes_sent_reg(8),
      O => m_axis_tvalid_i_28_n_0
    );
m_axis_tvalid_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bytes_sent_reg(7),
      I1 => bytes_sent_reg(5),
      I2 => bytes_sent_reg(4),
      I3 => bytes_sent_reg(6),
      O => m_axis_tvalid_i_29_n_0
    );
m_axis_tvalid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000070000"
    )
        port map (
      I0 => axis_beat_smpld,
      I1 => last_beat1,
      I2 => last_beat078_out,
      I3 => \^m_axis_tlast_reg_0\,
      I4 => pxl_opcodes,
      I5 => \m_axis_tdata[63]_i_3_n_0\,
      O => m_axis_tvalid1154_out
    );
m_axis_tvalid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1111FFF1F1F1"
    )
        port map (
      I0 => mem_rvld,
      I1 => pend_data,
      I2 => last_beat078_out,
      I3 => last_beat1,
      I4 => axis_beat_smpld,
      I5 => \^m_axis_tlast_reg_0\,
      O => m_axis_tvalid0
    );
m_axis_tvalid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400200000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => \m_axis_tdata[63]_i_3_n_0\,
      I5 => p_149_in,
      O => m_axis_tvalid1150_out
    );
m_axis_tvalid_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      O => pxl_opcodes
    );
m_axis_tvalid_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bytes_sent_reg(15),
      I1 => m_axis_tvalid_i_25_n_0,
      O => m_axis_tvalid_i_9_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid_reg_0\,
      R => '0'
    );
m_axis_tvalid_reg_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => m_axis_tvalid_reg_i_8_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_m_axis_tvalid_reg_i_6_CO_UNCONNECTED(7 downto 1),
      CO(0) => last_beat1,
      DI(7 downto 0) => B"00000001",
      O(7 downto 0) => NLW_m_axis_tvalid_reg_i_6_O_UNCONNECTED(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => m_axis_tvalid_i_9_n_0
    );
m_axis_tvalid_reg_i_8: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => m_axis_tvalid_reg_i_8_n_0,
      CO(6) => m_axis_tvalid_reg_i_8_n_1,
      CO(5) => m_axis_tvalid_reg_i_8_n_2,
      CO(4) => m_axis_tvalid_reg_i_8_n_3,
      CO(3) => m_axis_tvalid_reg_i_8_n_4,
      CO(2) => m_axis_tvalid_reg_i_8_n_5,
      CO(1) => m_axis_tvalid_reg_i_8_n_6,
      CO(0) => m_axis_tvalid_reg_i_8_n_7,
      DI(7) => m_axis_tvalid_i_10_n_0,
      DI(6) => m_axis_tvalid_i_11_n_0,
      DI(5) => m_axis_tvalid_i_12_n_0,
      DI(4) => m_axis_tvalid_i_13_n_0,
      DI(3) => m_axis_tvalid_i_14_n_0,
      DI(2) => m_axis_tvalid_i_15_n_0,
      DI(1) => m_axis_tvalid_i_16_n_0,
      DI(0) => '0',
      O(7 downto 0) => NLW_m_axis_tvalid_reg_i_8_O_UNCONNECTED(7 downto 0),
      S(7) => m_axis_tvalid_i_17_n_0,
      S(6) => m_axis_tvalid_i_18_n_0,
      S(5) => m_axis_tvalid_i_19_n_0,
      S(4) => m_axis_tvalid_i_20_n_0,
      S(3) => m_axis_tvalid_i_21_n_0,
      S(2) => m_axis_tvalid_i_22_n_0,
      S(1) => m_axis_tvalid_i_23_n_0,
      S(0) => m_axis_tvalid_i_24_n_0
    );
\mem_rdata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(0),
      Q => \mem_rdata_r_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(10),
      Q => mem_wc(2),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(11),
      Q => mem_wc(3),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(12),
      Q => mem_wc(4),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(13),
      Q => mem_wc(5),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(14),
      Q => mem_wc(6),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(15),
      Q => mem_wc(7),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(16),
      Q => mem_wc(8),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(17),
      Q => mem_wc(9),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(18),
      Q => mem_wc(10),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(19),
      Q => mem_wc(11),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(1),
      Q => \mem_rdata_r_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(20),
      Q => mem_wc(12),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(21),
      Q => mem_wc(13),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(22),
      Q => mem_wc(14),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(23),
      Q => mem_wc(15),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(24),
      Q => \mem_vc__0\(2),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(25),
      Q => \mem_vc__0\(3),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(26),
      Q => \mem_rdata_r_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(27),
      Q => \mem_rdata_r_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(28),
      Q => \mem_rdata_r_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(29),
      Q => \mem_rdata_r_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(2),
      Q => \mem_rdata_r_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(30),
      Q => \mem_rdata_r_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(31),
      Q => \mem_rdata_r_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(32),
      Q => \mem_rdata_r_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(33),
      Q => \mem_rdata_r_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(34),
      Q => \mem_rdata_r_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(35),
      Q => \mem_rdata_r_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(36),
      Q => \mem_rdata_r_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(37),
      Q => \mem_rdata_r_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(38),
      Q => \mem_rdata_r_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(39),
      Q => \mem_rdata_r_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(3),
      Q => \mem_rdata_r_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(40),
      Q => \mem_rdata_r_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(41),
      Q => \mem_rdata_r_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(42),
      Q => \mem_rdata_r_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(43),
      Q => \mem_rdata_r_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(44),
      Q => \mem_rdata_r_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(45),
      Q => \mem_rdata_r_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(46),
      Q => \mem_rdata_r_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(47),
      Q => \mem_rdata_r_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(48),
      Q => \mem_rdata_r_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(49),
      Q => \mem_rdata_r_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(4),
      Q => \mem_rdata_r_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(50),
      Q => \mem_rdata_r_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(51),
      Q => \mem_rdata_r_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(52),
      Q => \mem_rdata_r_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(53),
      Q => \mem_rdata_r_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(54),
      Q => \mem_rdata_r_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(55),
      Q => \mem_rdata_r_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(56),
      Q => \mem_rdata_r_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(57),
      Q => \mem_rdata_r_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(58),
      Q => \mem_rdata_r_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(59),
      Q => \mem_rdata_r_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(5),
      Q => \mem_rdata_r_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(60),
      Q => \mem_rdata_r_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(61),
      Q => \mem_rdata_r_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(62),
      Q => \mem_rdata_r_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(63),
      Q => \mem_rdata_r_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\mem_rdata_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(64),
      Q => p_0_in(0),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(65),
      Q => p_0_in(1),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(66),
      Q => p_0_in(2),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(67),
      Q => p_0_in(3),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(6),
      Q => mem_vc(0),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(7),
      Q => mem_vc(1),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(8),
      Q => mem_wc(0),
      R => \^sr\(0)
    );
\mem_rdata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0\,
      D => mem_rdata(9),
      Q => mem_wc(1),
      R => \^sr\(0)
    );
mem_rvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^rd_en\,
      Q => mem_rvld,
      R => \^sr\(0)
    );
pend_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CEC"
    )
        port map (
      I0 => mem_rvld,
      I1 => pend_data,
      I2 => \^m_axis_tvalid_reg_0\,
      I3 => m_axis_tready,
      O => pend_data_i_1_n_0
    );
pend_data_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pend_data_i_1_n_0,
      Q => pend_data,
      R => \^sr\(0)
    );
strm_prgrs_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => strm_prgrs_reg,
      I1 => \^m_axis_tvalid_reg_0\,
      I2 => tvalid_d1,
      I3 => tlast_d1,
      O => p_149_in
    );
strm_prgrs_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_149_in,
      Q => strm_prgrs_reg,
      R => \^sr\(0)
    );
tlast_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axis_tlast_reg_0\,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid_reg_0\,
      O => axis_last_beat
    );
tlast_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => axis_last_beat,
      Q => tlast_d1,
      R => \^sr\(0)
    );
tvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^m_axis_tvalid_reg_0\,
      Q => tvalid_d1,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_cdc_handshake is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of bd_91b0_rx_0_xpm_cdc_handshake : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_91b0_rx_0_xpm_cdc_handshake : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_91b0_rx_0_xpm_cdc_handshake : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_cdc_handshake : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_cdc_handshake : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of bd_91b0_rx_0_xpm_cdc_handshake : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_cdc_handshake : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_91b0_rx_0_xpm_cdc_handshake : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_cdc_handshake : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_cdc_handshake : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_91b0_rx_0_xpm_cdc_handshake : entity is "HANDSHAKE";
end bd_91b0_rx_0_xpm_cdc_handshake;

architecture STRUCTURE of bd_91b0_rx_0_xpm_cdc_handshake is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__244\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__243\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__131\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__130\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 25 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 25 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 26;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 25 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[24]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[24]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[25]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[25]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(25 downto 0) <= dest_hsdata_ff(25 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(16),
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(17),
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(18),
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(19),
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(20),
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(21),
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(22),
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(23),
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(24),
      Q => dest_hsdata_ff(24),
      R => '0'
    );
\dest_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(25),
      Q => dest_hsdata_ff(25),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(16),
      Q => src_hsdata_ff(16),
      R => '0'
    );
\src_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(17),
      Q => src_hsdata_ff(17),
      R => '0'
    );
\src_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(18),
      Q => src_hsdata_ff(18),
      R => '0'
    );
\src_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(19),
      Q => src_hsdata_ff(19),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(20),
      Q => src_hsdata_ff(20),
      R => '0'
    );
\src_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(21),
      Q => src_hsdata_ff(21),
      R => '0'
    );
\src_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(22),
      Q => src_hsdata_ff(22),
      R => '0'
    );
\src_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(23),
      Q => src_hsdata_ff(23),
      R => '0'
    );
\src_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(24),
      Q => src_hsdata_ff(24),
      R => '0'
    );
\src_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(25),
      Q => src_hsdata_ff(25),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__251\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__250\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__156\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__155\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__174\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__173\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__176\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__175\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__178\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__177\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__180\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__179\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__182\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__181\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__184\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__183\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__186\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__185\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__188\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__187\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__190\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__189\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__192\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__191\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__158\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__157\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__194\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__193\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__196\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__195\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__198\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__197\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__200\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__199\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__202\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__201\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__204\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__203\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__206\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__205\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__208\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__207\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__210\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__209\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__212\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__211\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__160\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__159\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__214\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__213\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__216\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__215\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__218\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__217\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__220\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__219\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__222\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__221\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__224\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__223\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__226\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__225\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__228\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__227\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__230\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__229\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__232\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__231\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__162\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__161\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__234\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__233\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__236\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__235\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__238\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__237\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__240\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__239\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__242\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__241\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__164\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__163\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__166\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__165\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__168\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__167\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__170\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__169\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 3;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "HANDSHAKE";
end \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__172\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__171\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_cdc_pulse is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_91b0_rx_0_xpm_cdc_pulse : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_91b0_rx_0_xpm_cdc_pulse : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_cdc_pulse : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_91b0_rx_0_xpm_cdc_pulse : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of bd_91b0_rx_0_xpm_cdc_pulse : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_cdc_pulse : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_cdc_pulse : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_cdc_pulse : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_cdc_pulse : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_91b0_rx_0_xpm_cdc_pulse : entity is "PULSE";
end bd_91b0_rx_0_xpm_cdc_pulse;

architecture STRUCTURE of bd_91b0_rx_0_xpm_cdc_pulse is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair41";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__257\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "PULSE";
end \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair0";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__132\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "PULSE";
end \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair38";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__254\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "PULSE";
end \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair39";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__255\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "PULSE";
end \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair40";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute KEEP_HIERARCHY of xpm_cdc_single_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_91b0_rx_0_xpm_cdc_single__256\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of bd_91b0_rx_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of bd_91b0_rx_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of bd_91b0_rx_0_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of bd_91b0_rx_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of bd_91b0_rx_0_xpm_fifo_base : entity is 192;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of bd_91b0_rx_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of bd_91b0_rx_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of bd_91b0_rx_0_xpm_fifo_base : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of bd_91b0_rx_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of bd_91b0_rx_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of bd_91b0_rx_0_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of bd_91b0_rx_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of bd_91b0_rx_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of bd_91b0_rx_0_xpm_fifo_base : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of bd_91b0_rx_0_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of bd_91b0_rx_0_xpm_fifo_base : entity is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of bd_91b0_rx_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of bd_91b0_rx_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of bd_91b0_rx_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of bd_91b0_rx_0_xpm_fifo_base : entity is 12;
  attribute READ_MODE : integer;
  attribute READ_MODE of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of bd_91b0_rx_0_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of bd_91b0_rx_0_xpm_fifo_base : entity is 12;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of bd_91b0_rx_0_xpm_fifo_base : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of bd_91b0_rx_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of bd_91b0_rx_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of bd_91b0_rx_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of bd_91b0_rx_0_xpm_fifo_base : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of bd_91b0_rx_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of bd_91b0_rx_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of bd_91b0_rx_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of bd_91b0_rx_0_xpm_fifo_base : entity is 1;
end bd_91b0_rx_0_xpm_fifo_base;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i215_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_6 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_10 : STD_LOGIC;
  signal wrp_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair120";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair120";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair121";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.bd_91b0_rx_0_xpm_counter_updn_8
     port map (
      D(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1) => \gen_fwft.rdpp1_inst_n_0\,
      Q(0) => \gen_fwft.rdpp1_inst_n_1\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[0]\(0) => rd_pntr_ext(0),
      \gwdc.wr_data_count_i_reg[0]_0\(0) => wr_pntr_ext(0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \^empty\,
      O => p_14_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_7,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(1),
      O => prog_full_i215_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_6,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.bd_91b0_rx_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(11 downto 0) => din(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(11 downto 0),
      doutb(11 downto 0) => dout(11 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_6,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_2\,
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_2\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized0\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_6,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_9,
      \count_value_i_reg[0]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(1 downto 0) => diff_pntr_pf_q0(4 downto 3),
      \count_value_i_reg[4]_0\(2 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 2),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(3) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0) => wrpp1_inst_n_5,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[4]\(4) => wrp_inst_n_2,
      \grdc.rd_data_count_i_reg[4]\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \grdc.rd_data_count_i_reg[4]_0\ => wrp_inst_n_10,
      p_14_in => p_14_in,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized1\
     port map (
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_6,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_2,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.bd_91b0_rx_0_xpm_fifo_reg_bit_9
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      d_out_reg_0 => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => rdp_inst_n_6,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized0_10\
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(4) => wrp_inst_n_2,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[2]_0\ => wrp_inst_n_10,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ => \^full\,
      \grdc.rd_data_count_i_reg[1]\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \grdc.rd_data_count_i_reg[1]\(0) => \gen_fwft.rdpp1_inst_n_1\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      read_only => read_only,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized1_11\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(2 downto 1),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      \count_value_i_reg[1]_0\ => wrpp1_inst_n_6,
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2) => rd_pntr_ext(3),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ => rdp_inst_n_6,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.bd_91b0_rx_0_xpm_fifo_rst_12
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      SR(0) => \grdc.rd_data_count_i0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) => \gen_fwft.count_rst\,
      \grdc.rd_data_count_i_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      leaving_empty0 => leaving_empty0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      prog_full => \^prog_full\,
      prog_full_i215_in => prog_full_i215_in,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      read_only => read_only,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_base__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 192;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 12;
  attribute READ_MODE : integer;
  attribute READ_MODE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 12;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \bd_91b0_rx_0_xpm_fifo_base__2\ : entity is 1;
end \bd_91b0_rx_0_xpm_fifo_base__2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i215_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_6 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_10 : STD_LOGIC;
  signal wrp_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair103";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair103";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair104";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.bd_91b0_rx_0_xpm_counter_updn_13
     port map (
      D(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1) => \gen_fwft.rdpp1_inst_n_0\,
      Q(0) => \gen_fwft.rdpp1_inst_n_1\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[0]\(0) => rd_pntr_ext(0),
      \gwdc.wr_data_count_i_reg[0]_0\(0) => wr_pntr_ext(0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \^empty\,
      O => p_14_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_7,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(1),
      O => prog_full_i215_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_6,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\bd_91b0_rx_0_xpm_memory_base__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(11 downto 0) => din(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(11 downto 0),
      doutb(11 downto 0) => dout(11 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_6,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_2\,
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_2\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized0_14\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_6,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_9,
      \count_value_i_reg[0]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(1 downto 0) => diff_pntr_pf_q0(4 downto 3),
      \count_value_i_reg[4]_0\(2 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 2),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(3) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0) => wrpp1_inst_n_5,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[4]\(4) => wrp_inst_n_2,
      \grdc.rd_data_count_i_reg[4]\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \grdc.rd_data_count_i_reg[4]_0\ => wrp_inst_n_10,
      p_14_in => p_14_in,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized1_15\
     port map (
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_6,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_2,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.bd_91b0_rx_0_xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      d_out_reg_0 => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => rdp_inst_n_6,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized0_17\
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(4) => wrp_inst_n_2,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[2]_0\ => wrp_inst_n_10,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ => \^full\,
      \grdc.rd_data_count_i_reg[1]\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \grdc.rd_data_count_i_reg[1]\(0) => \gen_fwft.rdpp1_inst_n_1\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      read_only => read_only,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized1_18\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(2 downto 1),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      \count_value_i_reg[1]_0\ => wrpp1_inst_n_6,
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2) => rd_pntr_ext(3),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ => rdp_inst_n_6,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.bd_91b0_rx_0_xpm_fifo_rst_19
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      SR(0) => \grdc.rd_data_count_i0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) => \gen_fwft.count_rst\,
      \grdc.rd_data_count_i_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      leaving_empty0 => leaving_empty0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      prog_full => \^prog_full\,
      prog_full_i215_in => prog_full_i215_in,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      read_only => read_only,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000111100001111";
  attribute EN_AE : string;
  attribute EN_AE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 139264;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2041;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2043;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "0f0f";
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \bd_91b0_rx_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i214_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdp_inst_n_41 : STD_LOGIC;
  signal rdp_inst_n_42 : STD_LOGIC;
  signal rdp_inst_n_43 : STD_LOGIC;
  signal rdp_inst_n_44 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_4 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_25 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_22 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_10 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_8 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair144";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair143";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 67;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 139264;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair143";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD4000"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \^almost_empty\,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.bd_91b0_rx_0_xpm_counter_updn
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => count_value_i(1),
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[11]_i_2\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gwdc.wr_data_count_i_reg[11]_i_2_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_0,
      Q => \^almost_full\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(10),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(11),
      Q => diff_pntr_pf_q(11),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => diff_pntr_pf_q(11),
      I1 => diff_pntr_pf_q(9),
      I2 => diff_pntr_pf_q(10),
      I3 => diff_pntr_pf_q(2),
      I4 => diff_pntr_pf_q(3),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      O => prog_full_i214_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => diff_pntr_pf_q(1),
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(5),
      I3 => diff_pntr_pf_q(6),
      I4 => diff_pntr_pf_q(7),
      I5 => diff_pntr_pf_q(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_13,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\bd_91b0_rx_0_xpm_memory_base__parameterized0\
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 0) => dout(67 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(11),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(11),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized5\
     port map (
      DI(0) => rdp_inst_n_1,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      S(2) => rdp_inst_n_16,
      S(1) => rdp_inst_n_17,
      S(0) => rdp_inst_n_18,
      almost_full => \^almost_full\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[10]_0\(3) => rdp_inst_n_20,
      \count_value_i_reg[10]_0\(2) => rdp_inst_n_21,
      \count_value_i_reg[10]_0\(1) => rdp_inst_n_22,
      \count_value_i_reg[10]_0\(0) => rdp_inst_n_23,
      \count_value_i_reg[10]_1\(2) => rdp_inst_n_42,
      \count_value_i_reg[10]_1\(1) => rdp_inst_n_43,
      \count_value_i_reg[10]_1\(0) => rdp_inst_n_44,
      \count_value_i_reg[11]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_19,
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_24,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_25,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_26,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_27,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_28,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_29,
      \count_value_i_reg[6]_1\(4) => rdp_inst_n_30,
      \count_value_i_reg[6]_1\(3) => rdp_inst_n_31,
      \count_value_i_reg[6]_1\(2) => rdp_inst_n_32,
      \count_value_i_reg[6]_1\(1) => rdp_inst_n_33,
      \count_value_i_reg[6]_1\(0) => rdp_inst_n_34,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_38,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_39,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_40,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_41,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(10) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(9) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6) => wrpp2_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5) => wrpp2_inst_n_5,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4) => wrpp2_inst_n_6,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2) => wrpp2_inst_n_8,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1) => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0) => wrpp2_inst_n_10,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ => rst_d1_inst_n_4,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => wrp_inst_n_25,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ => wrpp1_inst_n_22,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(10) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(1) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(0) => wrpp1_inst_n_10,
      \grdc.rd_data_count_i_reg[11]\(11) => wrp_inst_n_0,
      \grdc.rd_data_count_i_reg[11]\(10 downto 0) => wr_pntr_ext(10 downto 0),
      \gwdc.wr_data_count_i_reg[11]_i_2\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized6\
     port map (
      Q(10) => rdpp1_inst_n_0,
      Q(9) => rdpp1_inst_n_1,
      Q(8) => rdpp1_inst_n_2,
      Q(7) => rdpp1_inst_n_3,
      Q(6) => rdpp1_inst_n_4,
      Q(5) => rdpp1_inst_n_5,
      Q(4) => rdpp1_inst_n_6,
      Q(3) => rdpp1_inst_n_7,
      Q(2) => rdpp1_inst_n_8,
      Q(1) => rdpp1_inst_n_9,
      Q(0) => rdpp1_inst_n_10,
      \count_value_i_reg[0]_0\ => rdp_inst_n_13,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_2,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.bd_91b0_rx_0_xpm_fifo_reg_bit_5
     port map (
      DI(0) => \p_1_in__0\,
      Q(0) => xpm_fifo_rst_inst_n_2,
      d_out_reg_0 => rst_d1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => rst_d1_inst_n_1,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      prog_full_i214_in => prog_full_i214_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      read_only => read_only,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized5_6\
     port map (
      D(10 downto 0) => diff_pntr_pe(10 downto 0),
      DI(1) => rdp_inst_n_19,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      O(0) => \grdc.diff_wr_rd_pntr_rdc\(11),
      Q(11) => wrp_inst_n_0,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      S(6) => rdp_inst_n_30,
      S(5) => rdp_inst_n_31,
      S(4) => rdp_inst_n_32,
      S(3) => rdp_inst_n_33,
      S(2) => rdp_inst_n_34,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[10]_0\ => wrp_inst_n_25,
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\(9 downto 0) => rd_pntr_ext(10 downto 1),
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(10) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(8) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_9,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(2) => rdp_inst_n_42,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(1) => rdp_inst_n_43,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(0) => rdp_inst_n_44,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => \p_1_in__0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(7) => rdp_inst_n_35,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(6) => rdp_inst_n_36,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(5) => rdp_inst_n_37,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(4) => rdp_inst_n_38,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(3) => rdp_inst_n_39,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(2) => rdp_inst_n_40,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(1) => rdp_inst_n_41,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0) => xpm_fifo_rst_inst_n_8,
      \grdc.rd_data_count_i_reg[11]\(3) => rdp_inst_n_20,
      \grdc.rd_data_count_i_reg[11]\(2) => rdp_inst_n_21,
      \grdc.rd_data_count_i_reg[11]\(1) => rdp_inst_n_22,
      \grdc.rd_data_count_i_reg[11]\(0) => rdp_inst_n_23,
      \gwdc.wr_data_count_i_reg[11]_i_2_0\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized6_7\
     port map (
      D(10 downto 0) => diff_pntr_pf_q0(11 downto 1),
      DI(0) => rdp_inst_n_1,
      Q(10) => wrpp1_inst_n_0,
      Q(9) => wrpp1_inst_n_1,
      Q(8) => wrpp1_inst_n_2,
      Q(7) => wrpp1_inst_n_3,
      Q(6) => wrpp1_inst_n_4,
      Q(5) => wrpp1_inst_n_5,
      Q(4) => wrpp1_inst_n_6,
      Q(3) => wrpp1_inst_n_7,
      Q(2) => wrpp1_inst_n_8,
      Q(1) => wrpp1_inst_n_9,
      Q(0) => wrpp1_inst_n_10,
      S(2) => rdp_inst_n_16,
      S(1) => rdp_inst_n_17,
      S(0) => rdp_inst_n_18,
      \count_value_i_reg[10]_0\ => wrpp1_inst_n_22,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(9) => rd_pntr_ext(10),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\(8 downto 0) => rd_pntr_ext(8 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => rdp_inst_n_24,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => rdp_inst_n_25,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_26,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_27,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_28,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_29,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ => rdp_inst_n_13,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized4\
     port map (
      Q(10) => wrpp2_inst_n_0,
      Q(9) => wrpp2_inst_n_1,
      Q(8) => wrpp2_inst_n_2,
      Q(7) => wrpp2_inst_n_3,
      Q(6) => wrpp2_inst_n_4,
      Q(5) => wrpp2_inst_n_5,
      Q(4) => wrpp2_inst_n_6,
      Q(3) => wrpp2_inst_n_7,
      Q(2) => wrpp2_inst_n_8,
      Q(1) => wrpp2_inst_n_9,
      Q(0) => wrpp2_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.bd_91b0_rx_0_xpm_fifo_rst
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[10]\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_5,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) => xpm_fifo_rst_inst_n_2,
      \grdc.rd_data_count_i0\ => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_rst__parameterized0\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_rst__parameterized0\ : entity is "xpm_fifo_rst";
end \bd_91b0_rx_0_xpm_fifo_rst__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_rst__parameterized0\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \__0/i__n_0\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i0\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gen_rst_ic.rrst_wr_inst\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_rst_ic.wrst_rd_inst\ : label is "true";
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair238";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FFD5"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \/i__n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \/i__n_0\,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \__0/i__n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \__0/i__n_0\
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i0\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i0\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.bd_91b0_rx_0_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gof.overflow_i_reg\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => \^wrst_busy\,
      I2 => rst_d1,
      I3 => wr_en,
      O => overflow_i0
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_rst__parameterized0__xdcDup__1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_rst__parameterized0__xdcDup__1\ : entity is "xpm_fifo_rst";
end \bd_91b0_rx_0_xpm_fifo_rst__parameterized0__xdcDup__1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_rst__parameterized0__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \__0/i__n_0\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gen_rst_ic.rrst_wr_inst\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_rst_ic.wrst_rd_inst\ : label is "true";
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair62";
begin
  SR(0) <= \^sr\(0);
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FFD5"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \/i__n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \/i__n_0\,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \__0/i__n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \__0/i__n_0\
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i0\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i0\,
      Q => \^sr\(0),
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^sr\(0)
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gof.overflow_i_reg\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => \^wrst_busy\,
      I2 => rst_d1,
      I3 => wr_en,
      O => overflow_i0
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^sr\(0),
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc is
  port (
    crc_start_d1 : out STD_LOGIC;
    \c_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    crc_done : out STD_LOGIC;
    src_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_status : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \crc_reg_out_reg[15]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_p_strb_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    crc_en : in STD_LOGIC;
    crc_start : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_ff_reg[33]\ : in STD_LOGIC;
    \src_ff_reg[33]_0\ : in STD_LOGIC;
    lp_wc0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_out : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p_strb_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exp_crc_i_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exp_crc_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc : entity is "mipi_csi2_rx_ctrl_v1_0_8_crc";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc is
  signal \CSI_OPT1_OFF.crc_32b_i_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal aresetn_d1 : STD_LOGIC;
  signal aresetn_d2 : STD_LOGIC;
  signal c_data : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^c_data_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal c_en : STD_LOGIC;
  signal \^crc_start_d1\ : STD_LOGIC;
  signal rstart : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \c_data_reg[15]_0\(15 downto 0) <= \^c_data_reg[15]_0\(15 downto 0);
  crc_start_d1 <= \^crc_start_d1\;
\CSI_OPT1_OFF.crc_32b_i\: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0
     port map (
      D(1 downto 0) => D(1 downto 0),
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(7) => \^q\(10),
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(6) => \^q\(8),
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2_0\(5 downto 0) => \^q\(5 downto 0),
      Q(15 downto 0) => c_data(31 downto 16),
      SR(0) => SR(0),
      aresetn_d1 => aresetn_d1,
      aresetn_d2 => aresetn_d2,
      c_en => c_en,
      crc_blk_sel(3 downto 0) => crc_blk_sel(3 downto 0),
      \crc_reg_out[1]_i_2_0\ => \^c_data_reg[15]_0\(13),
      \crc_reg_out[8]_i_3_0\ => \^c_data_reg[15]_0\(8),
      \crc_reg_out_reg[11]_0\ => \^c_data_reg[15]_0\(3),
      \crc_reg_out_reg[12]_0\ => \^c_data_reg[15]_0\(4),
      \crc_reg_out_reg[13]_0\ => \^c_data_reg[15]_0\(5),
      \crc_reg_out_reg[14]_0\ => \^c_data_reg[15]_0\(2),
      \crc_reg_out_reg[14]_1\ => \^c_data_reg[15]_0\(6),
      \crc_reg_out_reg[15]_0\(5 downto 0) => \crc_reg_out_reg[15]\(5 downto 0),
      \crc_reg_out_reg[4]_0\ => \^c_data_reg[15]_0\(1),
      crc_rst => crc_rst,
      crc_start_d1 => \^crc_start_d1\,
      crc_status => crc_status,
      crcdone_reg_0 => crc_done,
      dest_out => dest_out,
      dout(7) => dout(10),
      dout(6) => dout(8),
      dout(5 downto 0) => dout(5 downto 0),
      lp_wc0 => lp_wc0,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      \prv_crc_cr0_reg[13]_0\ => \^c_data_reg[15]_0\(7),
      \prv_crc_cr0_reg[13]_1\ => \^c_data_reg[15]_0\(10),
      \prv_crc_cr0_reg[15]_0\ => \^c_data_reg[15]_0\(9),
      \prv_crc_cr0_reg[15]_1\ => \^c_data_reg[15]_0\(11),
      \prv_crc_cr0_reg[15]_2\ => \^c_data_reg[15]_0\(12),
      \prv_crc_cr0_reg[2]_0\ => \^c_data_reg[15]_0\(15),
      \prv_crc_cr0_reg[5]_0\ => \^c_data_reg[15]_0\(0),
      \prv_crc_cr0_reg[5]_1\ => \^c_data_reg[15]_0\(14),
      rstart => rstart,
      \src_ff_reg[33]\ => \src_ff_reg[33]\,
      \src_ff_reg[33]_0\ => \src_ff_reg[33]_0\,
      src_in(0) => src_in(0),
      \syncstages_ff_reg[2]\ => \CSI_OPT1_OFF.crc_32b_i_n_3\
    );
aresetn_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_aresetn,
      Q => aresetn_d1,
      R => '0'
    );
aresetn_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => aresetn_d1,
      Q => aresetn_d2,
      R => SR(0)
    );
\c_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(0),
      Q => \^c_data_reg[15]_0\(0),
      R => SR(0)
    );
\c_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(10),
      Q => \^c_data_reg[15]_0\(10),
      R => SR(0)
    );
\c_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(11),
      Q => \^c_data_reg[15]_0\(11),
      R => SR(0)
    );
\c_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(12),
      Q => \^c_data_reg[15]_0\(12),
      R => SR(0)
    );
\c_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(13),
      Q => \^c_data_reg[15]_0\(13),
      R => SR(0)
    );
\c_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(14),
      Q => \^c_data_reg[15]_0\(14),
      R => SR(0)
    );
\c_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(15),
      Q => \^c_data_reg[15]_0\(15),
      R => SR(0)
    );
\c_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(16),
      Q => c_data(16),
      R => SR(0)
    );
\c_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(17),
      Q => c_data(17),
      R => SR(0)
    );
\c_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(18),
      Q => c_data(18),
      R => SR(0)
    );
\c_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(19),
      Q => c_data(19),
      R => SR(0)
    );
\c_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(1),
      Q => \^c_data_reg[15]_0\(1),
      R => SR(0)
    );
\c_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(20),
      Q => c_data(20),
      R => SR(0)
    );
\c_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(21),
      Q => c_data(21),
      R => SR(0)
    );
\c_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(22),
      Q => c_data(22),
      R => SR(0)
    );
\c_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(23),
      Q => c_data(23),
      R => SR(0)
    );
\c_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(24),
      Q => c_data(24),
      R => SR(0)
    );
\c_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(25),
      Q => c_data(25),
      R => SR(0)
    );
\c_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(26),
      Q => c_data(26),
      R => SR(0)
    );
\c_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(27),
      Q => c_data(27),
      R => SR(0)
    );
\c_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(28),
      Q => c_data(28),
      R => SR(0)
    );
\c_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(29),
      Q => c_data(29),
      R => SR(0)
    );
\c_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(2),
      Q => \^c_data_reg[15]_0\(2),
      R => SR(0)
    );
\c_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(30),
      Q => c_data(30),
      R => SR(0)
    );
\c_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(31),
      Q => c_data(31),
      R => SR(0)
    );
\c_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(3),
      Q => \^c_data_reg[15]_0\(3),
      R => SR(0)
    );
\c_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(4),
      Q => \^c_data_reg[15]_0\(4),
      R => SR(0)
    );
\c_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(5),
      Q => \^c_data_reg[15]_0\(5),
      R => SR(0)
    );
\c_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(6),
      Q => \^c_data_reg[15]_0\(6),
      R => SR(0)
    );
\c_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(7),
      Q => \^c_data_reg[15]_0\(7),
      R => SR(0)
    );
\c_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(8),
      Q => \^c_data_reg[15]_0\(8),
      R => SR(0)
    );
\c_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(9),
      Q => \^c_data_reg[15]_0\(9),
      R => SR(0)
    );
c_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_en,
      Q => c_en,
      R => SR(0)
    );
crc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_start,
      Q => \^crc_start_d1\,
      R => SR(0)
    );
\data_p_strb_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \data_p_strb_reg[1]_1\(0),
      Q => \data_p_strb_reg[1]_0\(0),
      S => SR(0)
    );
\data_p_strb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \data_p_strb_reg[1]_1\(1),
      Q => \data_p_strb_reg[1]_0\(1),
      S => SR(0)
    );
\exp_crc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\exp_crc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\exp_crc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\exp_crc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\exp_crc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\exp_crc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\exp_crc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\exp_crc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\exp_crc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\exp_crc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\exp_crc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\exp_crc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\exp_crc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\exp_crc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(0),
      D => \exp_crc_i_reg[15]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\exp_crc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\exp_crc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \exp_crc_i_reg[12]_0\(1),
      D => \exp_crc_i_reg[15]_0\(9),
      Q => \^q\(9),
      R => SR(0)
    );
rstart_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \CSI_OPT1_OFF.crc_32b_i_n_3\,
      Q => rstart,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 832;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 29;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 29;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 26;
  attribute READ_MODE : integer;
  attribute READ_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 26;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \bd_91b0_rx_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc0_out\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 832;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 28;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 28;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_gray__parameterized0__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => rd_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_gray__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.bd_91b0_rx_0_xpm_fifo_reg_vec_20
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(1 downto 0) => wr_pntr_plus1_pf(5 downto 4),
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_21\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.bd_91b0_rx_0_xpm_fifo_reg_vec_22
     port map (
      D(3 downto 1) => diff_pntr_pe(4 downto 2),
      D(0) => diff_pntr_pe(0),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      SR(0) => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\ => rdp_inst_n_10,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]_0\ => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \reg_out_i_reg[4]_0\(4 downto 0) => wr_pntr_rd_cdc(4 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_23\
     port map (
      D(4 downto 0) => \grdc.diff_wr_rd_pntr_rdc0_out\(5 downto 1),
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      SR(0) => \^rd_rst_busy\,
      rd_clk => rd_clk,
      \reg_out_i_reg[5]_0\(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_gray__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => diff_pntr_pf_q(4),
      I1 => diff_pntr_pf_q(3),
      I2 => diff_pntr_pf_q(2),
      I3 => diff_pntr_pf_q(1),
      I4 => diff_pntr_pf_q(5),
      O => p_1_in
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\bd_91b0_rx_0_xpm_memory_base__parameterized1\
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(25 downto 0) => din(25 downto 0),
      dinb(25 downto 0) => B"00000000000000000000000000",
      douta(25 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(25 downto 0),
      doutb(25 downto 0) => dout(25 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(1),
      Q => rd_data_count(0),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(2),
      Q => rd_data_count(1),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(3),
      Q => rd_data_count(2),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(4),
      Q => rd_data_count(3),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q => rd_data_count(4),
      R => \^rd_rst_busy\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
rdp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized7_24\
     port map (
      D(0) => diff_pntr_pe(1),
      E(0) => ram_rd_en_i,
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[3]_0\ => rdp_inst_n_9,
      \count_value_i_reg[4]_0\ => rdp_inst_n_10,
      \count_value_i_reg[5]_0\ => \^empty\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_8,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized8_25\
     port map (
      E(0) => ram_rd_en_i,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[4]_0\ => rdp_inst_n_8,
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_9,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.bd_91b0_rx_0_xpm_fifo_reg_bit_26
     port map (
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      p_1_in => p_1_in,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized7_27\
     port map (
      D(4 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(5 downto 1),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized8_28\
     port map (
      D(4 downto 0) => diff_pntr_pf_q0(5 downto 1),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => wr_pntr_plus1_pf(5 downto 4),
      \count_value_i_reg[2]_0\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(4 downto 0) => rd_pntr_wr(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized9_29\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2 downto 0) => rd_pntr_wr(2 downto 0),
      \count_value_i_reg[2]_0\ => wrpp2_inst_n_0,
      \count_value_i_reg[4]_0\(1) => wrpp2_inst_n_1,
      \count_value_i_reg[4]_0\(0) => wrpp2_inst_n_2,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\bd_91b0_rx_0_xpm_fifo_rst__parameterized0__xdcDup__1\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      SR(0) => \^rd_rst_busy\,
      \gof.overflow_i_reg\ => \^full\,
      \guf.underflow_i_reg\ => \^empty\,
      overflow_i0 => overflow_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1344;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 42;
  attribute READ_MODE : integer;
  attribute READ_MODE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 42;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ : entity is 1;
end \bd_91b0_rx_0_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc0_out\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1344;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => rd_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.bd_91b0_rx_0_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.bd_91b0_rx_0_xpm_fifo_reg_vec
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(1 downto 0) => wr_pntr_plus1_pf(5 downto 4),
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.bd_91b0_rx_0_xpm_fifo_reg_vec_1
     port map (
      D(3 downto 1) => diff_pntr_pe(4 downto 2),
      D(0) => diff_pntr_pe(0),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\ => rdp_inst_n_10,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[2]_0\ => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \reg_out_i_reg[4]_0\(4 downto 0) => wr_pntr_rd_cdc(4 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\bd_91b0_rx_0_xpm_fifo_reg_vec__parameterized0_2\
     port map (
      D(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      O(0) => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_gray__parameterized0__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\bd_91b0_rx_0_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \^prog_full\,
      I1 => \^full\,
      I2 => diff_pntr_pf_q(5),
      I3 => diff_pntr_pf_q(3),
      I4 => diff_pntr_pf_q(2),
      I5 => diff_pntr_pf_q(4),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\bd_91b0_rx_0_xpm_memory_base__parameterized2\
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(41 downto 0) => din(41 downto 0),
      dinb(41 downto 0) => B"000000000000000000000000000000000000000000",
      douta(41 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(41 downto 0),
      doutb(41 downto 0) => dout(41 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q => rd_data_count(0),
      R => \^rd_rst_busy\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(0),
      R => wrst_busy
    );
rdp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized7\
     port map (
      D(0) => diff_pntr_pe(1),
      E(0) => ram_rd_en_i,
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      \count_value_i_reg[3]_0\ => rdp_inst_n_9,
      \count_value_i_reg[4]_0\ => rdp_inst_n_10,
      \count_value_i_reg[5]_0\ => \^empty\,
      \count_value_i_reg[5]_1\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_8,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized8\
     port map (
      E(0) => ram_rd_en_i,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[4]_0\ => rdp_inst_n_8,
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_9,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.bd_91b0_rx_0_xpm_fifo_reg_bit
     port map (
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized7_3\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      O(0) => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized8_4\
     port map (
      D(3 downto 0) => diff_pntr_pf_q0(5 downto 2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => wr_pntr_plus1_pf(5 downto 4),
      \count_value_i_reg[2]_0\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(4 downto 0) => rd_pntr_wr(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\bd_91b0_rx_0_xpm_counter_updn__parameterized9\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2 downto 0) => rd_pntr_wr(2 downto 0),
      \count_value_i_reg[2]_0\ => wrpp2_inst_n_0,
      \count_value_i_reg[4]_0\(1) => wrpp2_inst_n_1,
      \count_value_i_reg[4]_0\(0) => wrpp2_inst_n_2,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\bd_91b0_rx_0_xpm_fifo_rst__parameterized0\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gof.overflow_i_reg\ => \^full\,
      \guf.underflow_i_reg\ => \^empty\,
      overflow_i0 => overflow_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_91b0_rx_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of bd_91b0_rx_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of bd_91b0_rx_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of bd_91b0_rx_0_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of bd_91b0_rx_0_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of bd_91b0_rx_0_xpm_fifo_sync : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of bd_91b0_rx_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of bd_91b0_rx_0_xpm_fifo_sync : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of bd_91b0_rx_0_xpm_fifo_sync : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of bd_91b0_rx_0_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of bd_91b0_rx_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of bd_91b0_rx_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of bd_91b0_rx_0_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of bd_91b0_rx_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of bd_91b0_rx_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of bd_91b0_rx_0_xpm_fifo_sync : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of bd_91b0_rx_0_xpm_fifo_sync : entity is 12;
  attribute READ_MODE : string;
  attribute READ_MODE of bd_91b0_rx_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of bd_91b0_rx_0_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_91b0_rx_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of bd_91b0_rx_0_xpm_fifo_sync : entity is 12;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of bd_91b0_rx_0_xpm_fifo_sync : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of bd_91b0_rx_0_xpm_fifo_sync : entity is "soft";
end bd_91b0_rx_0_xpm_fifo_sync;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 192;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.bd_91b0_rx_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_sync__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 12;
  attribute READ_MODE : string;
  attribute READ_MODE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 12;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_fifo_sync__2\ : entity is "soft";
end \bd_91b0_rx_0_xpm_fifo_sync__2\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_sync__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 192;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\bd_91b0_rx_0_xpm_fifo_base__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "16'b0000111100001111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 2043;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "0f0f";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ : entity is "soft";
end \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_sync__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000111100001111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 139264;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 2041;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 2043;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0f0f";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\bd_91b0_rx_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(0) => rd_data_count(0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(0) => wr_data_count(0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_pulse : out STD_LOGIC;
    lx_info_all : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \syncstages_ff_reg[2]\ : out STD_LOGIC;
    p_0_in39_in : out STD_LOGIC;
    p_0_in34_in : out STD_LOGIC;
    p_0_in33_in : out STD_LOGIC;
    p_0_in30_in : out STD_LOGIC;
    p_0_in29_in : out STD_LOGIC;
    p_0_in28_in : out STD_LOGIC;
    p_0_in27_in : out STD_LOGIC;
    p_0_in8_in : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    p_0_in6_in : out STD_LOGIC;
    p_0_in5_in : out STD_LOGIC;
    isr_55 : out STD_LOGIC;
    \isr_i_reg[46]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \isr_i_reg[55]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \ier_reg[3]\ : out STD_LOGIC;
    vcx_err : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wc_err : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl0_errcontrol : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl2_errcontrol : in STD_LOGIC;
    dl2_erresc : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl2_rxulpmesc : in STD_LOGIC;
    dl3_errcontrol : in STD_LOGIC;
    dl3_erresc : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    dl3_rxulpmesc : in STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    \src_hsdata_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \src_hsdata_ff_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wr2_isr1 : in STD_LOGIC;
    wr2_isr2 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \HSC2R_CDC[35].hsc2r_send_reg[35]_0\ : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \HSC2R_CDC[30].hsc2r_send_reg[30]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \HSC2R_CDC[0].hsc2r_send_reg[0]_0\ : in STD_LOGIC;
    \HSC2R_CDC[2].hsc2r_send_reg[2]_0\ : in STD_LOGIC;
    \HSC2R_CDC[4].hsc2r_send_reg[4]_0\ : in STD_LOGIC;
    \HSC2R_CDC[6].hsc2r_send_reg[6]_0\ : in STD_LOGIC;
    \HSC2R_CDC[8].hsc2r_send_reg[8]_0\ : in STD_LOGIC;
    \HSC2R_CDC[10].hsc2r_send_reg[10]_0\ : in STD_LOGIC;
    \HSC2R_CDC[12].hsc2r_send_reg[12]_0\ : in STD_LOGIC;
    \HSC2R_CDC[14].hsc2r_send_reg[14]_0\ : in STD_LOGIC;
    \HSC2R_CDC[16].hsc2r_send_reg[16]_0\ : in STD_LOGIC;
    \HSC2R_CDC[18].hsc2r_send_reg[18]_0\ : in STD_LOGIC;
    \HSC2R_CDC[20].hsc2r_send_reg[20]_0\ : in STD_LOGIC;
    \HSC2R_CDC[22].hsc2r_send_reg[22]_0\ : in STD_LOGIC;
    \HSC2R_CDC[24].hsc2r_send_reg[24]_0\ : in STD_LOGIC;
    \HSC2R_CDC[26].hsc2r_send_reg[26]_0\ : in STD_LOGIC;
    \HSC2R_CDC[28].hsc2r_send_reg[28]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    diwc_valid : in STD_LOGIC;
    \HSC2R_CDC[32].hsc2r_send_reg[32]_0\ : in STD_LOGIC;
    crc_done : in STD_LOGIC;
    crc_status : in STD_LOGIC;
    phecc_done : in STD_LOGIC;
    interrupt_INST_0_i_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \isr_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc : entity is "mipi_csi2_rx_ctrl_v1_0_8_isr_cdc";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc is
  signal \HSC2R_CDC[0].hsc2r_send[0]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[10].hsc2r_send[10]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[11].hsc2r_send[11]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[12].hsc2r_send[12]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[13].hsc2r_send[13]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[14].hsc2r_send[14]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[15].hsc2r_send[15]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[16].hsc2r_send[16]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[17].hsc2r_send[17]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[18].hsc2r_send[18]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[19].hsc2r_send[19]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[1].hsc2r_send[1]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[20].hsc2r_send[20]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[21].hsc2r_send[21]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[22].hsc2r_send[22]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[23].hsc2r_send[23]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[24].hsc2r_send[24]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[25].hsc2r_send[25]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[26].hsc2r_send[26]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[27].hsc2r_send[27]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[28].hsc2r_send[28]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[29].hsc2r_send[29]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[2].hsc2r_send[2]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[30].hsc2r_send[30]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[31].hsc2r_send[31]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[32].hsc2r_send[32]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[33].hsc2r_send[33]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[34].hsc2r_send[34]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[35].hsc2r_send[35]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[36].hsc2r_send[36]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[37].hsc2r_send[37]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[38].hsc2r_send[38]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[39].hsc2r_send[39]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[3].hsc2r_send[3]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[44].hsc2r_send[44]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[4].hsc2r_send[4]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[5].hsc2r_send[5]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[6].hsc2r_send[6]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[7].hsc2r_send[7]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[8].hsc2r_send[8]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_send[9]_i_1_n_0\ : STD_LOGIC;
  signal \PPI_CL_ASYNC[0].xpm_single_cl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[10].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[11].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[12].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[13].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[15].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[16].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[17].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[18].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dest_pulse\ : STD_LOGIC;
  signal ecc_rcv : STD_LOGIC;
  signal ecc_send : STD_LOGIC;
  signal ecc_send_i_1_n_0 : STD_LOGIC;
  signal ecc_vld : STD_LOGIC;
  signal ecc_vld_i : STD_LOGIC;
  signal ecc_vld_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ecc_vld_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_vld_out[1]_i_1_n_0\ : STD_LOGIC;
  signal ecc_vld_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hsc2r_rcv_0 : STD_LOGIC;
  signal hsc2r_rcv_1 : STD_LOGIC;
  signal hsc2r_rcv_10 : STD_LOGIC;
  signal hsc2r_rcv_11 : STD_LOGIC;
  signal hsc2r_rcv_12 : STD_LOGIC;
  signal hsc2r_rcv_13 : STD_LOGIC;
  signal hsc2r_rcv_14 : STD_LOGIC;
  signal hsc2r_rcv_15 : STD_LOGIC;
  signal hsc2r_rcv_16 : STD_LOGIC;
  signal hsc2r_rcv_17 : STD_LOGIC;
  signal hsc2r_rcv_18 : STD_LOGIC;
  signal hsc2r_rcv_19 : STD_LOGIC;
  signal hsc2r_rcv_2 : STD_LOGIC;
  signal hsc2r_rcv_20 : STD_LOGIC;
  signal hsc2r_rcv_21 : STD_LOGIC;
  signal hsc2r_rcv_22 : STD_LOGIC;
  signal hsc2r_rcv_23 : STD_LOGIC;
  signal hsc2r_rcv_24 : STD_LOGIC;
  signal hsc2r_rcv_25 : STD_LOGIC;
  signal hsc2r_rcv_26 : STD_LOGIC;
  signal hsc2r_rcv_27 : STD_LOGIC;
  signal hsc2r_rcv_28 : STD_LOGIC;
  signal hsc2r_rcv_29 : STD_LOGIC;
  signal hsc2r_rcv_3 : STD_LOGIC;
  signal hsc2r_rcv_30 : STD_LOGIC;
  signal hsc2r_rcv_31 : STD_LOGIC;
  signal hsc2r_rcv_32 : STD_LOGIC;
  signal hsc2r_rcv_33 : STD_LOGIC;
  signal hsc2r_rcv_34 : STD_LOGIC;
  signal hsc2r_rcv_35 : STD_LOGIC;
  signal hsc2r_rcv_36 : STD_LOGIC;
  signal hsc2r_rcv_37 : STD_LOGIC;
  signal hsc2r_rcv_38 : STD_LOGIC;
  signal hsc2r_rcv_39 : STD_LOGIC;
  signal hsc2r_rcv_4 : STD_LOGIC;
  signal hsc2r_rcv_40 : STD_LOGIC;
  signal hsc2r_rcv_41 : STD_LOGIC;
  signal hsc2r_rcv_42 : STD_LOGIC;
  signal hsc2r_rcv_43 : STD_LOGIC;
  signal hsc2r_rcv_44 : STD_LOGIC;
  signal hsc2r_rcv_5 : STD_LOGIC;
  signal hsc2r_rcv_6 : STD_LOGIC;
  signal hsc2r_rcv_7 : STD_LOGIC;
  signal hsc2r_rcv_8 : STD_LOGIC;
  signal hsc2r_rcv_9 : STD_LOGIC;
  signal hsc2r_send : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal hsc2r_vld_i_0 : STD_LOGIC;
  signal hsc2r_vld_i_1 : STD_LOGIC;
  signal hsc2r_vld_i_10 : STD_LOGIC;
  signal hsc2r_vld_i_11 : STD_LOGIC;
  signal hsc2r_vld_i_12 : STD_LOGIC;
  signal hsc2r_vld_i_13 : STD_LOGIC;
  signal hsc2r_vld_i_14 : STD_LOGIC;
  signal hsc2r_vld_i_15 : STD_LOGIC;
  signal hsc2r_vld_i_16 : STD_LOGIC;
  signal hsc2r_vld_i_17 : STD_LOGIC;
  signal hsc2r_vld_i_18 : STD_LOGIC;
  signal hsc2r_vld_i_19 : STD_LOGIC;
  signal hsc2r_vld_i_2 : STD_LOGIC;
  signal hsc2r_vld_i_20 : STD_LOGIC;
  signal hsc2r_vld_i_21 : STD_LOGIC;
  signal hsc2r_vld_i_22 : STD_LOGIC;
  signal hsc2r_vld_i_23 : STD_LOGIC;
  signal hsc2r_vld_i_24 : STD_LOGIC;
  signal hsc2r_vld_i_25 : STD_LOGIC;
  signal hsc2r_vld_i_26 : STD_LOGIC;
  signal hsc2r_vld_i_27 : STD_LOGIC;
  signal hsc2r_vld_i_28 : STD_LOGIC;
  signal hsc2r_vld_i_29 : STD_LOGIC;
  signal hsc2r_vld_i_3 : STD_LOGIC;
  signal hsc2r_vld_i_30 : STD_LOGIC;
  signal hsc2r_vld_i_31 : STD_LOGIC;
  signal hsc2r_vld_i_32 : STD_LOGIC;
  signal hsc2r_vld_i_33 : STD_LOGIC;
  signal hsc2r_vld_i_36 : STD_LOGIC;
  signal hsc2r_vld_i_37 : STD_LOGIC;
  signal hsc2r_vld_i_4 : STD_LOGIC;
  signal hsc2r_vld_i_44 : STD_LOGIC;
  signal hsc2r_vld_i_5 : STD_LOGIC;
  signal hsc2r_vld_i_6 : STD_LOGIC;
  signal hsc2r_vld_i_7 : STD_LOGIC;
  signal hsc2r_vld_i_8 : STD_LOGIC;
  signal hsc2r_vld_i_9 : STD_LOGIC;
  signal interrupt_INST_0_i_10_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_11_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_14_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_15_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_37_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_38_n_0 : STD_LOGIC;
  signal isr_0 : STD_LOGIC;
  signal \^isr_55\ : STD_LOGIC;
  signal \^isr_i_reg[46]_0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^isr_i_reg[55]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \isr_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \isr_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \isr_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \isr_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \isr_i_reg_n_0_[5]\ : STD_LOGIC;
  signal isr_o : STD_LOGIC_VECTOR ( 33 downto 10 );
  signal \^lx_info_all\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in23_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in25_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal \^p_0_in27_in\ : STD_LOGIC;
  signal \^p_0_in28_in\ : STD_LOGIC;
  signal \^p_0_in29_in\ : STD_LOGIC;
  signal \^p_0_in30_in\ : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal \^p_0_in33_in\ : STD_LOGIC;
  signal \^p_0_in34_in\ : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in38_in : STD_LOGIC;
  signal \^p_0_in39_in\ : STD_LOGIC;
  signal \^p_0_in5_in\ : STD_LOGIC;
  signal \^p_0_in6_in\ : STD_LOGIC;
  signal \^p_0_in7_in\ : STD_LOGIC;
  signal \^p_0_in8_in\ : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal ppi_dl_sb_14 : STD_LOGIC;
  signal ppi_dl_sb_19 : STD_LOGIC;
  signal ppi_dl_sb_4 : STD_LOGIC;
  signal ppi_dl_sb_9 : STD_LOGIC;
  signal \^syncstages_ff_reg[2]\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[21].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[22].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[23].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[24].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[25].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[26].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[27].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[28].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[29].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[30].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[31].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[32].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[33].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[34].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[34].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[35].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[35].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[36].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[37].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[38].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[38].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[39].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[39].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[40].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[40].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[41].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[41].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[42].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[42].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[43].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[43].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[44].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION : integer;
  attribute VERSION of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[21].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[22].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[23].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[24].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[25].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[26].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[27].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[28].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[29].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[30].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[31].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[32].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[33].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[34].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[35].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[36].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[37].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[38].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[39].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[40].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[41].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[42].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[43].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[44].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 3;
  attribute INIT_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute KEEP_HIERARCHY of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "true";
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 3;
  attribute VERSION of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[16].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[17].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[18].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[19].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 3;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute KEEP_HIERARCHY of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "true";
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_EXT_HSK of ecc_cdc : label is 0;
  attribute DEST_SYNC_FF of ecc_cdc : label is 3;
  attribute INIT_SYNC_FF of ecc_cdc : label is 0;
  attribute KEEP_HIERARCHY of ecc_cdc : label is "true";
  attribute SIM_ASSERT_CHK of ecc_cdc : label is 0;
  attribute SRC_SYNC_FF of ecc_cdc : label is 3;
  attribute VERSION of ecc_cdc : label is 0;
  attribute WIDTH of ecc_cdc : label is 2;
  attribute XPM_CDC of ecc_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of ecc_cdc : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ecc_vld_out[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ecc_vld_out[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_12 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_13 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_22 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_23 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_28 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_29 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_30 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_31 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_32 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_33 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_34 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_35 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_36 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_37 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_38 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_39 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_40 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_41 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_42 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_43 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_44 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_45 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_46 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_47 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_48 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_49 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_5 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_50 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \isr_i[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \isr_i[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \isr_i[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \isr_i[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \isr_i[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \isr_i[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \isr_i[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \isr_i[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \isr_i[17]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \isr_i[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \isr_i[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \isr_i[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \isr_i[20]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \isr_i[21]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \isr_i[22]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \isr_i[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \isr_i[25]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \isr_i[26]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \isr_i[27]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \isr_i[28]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \isr_i[29]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \isr_i[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \isr_i[31]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \isr_i[33]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \isr_i[36]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \isr_i[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \isr_i[42]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \isr_i[44]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \isr_i[46]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \isr_i[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \isr_i[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \isr_i[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \isr_i[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \isr_i[9]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_11\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_14\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \s_axi_rdata[17]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \s_axi_rdata[18]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s_axi_rdata[19]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \s_axi_rdata[20]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \s_axi_rdata[21]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \s_axi_rdata[22]_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_axi_rdata[23]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \s_axi_rdata[7]_i_12\ : label is "soft_lutpair17";
  attribute DEST_SYNC_FF of xpm_array_single_05 : label is 3;
  attribute INIT_SYNC_FF of xpm_array_single_05 : label is 0;
  attribute KEEP_HIERARCHY of xpm_array_single_05 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_array_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_05 : label is 0;
  attribute VERSION of xpm_array_single_05 : label is 0;
  attribute WIDTH of xpm_array_single_05 : label is 2;
  attribute XPM_CDC of xpm_array_single_05 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_pulse_02 : label is 3;
  attribute INIT_SYNC_FF of xpm_pulse_02 : label is 0;
  attribute KEEP_HIERARCHY of xpm_pulse_02 : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of xpm_pulse_02 : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of xpm_pulse_02 : label is 1;
  attribute SIM_ASSERT_CHK of xpm_pulse_02 : label is 0;
  attribute VERSION of xpm_pulse_02 : label is 0;
  attribute XPM_CDC of xpm_pulse_02 : label is "PULSE";
  attribute XPM_MODULE of xpm_pulse_02 : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
  dest_pulse <= \^dest_pulse\;
  isr_55 <= \^isr_55\;
  \isr_i_reg[46]_0\(36 downto 0) <= \^isr_i_reg[46]_0\(36 downto 0);
  \isr_i_reg[55]_0\(16 downto 0) <= \^isr_i_reg[55]_0\(16 downto 0);
  lx_info_all(7 downto 0) <= \^lx_info_all\(7 downto 0);
  p_0_in27_in <= \^p_0_in27_in\;
  p_0_in28_in <= \^p_0_in28_in\;
  p_0_in29_in <= \^p_0_in29_in\;
  p_0_in30_in <= \^p_0_in30_in\;
  p_0_in33_in <= \^p_0_in33_in\;
  p_0_in34_in <= \^p_0_in34_in\;
  p_0_in39_in <= \^p_0_in39_in\;
  p_0_in5_in <= \^p_0_in5_in\;
  p_0_in6_in <= \^p_0_in6_in\;
  p_0_in7_in <= \^p_0_in7_in\;
  p_0_in8_in <= \^p_0_in8_in\;
  \syncstages_ff_reg[2]\ <= \^syncstages_ff_reg[2]\;
\HSC2R_CDC[0].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_0,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(0),
      src_rcv => hsc2r_rcv_0,
      src_send => hsc2r_send(0)
    );
\HSC2R_CDC[0].hsc2r_send[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(0),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(0),
      I2 => \HSC2R_CDC[0].hsc2r_send_reg[0]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_0,
      O => \HSC2R_CDC[0].hsc2r_send[0]_i_1_n_0\
    );
\HSC2R_CDC[0].hsc2r_send_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[0].hsc2r_send[0]_i_1_n_0\,
      Q => hsc2r_send(0),
      R => '0'
    );
\HSC2R_CDC[0].hsc2r_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_0,
      Q => isr_0,
      R => SS(0)
    );
\HSC2R_CDC[10].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__11\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_10,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(10),
      src_rcv => hsc2r_rcv_10,
      src_send => hsc2r_send(10)
    );
\HSC2R_CDC[10].hsc2r_send[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(10),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(5),
      I2 => \HSC2R_CDC[10].hsc2r_send_reg[10]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_10,
      O => \HSC2R_CDC[10].hsc2r_send[10]_i_1_n_0\
    );
\HSC2R_CDC[10].hsc2r_send_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[10].hsc2r_send[10]_i_1_n_0\,
      Q => hsc2r_send(10),
      R => '0'
    );
\HSC2R_CDC[10].hsc2r_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_10,
      Q => \^p_0_in30_in\,
      R => SS(0)
    );
\HSC2R_CDC[11].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__12\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_11,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(11),
      src_rcv => hsc2r_rcv_11,
      src_send => hsc2r_send(11)
    );
\HSC2R_CDC[11].hsc2r_send[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(11),
      I1 => \src_hsdata_ff_reg[0]\(11),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_11,
      O => \HSC2R_CDC[11].hsc2r_send[11]_i_1_n_0\
    );
\HSC2R_CDC[11].hsc2r_send_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[11].hsc2r_send[11]_i_1_n_0\,
      Q => hsc2r_send(11),
      R => '0'
    );
\HSC2R_CDC[11].hsc2r_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_11,
      Q => \^p_0_in29_in\,
      R => SS(0)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__13\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_12,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(12),
      src_rcv => hsc2r_rcv_12,
      src_send => hsc2r_send(12)
    );
\HSC2R_CDC[12].hsc2r_send[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(12),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(6),
      I2 => \HSC2R_CDC[12].hsc2r_send_reg[12]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_12,
      O => \HSC2R_CDC[12].hsc2r_send[12]_i_1_n_0\
    );
\HSC2R_CDC[12].hsc2r_send_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[12].hsc2r_send[12]_i_1_n_0\,
      Q => hsc2r_send(12),
      R => '0'
    );
\HSC2R_CDC[12].hsc2r_vld_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_12,
      Q => \^p_0_in28_in\,
      R => SS(0)
    );
\HSC2R_CDC[13].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__14\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_13,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(13),
      src_rcv => hsc2r_rcv_13,
      src_send => hsc2r_send(13)
    );
\HSC2R_CDC[13].hsc2r_send[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(13),
      I1 => \src_hsdata_ff_reg[0]\(13),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_13,
      O => \HSC2R_CDC[13].hsc2r_send[13]_i_1_n_0\
    );
\HSC2R_CDC[13].hsc2r_send_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[13].hsc2r_send[13]_i_1_n_0\,
      Q => hsc2r_send(13),
      R => '0'
    );
\HSC2R_CDC[13].hsc2r_vld_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_13,
      Q => \^p_0_in27_in\,
      R => SS(0)
    );
\HSC2R_CDC[14].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__15\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_14,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(14),
      src_rcv => hsc2r_rcv_14,
      src_send => hsc2r_send(14)
    );
\HSC2R_CDC[14].hsc2r_send[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(14),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(7),
      I2 => \HSC2R_CDC[14].hsc2r_send_reg[14]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_14,
      O => \HSC2R_CDC[14].hsc2r_send[14]_i_1_n_0\
    );
\HSC2R_CDC[14].hsc2r_send_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[14].hsc2r_send[14]_i_1_n_0\,
      Q => hsc2r_send(14),
      R => '0'
    );
\HSC2R_CDC[14].hsc2r_vld_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_14,
      Q => p_0_in26_in,
      R => SS(0)
    );
\HSC2R_CDC[15].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__16\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_15,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(15),
      src_rcv => hsc2r_rcv_15,
      src_send => hsc2r_send(15)
    );
\HSC2R_CDC[15].hsc2r_send[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(15),
      I1 => \src_hsdata_ff_reg[0]\(15),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_15,
      O => \HSC2R_CDC[15].hsc2r_send[15]_i_1_n_0\
    );
\HSC2R_CDC[15].hsc2r_send_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[15].hsc2r_send[15]_i_1_n_0\,
      Q => hsc2r_send(15),
      R => '0'
    );
\HSC2R_CDC[15].hsc2r_vld_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_15,
      Q => p_0_in25_in,
      R => SS(0)
    );
\HSC2R_CDC[16].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__17\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_16,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(16),
      src_rcv => hsc2r_rcv_16,
      src_send => hsc2r_send(16)
    );
\HSC2R_CDC[16].hsc2r_send[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(16),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(8),
      I2 => \HSC2R_CDC[16].hsc2r_send_reg[16]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_16,
      O => \HSC2R_CDC[16].hsc2r_send[16]_i_1_n_0\
    );
\HSC2R_CDC[16].hsc2r_send_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[16].hsc2r_send[16]_i_1_n_0\,
      Q => hsc2r_send(16),
      R => '0'
    );
\HSC2R_CDC[16].hsc2r_vld_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_16,
      Q => p_0_in24_in,
      R => SS(0)
    );
\HSC2R_CDC[17].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__18\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_17,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(17),
      src_rcv => hsc2r_rcv_17,
      src_send => hsc2r_send(17)
    );
\HSC2R_CDC[17].hsc2r_send[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(17),
      I1 => \src_hsdata_ff_reg[0]\(17),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_17,
      O => \HSC2R_CDC[17].hsc2r_send[17]_i_1_n_0\
    );
\HSC2R_CDC[17].hsc2r_send_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[17].hsc2r_send[17]_i_1_n_0\,
      Q => hsc2r_send(17),
      R => '0'
    );
\HSC2R_CDC[17].hsc2r_vld_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_17,
      Q => p_0_in23_in,
      R => SS(0)
    );
\HSC2R_CDC[18].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__19\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_18,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(18),
      src_rcv => hsc2r_rcv_18,
      src_send => hsc2r_send(18)
    );
\HSC2R_CDC[18].hsc2r_send[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(18),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(9),
      I2 => \HSC2R_CDC[18].hsc2r_send_reg[18]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_18,
      O => \HSC2R_CDC[18].hsc2r_send[18]_i_1_n_0\
    );
\HSC2R_CDC[18].hsc2r_send_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[18].hsc2r_send[18]_i_1_n_0\,
      Q => hsc2r_send(18),
      R => '0'
    );
\HSC2R_CDC[18].hsc2r_vld_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_18,
      Q => p_0_in22_in,
      R => SS(0)
    );
\HSC2R_CDC[19].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__20\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_19,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(19),
      src_rcv => hsc2r_rcv_19,
      src_send => hsc2r_send(19)
    );
\HSC2R_CDC[19].hsc2r_send[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(19),
      I1 => \src_hsdata_ff_reg[0]\(19),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_19,
      O => \HSC2R_CDC[19].hsc2r_send[19]_i_1_n_0\
    );
\HSC2R_CDC[19].hsc2r_send_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[19].hsc2r_send[19]_i_1_n_0\,
      Q => hsc2r_send(19),
      R => '0'
    );
\HSC2R_CDC[19].hsc2r_vld_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_19,
      Q => p_0_in21_in,
      R => SS(0)
    );
\HSC2R_CDC[1].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__2\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_1,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(1),
      src_rcv => hsc2r_rcv_1,
      src_send => hsc2r_send(1)
    );
\HSC2R_CDC[1].hsc2r_send[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(1),
      I1 => \src_hsdata_ff_reg[0]\(1),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_1,
      O => \HSC2R_CDC[1].hsc2r_send[1]_i_1_n_0\
    );
\HSC2R_CDC[1].hsc2r_send_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[1].hsc2r_send[1]_i_1_n_0\,
      Q => hsc2r_send(1),
      R => '0'
    );
\HSC2R_CDC[1].hsc2r_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_1,
      Q => \^p_0_in39_in\,
      R => SS(0)
    );
\HSC2R_CDC[20].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__21\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_20,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(20),
      src_rcv => hsc2r_rcv_20,
      src_send => hsc2r_send(20)
    );
\HSC2R_CDC[20].hsc2r_send[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(20),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(10),
      I2 => \HSC2R_CDC[20].hsc2r_send_reg[20]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_20,
      O => \HSC2R_CDC[20].hsc2r_send[20]_i_1_n_0\
    );
\HSC2R_CDC[20].hsc2r_send_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[20].hsc2r_send[20]_i_1_n_0\,
      Q => hsc2r_send(20),
      R => '0'
    );
\HSC2R_CDC[20].hsc2r_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_20,
      Q => p_0_in20_in,
      R => SS(0)
    );
\HSC2R_CDC[21].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__22\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[21].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_21,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(21),
      src_rcv => hsc2r_rcv_21,
      src_send => hsc2r_send(21)
    );
\HSC2R_CDC[21].hsc2r_send[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(21),
      I1 => \src_hsdata_ff_reg[0]\(21),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_21,
      O => \HSC2R_CDC[21].hsc2r_send[21]_i_1_n_0\
    );
\HSC2R_CDC[21].hsc2r_send_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[21].hsc2r_send[21]_i_1_n_0\,
      Q => hsc2r_send(21),
      R => '0'
    );
\HSC2R_CDC[21].hsc2r_vld_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_21,
      Q => p_0_in19_in,
      R => SS(0)
    );
\HSC2R_CDC[22].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__23\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[22].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_22,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(22),
      src_rcv => hsc2r_rcv_22,
      src_send => hsc2r_send(22)
    );
\HSC2R_CDC[22].hsc2r_send[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(22),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(11),
      I2 => \HSC2R_CDC[22].hsc2r_send_reg[22]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_22,
      O => \HSC2R_CDC[22].hsc2r_send[22]_i_1_n_0\
    );
\HSC2R_CDC[22].hsc2r_send_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[22].hsc2r_send[22]_i_1_n_0\,
      Q => hsc2r_send(22),
      R => '0'
    );
\HSC2R_CDC[22].hsc2r_vld_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_22,
      Q => p_0_in18_in,
      R => SS(0)
    );
\HSC2R_CDC[23].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__24\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[23].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_23,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(23),
      src_rcv => hsc2r_rcv_23,
      src_send => hsc2r_send(23)
    );
\HSC2R_CDC[23].hsc2r_send[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(23),
      I1 => \src_hsdata_ff_reg[0]\(23),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_23,
      O => \HSC2R_CDC[23].hsc2r_send[23]_i_1_n_0\
    );
\HSC2R_CDC[23].hsc2r_send_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[23].hsc2r_send[23]_i_1_n_0\,
      Q => hsc2r_send(23),
      R => '0'
    );
\HSC2R_CDC[23].hsc2r_vld_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_23,
      Q => p_0_in17_in,
      R => SS(0)
    );
\HSC2R_CDC[24].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__25\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[24].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_24,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(24),
      src_rcv => hsc2r_rcv_24,
      src_send => hsc2r_send(24)
    );
\HSC2R_CDC[24].hsc2r_send[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(24),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(12),
      I2 => \HSC2R_CDC[24].hsc2r_send_reg[24]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_24,
      O => \HSC2R_CDC[24].hsc2r_send[24]_i_1_n_0\
    );
\HSC2R_CDC[24].hsc2r_send_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[24].hsc2r_send[24]_i_1_n_0\,
      Q => hsc2r_send(24),
      R => '0'
    );
\HSC2R_CDC[24].hsc2r_vld_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_24,
      Q => p_0_in16_in,
      R => SS(0)
    );
\HSC2R_CDC[25].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__26\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[25].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_25,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(25),
      src_rcv => hsc2r_rcv_25,
      src_send => hsc2r_send(25)
    );
\HSC2R_CDC[25].hsc2r_send[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(25),
      I1 => \src_hsdata_ff_reg[0]\(25),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_25,
      O => \HSC2R_CDC[25].hsc2r_send[25]_i_1_n_0\
    );
\HSC2R_CDC[25].hsc2r_send_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[25].hsc2r_send[25]_i_1_n_0\,
      Q => hsc2r_send(25),
      R => '0'
    );
\HSC2R_CDC[25].hsc2r_vld_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_25,
      Q => p_0_in15_in,
      R => SS(0)
    );
\HSC2R_CDC[26].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__27\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[26].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_26,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(26),
      src_rcv => hsc2r_rcv_26,
      src_send => hsc2r_send(26)
    );
\HSC2R_CDC[26].hsc2r_send[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(26),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(13),
      I2 => \HSC2R_CDC[26].hsc2r_send_reg[26]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_26,
      O => \HSC2R_CDC[26].hsc2r_send[26]_i_1_n_0\
    );
\HSC2R_CDC[26].hsc2r_send_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[26].hsc2r_send[26]_i_1_n_0\,
      Q => hsc2r_send(26),
      R => '0'
    );
\HSC2R_CDC[26].hsc2r_vld_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_26,
      Q => p_0_in14_in,
      R => SS(0)
    );
\HSC2R_CDC[27].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__28\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[27].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_27,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(27),
      src_rcv => hsc2r_rcv_27,
      src_send => hsc2r_send(27)
    );
\HSC2R_CDC[27].hsc2r_send[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(27),
      I1 => \src_hsdata_ff_reg[0]\(27),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_27,
      O => \HSC2R_CDC[27].hsc2r_send[27]_i_1_n_0\
    );
\HSC2R_CDC[27].hsc2r_send_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[27].hsc2r_send[27]_i_1_n_0\,
      Q => hsc2r_send(27),
      R => '0'
    );
\HSC2R_CDC[27].hsc2r_vld_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_27,
      Q => p_0_in13_in,
      R => SS(0)
    );
\HSC2R_CDC[28].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__29\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[28].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_28,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(28),
      src_rcv => hsc2r_rcv_28,
      src_send => hsc2r_send(28)
    );
\HSC2R_CDC[28].hsc2r_send[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(28),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(14),
      I2 => \HSC2R_CDC[28].hsc2r_send_reg[28]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_28,
      O => \HSC2R_CDC[28].hsc2r_send[28]_i_1_n_0\
    );
\HSC2R_CDC[28].hsc2r_send_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[28].hsc2r_send[28]_i_1_n_0\,
      Q => hsc2r_send(28),
      R => '0'
    );
\HSC2R_CDC[28].hsc2r_vld_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_28,
      Q => p_0_in12_in,
      R => SS(0)
    );
\HSC2R_CDC[29].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__30\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[29].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_29,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(29),
      src_rcv => hsc2r_rcv_29,
      src_send => hsc2r_send(29)
    );
\HSC2R_CDC[29].hsc2r_send[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(29),
      I1 => \src_hsdata_ff_reg[0]\(29),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_29,
      O => \HSC2R_CDC[29].hsc2r_send[29]_i_1_n_0\
    );
\HSC2R_CDC[29].hsc2r_send_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[29].hsc2r_send[29]_i_1_n_0\,
      Q => hsc2r_send(29),
      R => '0'
    );
\HSC2R_CDC[29].hsc2r_vld_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_29,
      Q => p_0_in11_in,
      R => SS(0)
    );
\HSC2R_CDC[2].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__3\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_2,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(2),
      src_rcv => hsc2r_rcv_2,
      src_send => hsc2r_send(2)
    );
\HSC2R_CDC[2].hsc2r_send[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(2),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(1),
      I2 => \HSC2R_CDC[2].hsc2r_send_reg[2]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_2,
      O => \HSC2R_CDC[2].hsc2r_send[2]_i_1_n_0\
    );
\HSC2R_CDC[2].hsc2r_send_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[2].hsc2r_send[2]_i_1_n_0\,
      Q => hsc2r_send(2),
      R => '0'
    );
\HSC2R_CDC[2].hsc2r_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_2,
      Q => p_0_in38_in,
      R => SS(0)
    );
\HSC2R_CDC[30].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__31\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[30].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_30,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(30),
      src_rcv => hsc2r_rcv_30,
      src_send => hsc2r_send(30)
    );
\HSC2R_CDC[30].hsc2r_send[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(30),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(15),
      I2 => p_0_in,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_30,
      O => \HSC2R_CDC[30].hsc2r_send[30]_i_1_n_0\
    );
\HSC2R_CDC[30].hsc2r_send_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[30].hsc2r_send[30]_i_1_n_0\,
      Q => hsc2r_send(30),
      R => '0'
    );
\HSC2R_CDC[30].hsc2r_vld_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_30,
      Q => p_0_in10_in,
      R => SS(0)
    );
\HSC2R_CDC[31].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__32\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[31].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_31,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(31),
      src_rcv => hsc2r_rcv_31,
      src_send => hsc2r_send(31)
    );
\HSC2R_CDC[31].hsc2r_send[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(31),
      I1 => \src_hsdata_ff_reg[0]\(31),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_31,
      O => \HSC2R_CDC[31].hsc2r_send[31]_i_1_n_0\
    );
\HSC2R_CDC[31].hsc2r_send_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[31].hsc2r_send[31]_i_1_n_0\,
      Q => hsc2r_send(31),
      R => '0'
    );
\HSC2R_CDC[31].hsc2r_vld_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_31,
      Q => p_0_in9_in,
      R => SS(0)
    );
\HSC2R_CDC[32].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__33\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[32].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_32,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(32),
      src_rcv => hsc2r_rcv_32,
      src_send => hsc2r_send(32)
    );
\HSC2R_CDC[32].hsc2r_send[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(32),
      I1 => diwc_valid,
      I2 => \HSC2R_CDC[32].hsc2r_send_reg[32]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_32,
      O => \HSC2R_CDC[32].hsc2r_send[32]_i_1_n_0\
    );
\HSC2R_CDC[32].hsc2r_send_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[32].hsc2r_send[32]_i_1_n_0\,
      Q => hsc2r_send(32),
      R => '0'
    );
\HSC2R_CDC[32].hsc2r_vld_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_32,
      Q => \^p_0_in8_in\,
      R => SS(0)
    );
\HSC2R_CDC[33].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__34\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[33].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_33,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(33),
      src_rcv => hsc2r_rcv_33,
      src_send => hsc2r_send(33)
    );
\HSC2R_CDC[33].hsc2r_send[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => hsc2r_send(33),
      I1 => crc_done,
      I2 => crc_status,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_33,
      O => \HSC2R_CDC[33].hsc2r_send[33]_i_1_n_0\
    );
\HSC2R_CDC[33].hsc2r_send_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[33].hsc2r_send[33]_i_1_n_0\,
      Q => hsc2r_send(33),
      R => '0'
    );
\HSC2R_CDC[33].hsc2r_vld_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_33,
      Q => \^p_0_in7_in\,
      R => SS(0)
    );
\HSC2R_CDC[34].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__35\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[34].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[34].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(34),
      src_rcv => hsc2r_rcv_34,
      src_send => hsc2r_send(34)
    );
\HSC2R_CDC[34].hsc2r_send[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(34),
      I1 => \src_hsdata_ff_reg[0]\(34),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_34,
      O => \HSC2R_CDC[34].hsc2r_send[34]_i_1_n_0\
    );
\HSC2R_CDC[34].hsc2r_send_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[34].hsc2r_send[34]_i_1_n_0\,
      Q => hsc2r_send(34),
      R => '0'
    );
\HSC2R_CDC[35].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__36\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[35].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[35].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(35),
      src_rcv => hsc2r_rcv_35,
      src_send => hsc2r_send(35)
    );
\HSC2R_CDC[35].hsc2r_send[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAEA0000"
    )
        port map (
      I0 => hsc2r_send(35),
      I1 => dout(1),
      I2 => \HSC2R_CDC[35].hsc2r_send_reg[35]_0\,
      I3 => dout(3),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_35,
      O => \HSC2R_CDC[35].hsc2r_send[35]_i_1_n_0\
    );
\HSC2R_CDC[35].hsc2r_send_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[35].hsc2r_send[35]_i_1_n_0\,
      Q => hsc2r_send(35),
      R => '0'
    );
\HSC2R_CDC[36].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__37\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[36].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_36,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(36),
      src_rcv => hsc2r_rcv_36,
      src_send => hsc2r_send(36)
    );
\HSC2R_CDC[36].hsc2r_send[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(36),
      I1 => dout(0),
      I2 => dout(4),
      I3 => pkt_valid,
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_36,
      O => \HSC2R_CDC[36].hsc2r_send[36]_i_1_n_0\
    );
\HSC2R_CDC[36].hsc2r_send_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[36].hsc2r_send[36]_i_1_n_0\,
      Q => hsc2r_send(36),
      R => '0'
    );
\HSC2R_CDC[36].hsc2r_vld_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_36,
      Q => \^p_0_in6_in\,
      R => SS(0)
    );
\HSC2R_CDC[37].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__38\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[37].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_37,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(37),
      src_rcv => hsc2r_rcv_37,
      src_send => hsc2r_send(37)
    );
\HSC2R_CDC[37].hsc2r_send[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(37),
      I1 => dout(1),
      I2 => dout(4),
      I3 => pkt_valid,
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_37,
      O => \HSC2R_CDC[37].hsc2r_send[37]_i_1_n_0\
    );
\HSC2R_CDC[37].hsc2r_send_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[37].hsc2r_send[37]_i_1_n_0\,
      Q => hsc2r_send(37),
      R => '0'
    );
\HSC2R_CDC[37].hsc2r_vld_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_37,
      Q => \^p_0_in5_in\,
      R => SS(0)
    );
\HSC2R_CDC[38].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__39\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[38].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[38].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(38),
      src_rcv => hsc2r_rcv_38,
      src_send => hsc2r_send(38)
    );
\HSC2R_CDC[38].hsc2r_send[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(38),
      I1 => pkt_valid,
      I2 => dout(4),
      I3 => dout(2),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_38,
      O => \HSC2R_CDC[38].hsc2r_send[38]_i_1_n_0\
    );
\HSC2R_CDC[38].hsc2r_send_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[38].hsc2r_send[38]_i_1_n_0\,
      Q => hsc2r_send(38),
      R => '0'
    );
\HSC2R_CDC[39].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__40\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[39].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[39].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(39),
      src_rcv => hsc2r_rcv_39,
      src_send => hsc2r_send(39)
    );
\HSC2R_CDC[39].hsc2r_send[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(39),
      I1 => pkt_valid,
      I2 => dout(4),
      I3 => dout(3),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_39,
      O => \HSC2R_CDC[39].hsc2r_send[39]_i_1_n_0\
    );
\HSC2R_CDC[39].hsc2r_send_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[39].hsc2r_send[39]_i_1_n_0\,
      Q => hsc2r_send(39),
      R => '0'
    );
\HSC2R_CDC[3].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__4\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_3,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(3),
      src_rcv => hsc2r_rcv_3,
      src_send => hsc2r_send(3)
    );
\HSC2R_CDC[3].hsc2r_send[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(3),
      I1 => \src_hsdata_ff_reg[0]\(3),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_3,
      O => \HSC2R_CDC[3].hsc2r_send[3]_i_1_n_0\
    );
\HSC2R_CDC[3].hsc2r_send_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[3].hsc2r_send[3]_i_1_n_0\,
      Q => hsc2r_send(3),
      R => '0'
    );
\HSC2R_CDC[3].hsc2r_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_3,
      Q => p_0_in37_in,
      R => SS(0)
    );
\HSC2R_CDC[40].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__41\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[40].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[40].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_40,
      src_send => '0'
    );
\HSC2R_CDC[41].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__42\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[41].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[41].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_41,
      src_send => '0'
    );
\HSC2R_CDC[42].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__43\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[42].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[42].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_42,
      src_send => '0'
    );
\HSC2R_CDC[43].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__44\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[43].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[43].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_43,
      src_send => '0'
    );
\HSC2R_CDC[44].hsc2r_bus_cdc\: entity work.bd_91b0_rx_0_xpm_cdc_handshake
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[44].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_44,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]_0\(0),
      src_rcv => hsc2r_rcv_44,
      src_send => hsc2r_send(44)
    );
\HSC2R_CDC[44].hsc2r_send[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(44),
      I1 => \src_hsdata_ff_reg[0]_0\(0),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_44,
      O => \HSC2R_CDC[44].hsc2r_send[44]_i_1_n_0\
    );
\HSC2R_CDC[44].hsc2r_send_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[44].hsc2r_send[44]_i_1_n_0\,
      Q => hsc2r_send(44),
      R => '0'
    );
\HSC2R_CDC[44].hsc2r_vld_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_44,
      Q => \^isr_55\,
      R => SS(0)
    );
\HSC2R_CDC[4].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__5\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_4,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(4),
      src_rcv => hsc2r_rcv_4,
      src_send => hsc2r_send(4)
    );
\HSC2R_CDC[4].hsc2r_send[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(4),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(2),
      I2 => \HSC2R_CDC[4].hsc2r_send_reg[4]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_4,
      O => \HSC2R_CDC[4].hsc2r_send[4]_i_1_n_0\
    );
\HSC2R_CDC[4].hsc2r_send_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[4].hsc2r_send[4]_i_1_n_0\,
      Q => hsc2r_send(4),
      R => '0'
    );
\HSC2R_CDC[4].hsc2r_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_4,
      Q => p_0_in36_in,
      R => SS(0)
    );
\HSC2R_CDC[5].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__6\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_5,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(5),
      src_rcv => hsc2r_rcv_5,
      src_send => hsc2r_send(5)
    );
\HSC2R_CDC[5].hsc2r_send[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(5),
      I1 => \src_hsdata_ff_reg[0]\(5),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_5,
      O => \HSC2R_CDC[5].hsc2r_send[5]_i_1_n_0\
    );
\HSC2R_CDC[5].hsc2r_send_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[5].hsc2r_send[5]_i_1_n_0\,
      Q => hsc2r_send(5),
      R => '0'
    );
\HSC2R_CDC[5].hsc2r_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_5,
      Q => p_0_in35_in,
      R => SS(0)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__7\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_6,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(6),
      src_rcv => hsc2r_rcv_6,
      src_send => hsc2r_send(6)
    );
\HSC2R_CDC[6].hsc2r_send[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(6),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(3),
      I2 => \HSC2R_CDC[6].hsc2r_send_reg[6]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_6,
      O => \HSC2R_CDC[6].hsc2r_send[6]_i_1_n_0\
    );
\HSC2R_CDC[6].hsc2r_send_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[6].hsc2r_send[6]_i_1_n_0\,
      Q => hsc2r_send(6),
      R => '0'
    );
\HSC2R_CDC[6].hsc2r_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_6,
      Q => \^p_0_in34_in\,
      R => SS(0)
    );
\HSC2R_CDC[7].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__8\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_7,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(7),
      src_rcv => hsc2r_rcv_7,
      src_send => hsc2r_send(7)
    );
\HSC2R_CDC[7].hsc2r_send[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(7),
      I1 => \src_hsdata_ff_reg[0]\(7),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_7,
      O => \HSC2R_CDC[7].hsc2r_send[7]_i_1_n_0\
    );
\HSC2R_CDC[7].hsc2r_send_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[7].hsc2r_send[7]_i_1_n_0\,
      Q => hsc2r_send(7),
      R => '0'
    );
\HSC2R_CDC[7].hsc2r_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_7,
      Q => \^p_0_in33_in\,
      R => SS(0)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__9\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_8,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(8),
      src_rcv => hsc2r_rcv_8,
      src_send => hsc2r_send(8)
    );
\HSC2R_CDC[8].hsc2r_send[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(8),
      I1 => \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(4),
      I2 => \HSC2R_CDC[8].hsc2r_send_reg[8]_0\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_8,
      O => \HSC2R_CDC[8].hsc2r_send[8]_i_1_n_0\
    );
\HSC2R_CDC[8].hsc2r_send_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[8].hsc2r_send[8]_i_1_n_0\,
      Q => hsc2r_send(8),
      R => '0'
    );
\HSC2R_CDC[8].hsc2r_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_8,
      Q => p_0_in32_in,
      R => SS(0)
    );
\HSC2R_CDC[9].hsc2r_bus_cdc\: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__xdcDup__10\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_9,
      src_clk => m_axis_aclk,
      src_in(0) => \src_hsdata_ff_reg[0]\(9),
      src_rcv => hsc2r_rcv_9,
      src_send => hsc2r_send(9)
    );
\HSC2R_CDC[9].hsc2r_send[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(9),
      I1 => \src_hsdata_ff_reg[0]\(9),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_9,
      O => \HSC2R_CDC[9].hsc2r_send[9]_i_1_n_0\
    );
\HSC2R_CDC[9].hsc2r_send_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[9].hsc2r_send[9]_i_1_n_0\,
      Q => hsc2r_send(9),
      R => '0'
    );
\HSC2R_CDC[9].hsc2r_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_9,
      Q => p_0_in31_in,
      R => SS(0)
    );
\PPI_CL_ASYNC[0].xpm_single_cl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__153\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_CL_ASYNC[0].xpm_single_cl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => cl_rxulpsclknot
    );
\PPI_CL_ASYNC[1].xpm_single_cl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__154\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^syncstages_ff_reg[2]\,
      src_clk => m_axis_aclk,
      src_in => cl_stopstate
    );
\PPI_DL_ASYNC[0].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__133\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(0),
      src_clk => m_axis_aclk,
      src_in => '0'
    );
\PPI_DL_ASYNC[10].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__143\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[10].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => '0'
    );
\PPI_DL_ASYNC[11].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__144\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[11].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => dl2_errcontrol
    );
\PPI_DL_ASYNC[12].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__145\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[12].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => dl2_erresc
    );
\PPI_DL_ASYNC[13].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__146\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[13].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => dl2_stopstate
    );
\PPI_DL_ASYNC[14].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__147\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => ppi_dl_sb_14,
      src_clk => m_axis_aclk,
      src_in => dl2_rxulpmesc
    );
\PPI_DL_ASYNC[15].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__148\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[15].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => '0'
    );
\PPI_DL_ASYNC[16].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__149\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[16].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => dl3_errcontrol
    );
\PPI_DL_ASYNC[17].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__150\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[17].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => dl3_erresc
    );
\PPI_DL_ASYNC[18].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__151\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[18].xpm_single_dl_sb_n_0\,
      src_clk => m_axis_aclk,
      src_in => dl3_stopstate
    );
\PPI_DL_ASYNC[19].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__152\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => ppi_dl_sb_19,
      src_clk => m_axis_aclk,
      src_in => dl3_rxulpmesc
    );
\PPI_DL_ASYNC[1].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__134\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(1),
      src_clk => m_axis_aclk,
      src_in => dl0_errcontrol
    );
\PPI_DL_ASYNC[2].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__135\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(2),
      src_clk => m_axis_aclk,
      src_in => dl0_erresc
    );
\PPI_DL_ASYNC[3].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__136\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(3),
      src_clk => m_axis_aclk,
      src_in => dl0_stopstate
    );
\PPI_DL_ASYNC[4].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__137\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => ppi_dl_sb_4,
      src_clk => m_axis_aclk,
      src_in => dl0_rxulpmesc
    );
\PPI_DL_ASYNC[5].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__138\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(4),
      src_clk => m_axis_aclk,
      src_in => '0'
    );
\PPI_DL_ASYNC[6].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__139\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(5),
      src_clk => m_axis_aclk,
      src_in => dl1_errcontrol
    );
\PPI_DL_ASYNC[7].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__140\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(6),
      src_clk => m_axis_aclk,
      src_in => dl1_erresc
    );
\PPI_DL_ASYNC[8].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__141\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(7),
      src_clk => m_axis_aclk,
      src_in => dl1_stopstate
    );
\PPI_DL_ASYNC[9].xpm_single_dl_sb\: entity work.\bd_91b0_rx_0_xpm_cdc_single__142\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => ppi_dl_sb_9,
      src_clk => m_axis_aclk,
      src_in => dl1_rxulpmesc
    );
ecc_cdc: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__parameterized0\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => ecc_vld_out_i(1 downto 0),
      dest_req => ecc_vld_i,
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => ecc_rcv,
      src_send => ecc_send
    );
ecc_send_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ecc_send,
      I1 => phecc_done,
      I2 => m_axis_aresetn,
      I3 => ecc_rcv,
      O => ecc_send_i_1_n_0
    );
ecc_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_send_i_1_n_0,
      Q => ecc_send,
      R => '0'
    );
\ecc_vld_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(0),
      O => \ecc_vld_out[0]_i_1_n_0\
    );
\ecc_vld_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(1),
      O => \ecc_vld_out[1]_i_1_n_0\
    );
\ecc_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[0]_i_1_n_0\,
      Q => ecc_vld_out(0),
      R => SS(0)
    );
\ecc_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[1]_i_1_n_0\,
      Q => ecc_vld_out(1),
      R => SS(0)
    );
ecc_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ecc_vld_i,
      Q => ecc_vld,
      R => SS(0)
    );
interrupt_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAFE"
    )
        port map (
      I0 => \^isr_i_reg[46]_0\(15),
      I1 => p_0_in21_in,
      I2 => p_0_in_0(11),
      I3 => \s_axi_rdata_reg[23]\(0),
      I4 => \^isr_i_reg[46]_0\(13),
      I5 => \^isr_i_reg[46]_0\(12),
      O => interrupt_INST_0_i_10_n_0
    );
interrupt_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^isr_i_reg[46]_0\(8),
      I1 => isr_o(10),
      I2 => isr_o(11),
      I3 => isr_o(12),
      I4 => \^isr_i_reg[46]_0\(17),
      I5 => \^isr_i_reg[46]_0\(16),
      O => interrupt_INST_0_i_11_n_0
    );
interrupt_INST_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in32_in,
      I1 => p_0_in_0(0),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(7)
    );
interrupt_INST_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => p_0_in_0(16),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(19)
    );
interrupt_INST_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^isr_i_reg[46]_0\(23),
      I1 => \^isr_i_reg[46]_0\(22),
      I2 => \^isr_i_reg[46]_0\(21),
      I3 => \^isr_i_reg[46]_0\(20),
      I4 => interrupt_INST_0_i_37_n_0,
      I5 => interrupt_INST_0_i_38_n_0,
      O => interrupt_INST_0_i_14_n_0
    );
interrupt_INST_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAFE"
    )
        port map (
      I0 => \^isr_i_reg[46]_0\(11),
      I1 => p_0_in25_in,
      I2 => p_0_in_0(7),
      I3 => \s_axi_rdata_reg[23]\(0),
      I4 => \^isr_i_reg[46]_0\(9),
      I5 => isr_o(13),
      O => interrupt_INST_0_i_15_n_0
    );
interrupt_INST_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^isr_i_reg[46]_0\(3),
      I1 => interrupt_INST_0_i_3(0),
      I2 => \^isr_i_reg[46]_0\(4),
      I3 => interrupt_INST_0_i_3(1),
      I4 => interrupt_INST_0_i_3(2),
      I5 => isr_o(33),
      O => \ier_reg[3]\
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => interrupt_INST_0_i_10_n_0,
      I1 => interrupt_INST_0_i_11_n_0,
      I2 => \^isr_i_reg[46]_0\(7),
      I3 => \^isr_i_reg[46]_0\(19),
      I4 => interrupt_INST_0_i_14_n_0,
      I5 => interrupt_INST_0_i_15_n_0,
      O => vcx_err
    );
interrupt_INST_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dest_pulse\,
      I1 => \^isr_i_reg[55]_0\(15),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(36)
    );
interrupt_INST_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in6_in\,
      I1 => \^isr_i_reg[55]_0\(9),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(29)
    );
interrupt_INST_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ecc_vld,
      I1 => ecc_vld_out(1),
      I2 => p_3_in(3),
      I3 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(28)
    );
interrupt_INST_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ecc_vld,
      I1 => ecc_vld_out(0),
      I2 => p_3_in(2),
      I3 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(27)
    );
interrupt_INST_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^lx_info_all\(2),
      I1 => \^lx_info_all\(6),
      I2 => p_3_in(7),
      I3 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(31)
    );
interrupt_INST_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^lx_info_all\(1),
      I1 => \^lx_info_all\(5),
      I2 => p_3_in(6),
      I3 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(30)
    );
interrupt_INST_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => p_0_in_0(12),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(15)
    );
interrupt_INST_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => p_0_in_0(10),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(13)
    );
interrupt_INST_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in23_in,
      I1 => p_0_in_0(9),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(12)
    );
interrupt_INST_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in31_in,
      I1 => p_0_in_0(1),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(8)
    );
interrupt_INST_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in30_in\,
      I1 => \^isr_i_reg[55]_0\(3),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => isr_o(10)
    );
interrupt_INST_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in29_in\,
      I1 => \^isr_i_reg[55]_0\(4),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => isr_o(11)
    );
interrupt_INST_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in28_in\,
      I1 => \^isr_i_reg[55]_0\(5),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => isr_o(12)
    );
interrupt_INST_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in18_in,
      I1 => p_0_in_0(14),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(17)
    );
interrupt_INST_0_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in19_in,
      I1 => p_0_in_0(13),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(16)
    );
interrupt_INST_0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => p_0_in17_in,
      I2 => \s_axi_rdata_reg[23]\(0),
      I3 => p_0_in_0(23),
      I4 => p_0_in9_in,
      O => interrupt_INST_0_i_37_n_0
    );
interrupt_INST_0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => p_0_in_0(22),
      I1 => p_0_in10_in,
      I2 => \s_axi_rdata_reg[23]\(0),
      I3 => p_0_in_0(21),
      I4 => p_0_in11_in,
      O => interrupt_INST_0_i_38_n_0
    );
interrupt_INST_0_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => p_0_in_0(8),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(11)
    );
interrupt_INST_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in26_in,
      I1 => p_0_in_0(6),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(9)
    );
interrupt_INST_0_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in27_in\,
      I1 => \^isr_i_reg[55]_0\(6),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => isr_o(13)
    );
interrupt_INST_0_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^isr_i_reg[55]_0\(13),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(35)
    );
interrupt_INST_0_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in33_in\,
      I1 => \^isr_i_reg[55]_0\(2),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(6)
    );
interrupt_INST_0_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in37_in,
      I1 => \isr_i_reg_n_0_[3]\,
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(3)
    );
interrupt_INST_0_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in36_in,
      I1 => \isr_i_reg_n_0_[4]\,
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(4)
    );
interrupt_INST_0_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in7_in\,
      I1 => \^isr_i_reg[55]_0\(8),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => isr_o(33)
    );
interrupt_INST_0_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in38_in,
      I1 => \isr_i_reg_n_0_[2]\,
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(2)
    );
interrupt_INST_0_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => isr_0,
      I1 => \isr_i_reg_n_0_[0]\,
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(0)
    );
interrupt_INST_0_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in39_in\,
      I1 => \^isr_i_reg[55]_0\(0),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(1)
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^isr_i_reg[55]_0\(11),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(34)
    );
interrupt_INST_0_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in35_in,
      I1 => \isr_i_reg_n_0_[5]\,
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(5)
    );
\isr_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => wr2_isr1,
      I2 => isr_0,
      I3 => \isr_i_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\isr_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => wr2_isr2,
      I2 => \^p_0_in30_in\,
      I3 => \^isr_i_reg[55]_0\(3),
      O => p_1_in(10)
    );
\isr_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => wr2_isr2,
      I2 => \^p_0_in29_in\,
      I3 => \^isr_i_reg[55]_0\(4),
      O => p_1_in(11)
    );
\isr_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => wr2_isr2,
      I2 => \^p_0_in28_in\,
      I3 => \^isr_i_reg[55]_0\(5),
      O => p_1_in(12)
    );
\isr_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => wr2_isr2,
      I2 => \^p_0_in27_in\,
      I3 => \^isr_i_reg[55]_0\(6),
      O => p_1_in(13)
    );
\isr_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => wr2_isr2,
      I2 => p_0_in26_in,
      I3 => p_0_in_0(6),
      O => p_1_in(14)
    );
\isr_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => wr2_isr2,
      I2 => p_0_in25_in,
      I3 => p_0_in_0(7),
      O => p_1_in(15)
    );
\isr_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => wr2_isr2,
      I2 => p_0_in24_in,
      I3 => p_0_in_0(8),
      O => p_1_in(16)
    );
\isr_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => wr2_isr2,
      I2 => p_0_in23_in,
      I3 => p_0_in_0(9),
      O => p_1_in(17)
    );
\isr_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => wr2_isr2,
      I2 => p_0_in22_in,
      I3 => p_0_in_0(10),
      O => p_1_in(18)
    );
\isr_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => wr2_isr2,
      I2 => p_0_in21_in,
      I3 => p_0_in_0(11),
      O => p_1_in(19)
    );
\isr_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => wr2_isr1,
      I2 => \^p_0_in39_in\,
      I3 => \^isr_i_reg[55]_0\(0),
      O => p_1_in(1)
    );
\isr_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => wr2_isr2,
      I2 => p_0_in20_in,
      I3 => p_0_in_0(12),
      O => p_1_in(20)
    );
\isr_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => wr2_isr2,
      I2 => p_0_in19_in,
      I3 => p_0_in_0(13),
      O => p_1_in(21)
    );
\isr_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => wr2_isr2,
      I2 => p_0_in18_in,
      I3 => p_0_in_0(14),
      O => p_1_in(22)
    );
\isr_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => wr2_isr2,
      I2 => p_0_in17_in,
      I3 => p_0_in_0(15),
      O => p_1_in(23)
    );
\isr_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => wr2_isr2,
      I2 => p_0_in16_in,
      I3 => p_0_in_0(16),
      O => p_1_in(24)
    );
\isr_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => wr2_isr2,
      I2 => p_0_in15_in,
      I3 => p_0_in_0(17),
      O => p_1_in(25)
    );
\isr_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => wr2_isr2,
      I2 => p_0_in14_in,
      I3 => p_0_in_0(18),
      O => p_1_in(26)
    );
\isr_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => wr2_isr2,
      I2 => p_0_in13_in,
      I3 => p_0_in_0(19),
      O => p_1_in(27)
    );
\isr_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => wr2_isr2,
      I2 => p_0_in12_in,
      I3 => p_0_in_0(20),
      O => p_1_in(28)
    );
\isr_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => wr2_isr2,
      I2 => p_0_in11_in,
      I3 => p_0_in_0(21),
      O => p_1_in(29)
    );
\isr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => wr2_isr1,
      I2 => p_0_in38_in,
      I3 => \isr_i_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\isr_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => wr2_isr2,
      I2 => p_0_in10_in,
      I3 => p_0_in_0(22),
      O => p_1_in(30)
    );
\isr_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => wr2_isr2,
      I2 => p_0_in9_in,
      I3 => p_0_in_0(23),
      O => p_1_in(31)
    );
\isr_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => wr2_isr1,
      I2 => \^p_0_in8_in\,
      I3 => \^isr_i_reg[55]_0\(7),
      O => p_1_in(32)
    );
\isr_i[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => wr2_isr1,
      I2 => \^p_0_in7_in\,
      I3 => \^isr_i_reg[55]_0\(8),
      O => p_1_in(33)
    );
\isr_i[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => wr2_isr1,
      I2 => ecc_vld,
      I3 => ecc_vld_out(0),
      I4 => p_3_in(2),
      O => p_1_in(34)
    );
\isr_i[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => wr2_isr1,
      I2 => ecc_vld,
      I3 => ecc_vld_out(1),
      I4 => p_3_in(3),
      O => p_1_in(35)
    );
\isr_i[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => wr2_isr1,
      I2 => \^p_0_in6_in\,
      I3 => \^isr_i_reg[55]_0\(9),
      O => p_1_in(36)
    );
\isr_i[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => wr2_isr1,
      I2 => \^p_0_in5_in\,
      I3 => \^isr_i_reg[55]_0\(10),
      O => p_1_in(37)
    );
\isr_i[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFF0"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => wr2_isr1,
      I2 => \^lx_info_all\(1),
      I3 => \^lx_info_all\(5),
      I4 => p_3_in(6),
      O => p_1_in(38)
    );
\isr_i[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFF0"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => wr2_isr1,
      I2 => \^lx_info_all\(2),
      I3 => \^lx_info_all\(6),
      I4 => p_3_in(7),
      O => p_1_in(39)
    );
\isr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => wr2_isr1,
      I2 => p_0_in37_in,
      I3 => \isr_i_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\isr_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFF0"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => wr2_isr1,
      I2 => ppi_dl_sb_4,
      I3 => ppi_dl_sb_9,
      I4 => p_3_in(8),
      O => p_1_in(40)
    );
\isr_i[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFEFEFE"
    )
        port map (
      I0 => \^lx_info_all\(3),
      I1 => \^lx_info_all\(7),
      I2 => \^syncstages_ff_reg[2]\,
      I3 => s_axi_wdata(17),
      I4 => wr2_isr1,
      I5 => p_3_in(9),
      O => p_1_in(41)
    );
\isr_i[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => wr2_isr1,
      I2 => \^dest_out\(0),
      I3 => \^isr_i_reg[55]_0\(11),
      O => p_1_in(42)
    );
\isr_i[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => wr2_isr1,
      I2 => \^dest_out\(1),
      I3 => \^isr_i_reg[55]_0\(13),
      O => p_1_in(44)
    );
\isr_i[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => wr2_isr1,
      I2 => \^dest_pulse\,
      I3 => \^isr_i_reg[55]_0\(15),
      O => p_1_in(46)
    );
\isr_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => wr2_isr1,
      I2 => p_0_in36_in,
      I3 => \isr_i_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\isr_i[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => wr2_isr1,
      I2 => \^isr_55\,
      I3 => \^isr_i_reg[55]_0\(16),
      O => p_1_in(55)
    );
\isr_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => wr2_isr1,
      I2 => p_0_in35_in,
      I3 => \isr_i_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\isr_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => wr2_isr1,
      I2 => \^p_0_in34_in\,
      I3 => \^isr_i_reg[55]_0\(1),
      O => p_1_in(6)
    );
\isr_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => wr2_isr1,
      I2 => \^p_0_in33_in\,
      I3 => \^isr_i_reg[55]_0\(2),
      O => p_1_in(7)
    );
\isr_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => wr2_isr2,
      I2 => p_0_in32_in,
      I3 => p_0_in_0(0),
      O => p_1_in(8)
    );
\isr_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => wr2_isr2,
      I2 => p_0_in31_in,
      I3 => p_0_in_0(1),
      O => p_1_in(9)
    );
\isr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(0),
      Q => \isr_i_reg_n_0_[0]\,
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(10),
      Q => \^isr_i_reg[55]_0\(3),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(11),
      Q => \^isr_i_reg[55]_0\(4),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(12),
      Q => \^isr_i_reg[55]_0\(5),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(13),
      Q => \^isr_i_reg[55]_0\(6),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(14),
      Q => p_0_in_0(6),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(15),
      Q => p_0_in_0(7),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(16),
      Q => p_0_in_0(8),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(17),
      Q => p_0_in_0(9),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(18),
      Q => p_0_in_0(10),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(19),
      Q => p_0_in_0(11),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(1),
      Q => \^isr_i_reg[55]_0\(0),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(20),
      Q => p_0_in_0(12),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(21),
      Q => p_0_in_0(13),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(22),
      Q => p_0_in_0(14),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(23),
      Q => p_0_in_0(15),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(24),
      Q => p_0_in_0(16),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(25),
      Q => p_0_in_0(17),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(26),
      Q => p_0_in_0(18),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(27),
      Q => p_0_in_0(19),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(28),
      Q => p_0_in_0(20),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(29),
      Q => p_0_in_0(21),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(2),
      Q => \isr_i_reg_n_0_[2]\,
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(30),
      Q => p_0_in_0(22),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(31),
      Q => p_0_in_0(23),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(32),
      Q => \^isr_i_reg[55]_0\(7),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(33),
      Q => \^isr_i_reg[55]_0\(8),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(34),
      Q => p_3_in(2),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(35),
      Q => p_3_in(3),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(36),
      Q => \^isr_i_reg[55]_0\(9),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(37),
      Q => \^isr_i_reg[55]_0\(10),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(38),
      Q => p_3_in(6),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(39),
      Q => p_3_in(7),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(3),
      Q => \isr_i_reg_n_0_[3]\,
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(40),
      Q => p_3_in(8),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(41),
      Q => p_3_in(9),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(42),
      Q => \^isr_i_reg[55]_0\(11),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => D(0),
      Q => \^isr_i_reg[55]_0\(12),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(44),
      Q => \^isr_i_reg[55]_0\(13),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => D(1),
      Q => \^isr_i_reg[55]_0\(14),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(46),
      Q => \^isr_i_reg[55]_0\(15),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(4),
      Q => \isr_i_reg_n_0_[4]\,
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(55),
      Q => \^isr_i_reg[55]_0\(16),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(5),
      Q => \isr_i_reg_n_0_[5]\,
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(6),
      Q => \^isr_i_reg[55]_0\(1),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(1),
      D => p_1_in(7),
      Q => \^isr_i_reg[55]_0\(2),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(8),
      Q => p_0_in_0(0),
      R => \isr_i_reg[0]_0\(0)
    );
\isr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_1_in(9),
      Q => p_0_in_0(1),
      R => \isr_i_reg[0]_0\(0)
    );
\s_axi_rdata[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in21_in,
      I1 => p_0_in_0(11),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(14)
    );
\s_axi_rdata[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in17_in,
      I1 => p_0_in_0(15),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(18)
    );
\s_axi_rdata[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => ppi_dl_sb_4,
      I1 => ppi_dl_sb_9,
      I2 => p_3_in(8),
      I3 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(32)
    );
\s_axi_rdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^lx_info_all\(3),
      I1 => \^lx_info_all\(7),
      I2 => \^syncstages_ff_reg[2]\,
      I3 => p_3_in(9),
      I4 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(33)
    );
\s_axi_rdata[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in15_in,
      I1 => p_0_in_0(17),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(20)
    );
\s_axi_rdata[18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => p_0_in_0(18),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(21)
    );
\s_axi_rdata[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in13_in,
      I1 => p_0_in_0(19),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(22)
    );
\s_axi_rdata[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_0_in_0(20),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(23)
    );
\s_axi_rdata[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => p_0_in_0(21),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(24)
    );
\s_axi_rdata[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in_0(22),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(25)
    );
\s_axi_rdata[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in9_in,
      I1 => p_0_in_0(23),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(26)
    );
\s_axi_rdata[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in25_in,
      I1 => p_0_in_0(7),
      I2 => \s_axi_rdata_reg[23]\(0),
      O => \^isr_i_reg[46]_0\(10)
    );
xpm_array_single_05: entity work.\bd_91b0_rx_0_xpm_cdc_array_single__4\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => src_in(1 downto 0)
    );
xpm_pulse_02: entity work.\bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__1\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => \^dest_pulse\,
      dest_rst => SS(0),
      src_clk => m_axis_aclk,
      src_pulse => wc_err,
      src_rst => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of bd_91b0_rx_0_xpm_fifo_async : entity is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of bd_91b0_rx_0_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of bd_91b0_rx_0_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of bd_91b0_rx_0_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of bd_91b0_rx_0_xpm_fifo_async : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of bd_91b0_rx_0_xpm_fifo_async : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of bd_91b0_rx_0_xpm_fifo_async : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_xpm_fifo_async : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of bd_91b0_rx_0_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of bd_91b0_rx_0_xpm_fifo_async : entity is 29;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of bd_91b0_rx_0_xpm_fifo_async : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of bd_91b0_rx_0_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of bd_91b0_rx_0_xpm_fifo_async : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of bd_91b0_rx_0_xpm_fifo_async : entity is 26;
  attribute READ_MODE : string;
  attribute READ_MODE of bd_91b0_rx_0_xpm_fifo_async : entity is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of bd_91b0_rx_0_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_91b0_rx_0_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of bd_91b0_rx_0_xpm_fifo_async : entity is 26;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of bd_91b0_rx_0_xpm_fifo_async : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_91b0_rx_0_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of bd_91b0_rx_0_xpm_fifo_async : entity is "true";
end bd_91b0_rx_0_xpm_fifo_async;

architecture STRUCTURE of bd_91b0_rx_0_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 832;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 26;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 26;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\bd_91b0_rx_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 42;
  attribute READ_MODE : string;
  attribute READ_MODE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 42;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ : entity is "true";
end \bd_91b0_rx_0_xpm_fifo_async__parameterized0\;

architecture STRUCTURE of \bd_91b0_rx_0_xpm_fifo_async__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1344;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 42;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 42;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\bd_91b0_rx_0_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(0) => rd_data_count(0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(0) => wr_data_count(0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer is
  port (
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    rd_en : in STD_LOGIC;
    \mem_wdata_reg[66]\ : in STD_LOGIC;
    lbuf_blk_wen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer : entity is "mipi_csi2_rx_ctrl_v1_0_8_line_buffer";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer is
  signal \^almost_full\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal NLW_line_buf_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buf_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_line_buf_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of line_buf : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of line_buf : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of line_buf : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of line_buf : label is "16'b0000111100001111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of line_buf : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of line_buf : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of line_buf : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of line_buf : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of line_buf : label is "soft";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of line_buf : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of line_buf : label is 2043;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of line_buf : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of line_buf : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of line_buf : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of line_buf : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of line_buf : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of line_buf : label is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of line_buf : label is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of line_buf : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of line_buf : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of line_buf : label is "0f0f";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of line_buf : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of line_buf : label is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of line_buf : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of line_buf : label is "TRUE";
begin
  almost_full <= \^almost_full\;
  full <= \^full\;
line_buf: entity work.\bd_91b0_rx_0_xpm_fifo_sync__parameterized0\
     port map (
      almost_empty => NLW_line_buf_almost_empty_UNCONNECTED,
      almost_full => \^almost_full\,
      data_valid => NLW_line_buf_data_valid_UNCONNECTED,
      dbiterr => NLW_line_buf_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => D(67 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_line_buf_overflow_UNCONNECTED,
      prog_empty => NLW_line_buf_prog_empty_UNCONNECTED,
      prog_full => NLW_line_buf_prog_full_UNCONNECTED,
      rd_data_count(0) => NLW_line_buf_rd_data_count_UNCONNECTED(0),
      rd_en => rd_en,
      rd_rst_busy => NLW_line_buf_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      sbiterr => NLW_line_buf_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_line_buf_underflow_UNCONNECTED,
      wr_ack => NLW_line_buf_wr_ack_UNCONNECTED,
      wr_clk => m_axis_aclk,
      wr_data_count(0) => NLW_line_buf_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => NLW_line_buf_wr_rst_busy_UNCONNECTED
    );
\mem_wdata[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F0000000000"
    )
        port map (
      I0 => \mem_wdata_reg[66]\,
      I1 => \^full\,
      I2 => lbuf_blk_wen_i,
      I3 => \^almost_full\,
      I4 => p_0_in(0),
      I5 => m_axis_aresetn,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0)
    );
\mem_wdata[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F0000000000"
    )
        port map (
      I0 => \mem_wdata_reg[66]\,
      I1 => \^full\,
      I2 => lbuf_blk_wen_i,
      I3 => \^almost_full\,
      I4 => p_0_in(1),
      I5 => m_axis_aresetn,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1)
    );
\mem_wdata[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F0000000000"
    )
        port map (
      I0 => \mem_wdata_reg[66]\,
      I1 => \^full\,
      I2 => lbuf_blk_wen_i,
      I3 => \^almost_full\,
      I4 => p_0_in(2),
      I5 => m_axis_aresetn,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    rst : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    ppi_fifo_wen : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo is
  signal ppi_fifo1_full : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \CSI_OPT3_OFF.ppi_fifo\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \CSI_OPT3_OFF.ppi_fifo\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \CSI_OPT3_OFF.ppi_fifo\ : label is "soft";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \CSI_OPT3_OFF.ppi_fifo\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \CSI_OPT3_OFF.ppi_fifo\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \CSI_OPT3_OFF.ppi_fifo\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 12;
  attribute READ_MODE : string;
  attribute READ_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \CSI_OPT3_OFF.ppi_fifo\ : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 12;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CSI_OPT3_OFF.ppi_fifo\ : label is "TRUE";
begin
\CSI_OPT3_OFF.ppi_fifo\: entity work.bd_91b0_rx_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_CSI_OPT3_OFF.ppi_fifo_almost_empty_UNCONNECTED\,
      almost_full => \NLW_CSI_OPT3_OFF.ppi_fifo_almost_full_UNCONNECTED\,
      data_valid => \NLW_CSI_OPT3_OFF.ppi_fifo_data_valid_UNCONNECTED\,
      dbiterr => \NLW_CSI_OPT3_OFF.ppi_fifo_dbiterr_UNCONNECTED\,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => ppi_fifo1_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_CSI_OPT3_OFF.ppi_fifo_overflow_UNCONNECTED\,
      prog_empty => \NLW_CSI_OPT3_OFF.ppi_fifo_prog_empty_UNCONNECTED\,
      prog_full => \NLW_CSI_OPT3_OFF.ppi_fifo_prog_full_UNCONNECTED\,
      rd_data_count(4 downto 0) => \NLW_CSI_OPT3_OFF.ppi_fifo_rd_data_count_UNCONNECTED\(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_CSI_OPT3_OFF.ppi_fifo_rd_rst_busy_UNCONNECTED\,
      rst => rst,
      sbiterr => \NLW_CSI_OPT3_OFF.ppi_fifo_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_CSI_OPT3_OFF.ppi_fifo_underflow_UNCONNECTED\,
      wr_ack => \NLW_CSI_OPT3_OFF.ppi_fifo_wr_ack_UNCONNECTED\,
      wr_clk => dl1_rxbyteclkhs,
      wr_data_count(4 downto 0) => \NLW_CSI_OPT3_OFF.ppi_fifo_wr_data_count_UNCONNECTED\(4 downto 0),
      wr_en => ppi_fifo_wen,
      wr_rst_busy => \NLW_CSI_OPT3_OFF.ppi_fifo_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    rst : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    ppi_fifo_wen : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    o_pkt_prcng_d1_reg : in STD_LOGIC;
    o_pkt_prcng_d1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo";
end \bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\;

architecture STRUCTURE of \bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo0_full : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_CSI_OPT3_OFF.ppi_fifo_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \CSI_OPT3_OFF.ppi_fifo\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \CSI_OPT3_OFF.ppi_fifo\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \CSI_OPT3_OFF.ppi_fifo\ : label is "soft";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \CSI_OPT3_OFF.ppi_fifo\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \CSI_OPT3_OFF.ppi_fifo\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \CSI_OPT3_OFF.ppi_fifo\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 12;
  attribute READ_MODE : string;
  attribute READ_MODE of \CSI_OPT3_OFF.ppi_fifo\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \CSI_OPT3_OFF.ppi_fifo\ : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CSI_OPT3_OFF.ppi_fifo\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 12;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \CSI_OPT3_OFF.ppi_fifo\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CSI_OPT3_OFF.ppi_fifo\ : label is "TRUE";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_91b0_rx_0_xpm_fifo_sync__2\
     port map (
      almost_empty => \NLW_CSI_OPT3_OFF.ppi_fifo_almost_empty_UNCONNECTED\,
      almost_full => \NLW_CSI_OPT3_OFF.ppi_fifo_almost_full_UNCONNECTED\,
      data_valid => \NLW_CSI_OPT3_OFF.ppi_fifo_data_valid_UNCONNECTED\,
      dbiterr => \NLW_CSI_OPT3_OFF.ppi_fifo_dbiterr_UNCONNECTED\,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo0_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_CSI_OPT3_OFF.ppi_fifo_overflow_UNCONNECTED\,
      prog_empty => \NLW_CSI_OPT3_OFF.ppi_fifo_prog_empty_UNCONNECTED\,
      prog_full => \NLW_CSI_OPT3_OFF.ppi_fifo_prog_full_UNCONNECTED\,
      rd_data_count(4 downto 0) => \NLW_CSI_OPT3_OFF.ppi_fifo_rd_data_count_UNCONNECTED\(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_CSI_OPT3_OFF.ppi_fifo_rd_rst_busy_UNCONNECTED\,
      rst => rst,
      sbiterr => \NLW_CSI_OPT3_OFF.ppi_fifo_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_CSI_OPT3_OFF.ppi_fifo_underflow_UNCONNECTED\,
      wr_ack => \NLW_CSI_OPT3_OFF.ppi_fifo_wr_ack_UNCONNECTED\,
      wr_clk => dl0_rxbyteclkhs,
      wr_data_count(4 downto 0) => \NLW_CSI_OPT3_OFF.ppi_fifo_wr_data_count_UNCONNECTED\(4 downto 0),
      wr_en => ppi_fifo_wen,
      wr_rst_busy => \NLW_CSI_OPT3_OFF.ppi_fifo_wr_rst_busy_UNCONNECTED\
    );
o_pkt_prcng_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^dout\(10),
      I1 => o_pkt_prcng_d1_reg,
      I2 => o_pkt_prcng_d1_reg_0(0),
      I3 => \^empty\,
      O => p_26_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo is
  port (
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[25]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \isr_i_reg[43]\ : in STD_LOGIC;
    \isr_i_reg[43]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vcx_err : in STD_LOGIC;
    interrupt_1 : in STD_LOGIC;
    interrupt_2 : in STD_LOGIC;
    \s_axi_rdata_reg[14]\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[14]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[16]\ : in STD_LOGIC;
    \s_axi_rdata_reg[16]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[16]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[17]\ : in STD_LOGIC;
    \s_axi_rdata_reg[17]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[17]_1\ : in STD_LOGIC;
    interrupt_3 : in STD_LOGIC;
    interrupt_4 : in STD_LOGIC;
    interrupt_5 : in STD_LOGIC;
    interrupt_6 : in STD_LOGIC;
    interrupt_7 : in STD_LOGIC;
    \s_axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \s_axi_rdata_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_axi_rdata_reg[23]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \s_axi_rdata[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_rdata[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axi_rdata_reg[1]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[1]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_3\ : in STD_LOGIC;
    \s_axi_rdata[2]_i_5_0\ : in STD_LOGIC;
    \s_axi_rdata[3]_i_6_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[5]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[5]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]_4\ : in STD_LOGIC;
    \s_axi_rdata_reg[23]_0\ : in STD_LOGIC;
    \s_axi_rdata[13]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[12]\ : in STD_LOGIC;
    \s_axi_rdata_reg[12]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[12]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[12]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[12]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[13]\ : in STD_LOGIC;
    \s_axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[13]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[13]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[13]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[14]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[24]\ : in STD_LOGIC;
    lp_count_all : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_axi_rdata_reg[24]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[16]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[18]\ : in STD_LOGIC;
    \s_axi_rdata_reg[18]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[18]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[19]\ : in STD_LOGIC;
    \s_axi_rdata_reg[19]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[20]\ : in STD_LOGIC;
    \s_axi_rdata_reg[20]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[20]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[21]\ : in STD_LOGIC;
    \s_axi_rdata_reg[21]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[21]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[22]\ : in STD_LOGIC;
    \s_axi_rdata_reg[22]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[22]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[23]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[23]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[19]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[19]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[19]_3\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    wr_req : in STD_LOGIC;
    reset_released : in STD_LOGIC;
    rd_req : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_reg[23]_3\ : in STD_LOGIC;
    \s_axi_rdata_reg[24]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[25]\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[2]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata[2]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aresetn : in STD_LOGIC;
    dest_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo is
  signal generic_pkt_i_4_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_21_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal rstn_o : STD_LOGIC;
  signal \s_axi_rdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal spkt_fifo_empty : STD_LOGIC;
  signal spkt_fifo_rdata : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal spkt_fifo_ren : STD_LOGIC;
  signal spkt_fifo_rst : STD_LOGIC;
  signal xpm_arst_03_i_1_n_0 : STD_LOGIC;
  signal NLW_generic_pkt_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_pkt_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_generic_pkt_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of generic_pkt : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of generic_pkt : label is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of generic_pkt : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of generic_pkt : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of generic_pkt : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of generic_pkt : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of generic_pkt : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of generic_pkt : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of generic_pkt : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of generic_pkt : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of generic_pkt : label is 29;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of generic_pkt : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of generic_pkt : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of generic_pkt : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of generic_pkt : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of generic_pkt : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of generic_pkt : label is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of generic_pkt : label is 26;
  attribute READ_MODE : string;
  attribute READ_MODE of generic_pkt : label is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of generic_pkt : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of generic_pkt : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of generic_pkt : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of generic_pkt : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of generic_pkt : label is 26;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of generic_pkt : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of generic_pkt : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_arst_03 : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_arst_03 : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_arst_03 : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_arst_03 : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_arst_03 : label is "true";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_arst_03 : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_arst_03 : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_arst_03 : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_arst_03 : label is "TRUE";
begin
generic_pkt: entity work.bd_91b0_rx_0_xpm_fifo_async
     port map (
      almost_empty => NLW_generic_pkt_almost_empty_UNCONNECTED,
      almost_full => NLW_generic_pkt_almost_full_UNCONNECTED,
      data_valid => NLW_generic_pkt_data_valid_UNCONNECTED,
      dbiterr => NLW_generic_pkt_dbiterr_UNCONNECTED,
      din(25 downto 0) => \gen_rd_b.doutb_reg_reg[15]\(25 downto 0),
      dout(25 downto 0) => spkt_fifo_rdata(25 downto 0),
      empty => spkt_fifo_empty,
      full => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_generic_pkt_overflow_UNCONNECTED,
      prog_empty => NLW_generic_pkt_prog_empty_UNCONNECTED,
      prog_full => NLW_generic_pkt_prog_full_UNCONNECTED,
      rd_clk => s_axi_aclk,
      rd_data_count(4 downto 0) => NLW_generic_pkt_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => spkt_fifo_ren,
      rd_rst_busy => NLW_generic_pkt_rd_rst_busy_UNCONNECTED,
      rst => spkt_fifo_rst,
      sbiterr => NLW_generic_pkt_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_generic_pkt_underflow_UNCONNECTED,
      wr_ack => NLW_generic_pkt_wr_ack_UNCONNECTED,
      wr_clk => m_axis_aclk,
      wr_data_count(4 downto 0) => NLW_generic_pkt_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_generic_pkt_wr_rst_busy_UNCONNECTED
    );
generic_pkt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn_o,
      O => spkt_fifo_rst
    );
generic_pkt_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => generic_pkt_i_4_n_0,
      I1 => s_axi_arvalid,
      I2 => wr_req,
      I3 => reset_released,
      I4 => rd_req,
      O => spkt_fifo_ren
    );
generic_pkt_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_araddr(3),
      I2 => s_axi_araddr(0),
      I3 => s_axi_araddr(1),
      I4 => s_axi_araddr(5),
      I5 => s_axi_araddr(4),
      O => generic_pkt_i_4_n_0
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => interrupt_0,
      I1 => Q(1),
      I2 => vcx_err,
      I3 => interrupt_INST_0_i_3_n_0,
      I4 => interrupt_1,
      I5 => interrupt_2,
      O => interrupt
    );
interrupt_INST_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \s_axi_rdata_reg[19]_1\(0),
      I1 => \isr_i_reg[43]_0\(0),
      I2 => spkt_fifo_empty,
      I3 => Q(0),
      O => interrupt_INST_0_i_21_n_0
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => interrupt_3,
      I1 => interrupt_4,
      I2 => interrupt_5,
      I3 => interrupt_6,
      I4 => interrupt_7,
      I5 => interrupt_INST_0_i_21_n_0,
      O => interrupt_INST_0_i_3_n_0
    );
\isr_i[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \isr_i_reg[43]\,
      I2 => spkt_fifo_empty,
      I3 => \isr_i_reg[43]_0\(0),
      O => D(0)
    );
\s_axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBB8"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_0\,
      I1 => \s_axi_rdata_reg[0]\(4),
      I2 => \s_axi_rdata_reg[0]_1\,
      I3 => \s_axi_rdata_reg[0]_2\,
      I4 => \s_axi_rdata[0]_i_5_n_0\,
      I5 => \s_axi_rdata_reg[0]_3\,
      O => \gen_rd_b.doutb_reg_reg[25]\(0)
    );
\s_axi_rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \s_axi_rdata_reg[23]\(0),
      I1 => \s_axi_rdata[1]_i_4_0\(0),
      I2 => \s_axi_rdata_reg[0]\(5),
      I3 => \s_axi_rdata_reg[0]\(0),
      I4 => spkt_fifo_rdata(0),
      I5 => \s_axi_rdata[15]_i_2_0\(0),
      O => \s_axi_rdata[0]_i_17_n_0\
    );
\s_axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000CC00AAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_17_n_0\,
      I1 => \s_axi_rdata_reg[15]_2\(0),
      I2 => \s_axi_rdata_reg[3]_2\(0),
      I3 => \s_axi_rdata_reg[0]\(5),
      I4 => \s_axi_rdata_reg[0]\(0),
      I5 => \s_axi_rdata_reg[0]\(1),
      O => \s_axi_rdata[0]_i_5_n_0\
    );
\s_axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[10]\,
      I2 => \s_axi_rdata_reg[0]\(2),
      I3 => \s_axi_rdata_reg[0]\(4),
      I4 => \s_axi_rdata_reg[10]_0\,
      I5 => \s_axi_rdata_reg[10]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(10)
    );
\s_axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8404040"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\(1),
      I1 => \s_axi_rdata_reg[0]\(3),
      I2 => \s_axi_rdata[10]_i_6_n_0\,
      I3 => \s_axi_rdata_reg[4]_2\,
      I4 => \s_axi_rdata_reg[15]_2\(9),
      I5 => \s_axi_rdata_reg[10]_2\,
      O => \s_axi_rdata[10]_i_2_n_0\
    );
\s_axi_rdata[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => spkt_fifo_rdata(10),
      I1 => \s_axi_rdata[15]_i_2_0\(10),
      I2 => \s_axi_rdata_reg[23]\(6),
      I3 => \s_axi_rdata_reg[0]\(0),
      I4 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[10]_i_6_n_0\
    );
\s_axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[11]\,
      I2 => \s_axi_rdata_reg[0]\(2),
      I3 => \s_axi_rdata_reg[0]\(4),
      I4 => \s_axi_rdata_reg[11]_0\,
      I5 => \s_axi_rdata_reg[11]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(11)
    );
\s_axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8404040"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\(1),
      I1 => \s_axi_rdata_reg[0]\(3),
      I2 => \s_axi_rdata[11]_i_6_n_0\,
      I3 => \s_axi_rdata_reg[4]_2\,
      I4 => \s_axi_rdata_reg[15]_2\(10),
      I5 => \s_axi_rdata_reg[11]_2\,
      O => \s_axi_rdata[11]_i_2_n_0\
    );
\s_axi_rdata[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => spkt_fifo_rdata(11),
      I1 => \s_axi_rdata[15]_i_2_0\(11),
      I2 => \s_axi_rdata_reg[23]\(7),
      I3 => \s_axi_rdata_reg[0]\(0),
      I4 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[11]_i_6_n_0\
    );
\s_axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAABABABAA"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[0]\(2),
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[12]\,
      I4 => \s_axi_rdata_reg[12]_0\,
      I5 => \s_axi_rdata_reg[12]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(12)
    );
\s_axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[12]_2\,
      I1 => \s_axi_rdata[12]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[6]_3\,
      I3 => \s_axi_rdata_reg[15]_2\(11),
      I4 => \s_axi_rdata_reg[12]_3\,
      I5 => \s_axi_rdata_reg[23]_0\,
      O => \s_axi_rdata[12]_i_2_n_0\
    );
\s_axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_0\,
      I1 => \s_axi_rdata_reg[0]\(5),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[23]\(8),
      I4 => \s_axi_rdata[15]_i_2_0\(12),
      I5 => spkt_fifo_rdata(12),
      O => \s_axi_rdata[12]_i_7_n_0\
    );
\s_axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAABABABAA"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[0]\(2),
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[13]\,
      I4 => \s_axi_rdata_reg[13]_0\,
      I5 => \s_axi_rdata_reg[13]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(13)
    );
\s_axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[13]_2\,
      I1 => \s_axi_rdata[13]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[6]_3\,
      I3 => \s_axi_rdata_reg[15]_2\(12),
      I4 => \s_axi_rdata_reg[13]_3\,
      I5 => \s_axi_rdata_reg[23]_0\,
      O => \s_axi_rdata[13]_i_2_n_0\
    );
\s_axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_0\,
      I1 => \s_axi_rdata_reg[0]\(5),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[23]\(9),
      I4 => \s_axi_rdata[15]_i_2_0\(13),
      I5 => spkt_fifo_rdata(13),
      O => \s_axi_rdata[13]_i_7_n_0\
    );
\s_axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[14]\,
      I2 => \s_axi_rdata_reg[0]\(2),
      I3 => \s_axi_rdata_reg[0]\(4),
      I4 => \s_axi_rdata_reg[14]_0\,
      I5 => \s_axi_rdata_reg[14]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(14)
    );
\s_axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8404040"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\(1),
      I1 => \s_axi_rdata_reg[0]\(3),
      I2 => \s_axi_rdata[14]_i_6_n_0\,
      I3 => \s_axi_rdata_reg[4]_2\,
      I4 => \s_axi_rdata_reg[15]_2\(13),
      I5 => \s_axi_rdata_reg[14]_2\,
      O => \s_axi_rdata[14]_i_2_n_0\
    );
\s_axi_rdata[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => spkt_fifo_rdata(14),
      I1 => \s_axi_rdata[15]_i_2_0\(14),
      I2 => \s_axi_rdata_reg[23]\(10),
      I3 => \s_axi_rdata_reg[0]\(0),
      I4 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[14]_i_6_n_0\
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[15]\,
      I2 => \s_axi_rdata_reg[0]\(2),
      I3 => \s_axi_rdata_reg[0]\(4),
      I4 => \s_axi_rdata_reg[15]_0\,
      I5 => \s_axi_rdata_reg[15]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(15)
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8404040"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\(1),
      I1 => \s_axi_rdata_reg[0]\(3),
      I2 => \s_axi_rdata[15]_i_6_n_0\,
      I3 => \s_axi_rdata_reg[4]_2\,
      I4 => \s_axi_rdata_reg[15]_2\(14),
      I5 => \s_axi_rdata_reg[15]_3\,
      O => \s_axi_rdata[15]_i_2_n_0\
    );
\s_axi_rdata[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => spkt_fifo_rdata(15),
      I1 => \s_axi_rdata[15]_i_2_0\(15),
      I2 => \s_axi_rdata_reg[23]\(11),
      I3 => \s_axi_rdata_reg[0]\(0),
      I4 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[15]_i_6_n_0\
    );
\s_axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata_reg[16]\,
      I1 => \s_axi_rdata_reg[16]_0\,
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[16]_1\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata[16]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(16)
    );
\s_axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata_reg[24]\,
      I1 => lp_count_all(0),
      I2 => \s_axi_rdata_reg[24]_0\,
      I3 => spkt_fifo_rdata(16),
      I4 => \s_axi_rdata_reg[23]\(12),
      I5 => \s_axi_rdata_reg[16]_2\,
      O => \s_axi_rdata[16]_i_5_n_0\
    );
\s_axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata_reg[17]\,
      I1 => \s_axi_rdata_reg[17]_0\,
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[17]_1\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata[17]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(17)
    );
\s_axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata_reg[24]\,
      I1 => lp_count_all(1),
      I2 => \s_axi_rdata_reg[24]_0\,
      I3 => spkt_fifo_rdata(17),
      I4 => \s_axi_rdata_reg[23]\(13),
      I5 => \s_axi_rdata_reg[16]_2\,
      O => \s_axi_rdata[17]_i_5_n_0\
    );
\s_axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata_reg[18]\,
      I1 => \s_axi_rdata_reg[18]_0\,
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[18]_1\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata[18]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(18)
    );
\s_axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata_reg[24]\,
      I1 => lp_count_all(2),
      I2 => \s_axi_rdata_reg[24]_0\,
      I3 => spkt_fifo_rdata(18),
      I4 => \s_axi_rdata_reg[23]\(14),
      I5 => \s_axi_rdata_reg[16]_2\,
      O => \s_axi_rdata[18]_i_5_n_0\
    );
\s_axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata_reg[19]\,
      I1 => \s_axi_rdata_reg[19]_0\,
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata[19]_i_4_n_0\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata[19]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(19)
    );
\s_axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0D000D000D00"
    )
        port map (
      I0 => spkt_fifo_empty,
      I1 => \isr_i_reg[43]_0\(0),
      I2 => \s_axi_rdata_reg[19]_1\(0),
      I3 => \s_axi_rdata_reg[19]_2\,
      I4 => Q(0),
      I5 => \s_axi_rdata_reg[19]_3\,
      O => \s_axi_rdata[19]_i_4_n_0\
    );
\s_axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata_reg[24]\,
      I1 => lp_count_all(3),
      I2 => \s_axi_rdata_reg[24]_0\,
      I3 => spkt_fifo_rdata(19),
      I4 => \s_axi_rdata_reg[23]\(15),
      I5 => \s_axi_rdata_reg[16]_2\,
      O => \s_axi_rdata[19]_i_5_n_0\
    );
\s_axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE540000FE54"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\(2),
      I1 => \s_axi_rdata_reg[1]\,
      I2 => \s_axi_rdata_reg[1]_0\,
      I3 => \s_axi_rdata[1]_i_4_n_0\,
      I4 => \s_axi_rdata_reg[0]\(4),
      I5 => \s_axi_rdata_reg[1]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(1)
    );
\s_axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \s_axi_rdata_reg[23]\(1),
      I1 => \s_axi_rdata[1]_i_4_0\(1),
      I2 => \s_axi_rdata_reg[0]\(5),
      I3 => \s_axi_rdata_reg[0]\(0),
      I4 => spkt_fifo_rdata(1),
      I5 => \s_axi_rdata[15]_i_2_0\(1),
      O => \s_axi_rdata[1]_i_11_n_0\
    );
\s_axi_rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[1]_2\,
      I1 => \s_axi_rdata[1]_i_11_n_0\,
      I2 => \s_axi_rdata_reg[1]_3\,
      I3 => \s_axi_rdata_reg[0]\(3),
      I4 => \s_axi_rdata_reg[0]\(1),
      O => \s_axi_rdata[1]_i_4_n_0\
    );
\s_axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata_reg[20]\,
      I1 => \s_axi_rdata_reg[20]_0\,
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[20]_1\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata[20]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(20)
    );
\s_axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata_reg[24]\,
      I1 => lp_count_all(4),
      I2 => \s_axi_rdata_reg[24]_0\,
      I3 => spkt_fifo_rdata(20),
      I4 => \s_axi_rdata_reg[23]\(16),
      I5 => \s_axi_rdata_reg[16]_2\,
      O => \s_axi_rdata[20]_i_5_n_0\
    );
\s_axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata_reg[21]\,
      I1 => \s_axi_rdata_reg[21]_0\,
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[21]_1\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata[21]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(21)
    );
\s_axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata_reg[24]\,
      I1 => lp_count_all(5),
      I2 => \s_axi_rdata_reg[24]_0\,
      I3 => spkt_fifo_rdata(21),
      I4 => \s_axi_rdata_reg[23]\(17),
      I5 => \s_axi_rdata_reg[16]_2\,
      O => \s_axi_rdata[21]_i_5_n_0\
    );
\s_axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata_reg[22]\,
      I1 => \s_axi_rdata_reg[22]_0\,
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[22]_1\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata[22]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(22)
    );
\s_axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata_reg[24]\,
      I1 => lp_count_all(6),
      I2 => \s_axi_rdata_reg[24]_0\,
      I3 => spkt_fifo_rdata(22),
      I4 => \s_axi_rdata_reg[23]\(18),
      I5 => \s_axi_rdata_reg[16]_2\,
      O => \s_axi_rdata[22]_i_5_n_0\
    );
\s_axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[23]_1\,
      I1 => \s_axi_rdata[23]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[23]\(19),
      I3 => \s_axi_rdata_reg[23]_2\,
      I4 => \s_axi_rdata_reg[0]\(3),
      I5 => \s_axi_rdata_reg[23]_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(23)
    );
\s_axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000800080"
    )
        port map (
      I0 => spkt_fifo_rdata(23),
      I1 => \s_axi_rdata_reg[0]\(3),
      I2 => \s_axi_rdata_reg[23]_3\,
      I3 => \s_axi_rdata_reg[0]\(1),
      I4 => lp_count_all(7),
      I5 => \s_axi_rdata_reg[24]\,
      O => \s_axi_rdata[23]_i_3_n_0\
    );
\s_axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \s_axi_rdata_reg[23]_0\,
      I1 => \s_axi_rdata_reg[24]\,
      I2 => lp_count_all(8),
      I3 => spkt_fifo_rdata(24),
      I4 => \s_axi_rdata_reg[24]_0\,
      I5 => \s_axi_rdata_reg[24]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(24)
    );
\s_axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \s_axi_rdata_reg[23]_0\,
      I1 => \s_axi_rdata_reg[24]\,
      I2 => lp_count_all(9),
      I3 => spkt_fifo_rdata(25),
      I4 => \s_axi_rdata_reg[24]_0\,
      I5 => \s_axi_rdata_reg[25]\,
      O => \gen_rd_b.doutb_reg_reg[25]\(25)
    );
\s_axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\,
      I1 => \s_axi_rdata_reg[0]\(4),
      I2 => \s_axi_rdata_reg[2]_0\,
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata[2]_i_4_n_0\,
      I5 => \s_axi_rdata[2]_i_5_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(2)
    );
\s_axi_rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F000001111"
    )
        port map (
      I0 => \s_axi_rdata_reg[19]_1\(0),
      I1 => spkt_fifo_empty,
      I2 => \s_axi_rdata[2]_i_4_0\(0),
      I3 => \s_axi_rdata[2]_i_4_1\(0),
      I4 => \s_axi_rdata_reg[0]\(0),
      I5 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[2]_i_13_n_0\
    );
\s_axi_rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0A0C"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_0\(2),
      I1 => spkt_fifo_rdata(2),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[0]\(5),
      I4 => \s_axi_rdata[2]_i_5_0\,
      I5 => \s_axi_rdata_reg[0]\(1),
      O => \s_axi_rdata[2]_i_14_n_0\
    );
\s_axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]_4\(0),
      I1 => \s_axi_rdata_reg[2]_5\(0),
      I2 => \s_axi_rdata[2]_i_13_n_0\,
      I3 => \s_axi_rdata_reg[0]\(1),
      I4 => \s_axi_rdata_reg[0]\(0),
      I5 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[2]_i_4_n_0\
    );
\s_axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_3\,
      I1 => \s_axi_rdata_reg[2]_2\,
      I2 => \s_axi_rdata_reg[3]_2\(1),
      I3 => \s_axi_rdata_reg[15]_2\(1),
      I4 => \s_axi_rdata_reg[2]_3\,
      I5 => \s_axi_rdata[2]_i_14_n_0\,
      O => \s_axi_rdata[2]_i_5_n_0\
    );
\s_axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[0]\(4),
      I2 => \s_axi_rdata_reg[3]_0\,
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[3]_1\,
      I5 => \s_axi_rdata[3]_i_6_n_0\,
      O => \gen_rd_b.doutb_reg_reg[25]\(3)
    );
\s_axi_rdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0A0C"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_0\(3),
      I1 => spkt_fifo_rdata(3),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[0]\(5),
      I4 => \s_axi_rdata[3]_i_6_0\,
      I5 => \s_axi_rdata_reg[0]\(1),
      O => \s_axi_rdata[3]_i_17_n_0\
    );
\s_axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_3\,
      I1 => \s_axi_rdata_reg[2]_2\,
      I2 => \s_axi_rdata_reg[3]_2\(2),
      I3 => \s_axi_rdata_reg[15]_2\(2),
      I4 => \s_axi_rdata_reg[2]_3\,
      I5 => \s_axi_rdata[3]_i_17_n_0\,
      O => \s_axi_rdata[3]_i_6_n_0\
    );
\s_axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\,
      I1 => \s_axi_rdata_reg[0]\(4),
      I2 => \s_axi_rdata_reg[4]_0\,
      I3 => \s_axi_rdata[4]_i_4_n_0\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata_reg[0]\(3),
      O => \gen_rd_b.doutb_reg_reg[25]\(4)
    );
\s_axi_rdata[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_0\(4),
      I1 => spkt_fifo_rdata(4),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[4]_i_13_n_0\
    );
\s_axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE0E0E0E"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_13_n_0\,
      I1 => \s_axi_rdata_reg[4]_1\,
      I2 => \s_axi_rdata_reg[0]\(1),
      I3 => \s_axi_rdata_reg[4]_2\,
      I4 => \s_axi_rdata_reg[15]_2\(3),
      I5 => \s_axi_rdata_reg[4]_3\,
      O => \s_axi_rdata[4]_i_4_n_0\
    );
\s_axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \s_axi_rdata_reg[5]\,
      I1 => \s_axi_rdata_reg[0]\(4),
      I2 => \s_axi_rdata_reg[5]_0\,
      I3 => \s_axi_rdata[5]_i_4_n_0\,
      I4 => \s_axi_rdata_reg[0]\(2),
      I5 => \s_axi_rdata_reg[0]\(3),
      O => \gen_rd_b.doutb_reg_reg[25]\(5)
    );
\s_axi_rdata[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_0\(5),
      I1 => spkt_fifo_rdata(5),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[0]\(5),
      O => \s_axi_rdata[5]_i_13_n_0\
    );
\s_axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE0E0E0E"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_13_n_0\,
      I1 => \s_axi_rdata_reg[5]_1\,
      I2 => \s_axi_rdata_reg[0]\(1),
      I3 => \s_axi_rdata_reg[4]_2\,
      I4 => \s_axi_rdata_reg[15]_2\(4),
      I5 => \s_axi_rdata_reg[5]_2\,
      O => \s_axi_rdata[5]_i_4_n_0\
    );
\s_axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAABABABAA"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[0]\(2),
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[6]\,
      I4 => \s_axi_rdata_reg[6]_0\,
      I5 => \s_axi_rdata_reg[6]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(6)
    );
\s_axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[6]_2\,
      I1 => \s_axi_rdata[6]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[6]_3\,
      I3 => \s_axi_rdata_reg[15]_2\(5),
      I4 => \s_axi_rdata_reg[6]_4\,
      I5 => \s_axi_rdata_reg[23]_0\,
      O => \s_axi_rdata[6]_i_2_n_0\
    );
\s_axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_0\,
      I1 => \s_axi_rdata_reg[0]\(5),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[23]\(2),
      I4 => \s_axi_rdata[15]_i_2_0\(6),
      I5 => spkt_fifo_rdata(6),
      O => \s_axi_rdata[6]_i_7_n_0\
    );
\s_axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAABABABAA"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[0]\(2),
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[7]\,
      I4 => \s_axi_rdata_reg[7]_0\,
      I5 => \s_axi_rdata_reg[7]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(7)
    );
\s_axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[7]_2\,
      I1 => \s_axi_rdata[7]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[6]_3\,
      I3 => \s_axi_rdata_reg[15]_2\(6),
      I4 => \s_axi_rdata_reg[7]_3\,
      I5 => \s_axi_rdata_reg[23]_0\,
      O => \s_axi_rdata[7]_i_2_n_0\
    );
\s_axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_0\,
      I1 => \s_axi_rdata_reg[0]\(5),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[23]\(3),
      I4 => \s_axi_rdata[15]_i_2_0\(7),
      I5 => spkt_fifo_rdata(7),
      O => \s_axi_rdata[7]_i_7_n_0\
    );
\s_axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAABABABAA"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[0]\(2),
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[8]\,
      I4 => \s_axi_rdata_reg[8]_0\,
      I5 => \s_axi_rdata_reg[8]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(8)
    );
\s_axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[8]_2\,
      I1 => \s_axi_rdata[8]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[6]_3\,
      I3 => \s_axi_rdata_reg[15]_2\(7),
      I4 => \s_axi_rdata_reg[8]_3\,
      I5 => \s_axi_rdata_reg[23]_0\,
      O => \s_axi_rdata[8]_i_2_n_0\
    );
\s_axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_0\,
      I1 => \s_axi_rdata_reg[0]\(5),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[23]\(4),
      I4 => \s_axi_rdata[15]_i_2_0\(8),
      I5 => spkt_fifo_rdata(8),
      O => \s_axi_rdata[8]_i_7_n_0\
    );
\s_axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAABABABAA"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[0]\(2),
      I2 => \s_axi_rdata_reg[0]\(4),
      I3 => \s_axi_rdata_reg[9]\,
      I4 => \s_axi_rdata_reg[9]_0\,
      I5 => \s_axi_rdata_reg[9]_1\,
      O => \gen_rd_b.doutb_reg_reg[25]\(9)
    );
\s_axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata_reg[9]_2\,
      I1 => \s_axi_rdata[9]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[6]_3\,
      I3 => \s_axi_rdata_reg[15]_2\(8),
      I4 => \s_axi_rdata_reg[9]_3\,
      I5 => \s_axi_rdata_reg[23]_0\,
      O => \s_axi_rdata[9]_i_2_n_0\
    );
\s_axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_0\,
      I1 => \s_axi_rdata_reg[0]\(5),
      I2 => \s_axi_rdata_reg[0]\(0),
      I3 => \s_axi_rdata_reg[23]\(5),
      I4 => \s_axi_rdata[15]_i_2_0\(9),
      I5 => spkt_fifo_rdata(9),
      O => \s_axi_rdata[9]_i_7_n_0\
    );
xpm_arst_03: entity work.\bd_91b0_rx_0_xpm_cdc_async_rst__1\
     port map (
      dest_arst => rstn_o,
      dest_clk => m_axis_aclk,
      src_arst => xpm_arst_03_i_1_n_0
    );
xpm_arst_03_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => dest_out,
      O => xpm_arst_03_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    src_in : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.doutb_reg_reg[27]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rd_b.doutb_reg_reg[17]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \crc_reg_out_reg[12]\ : out STD_LOGIC;
    \crc_reg_out_reg[15]\ : out STD_LOGIC;
    dest_out : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[28]\ : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[28]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lp_wc0 : in STD_LOGIC;
    \exp_crc_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo is
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^gen_rd_b.doutb_reg_reg[17]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pkt_fifo_full : STD_LOGIC;
  signal pkt_fifo_rdata : STD_LOGIC_VECTOR ( 39 downto 28 );
  signal NLW_pkt_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_pkt_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_pkt_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HSC2R_CDC[34].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \HSC2R_CDC[35].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \HSC2R_CDC[36].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \HSC2R_CDC[37].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \HSC2R_CDC[38].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \HSC2R_CDC[39].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \exp_crc_r[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \exp_crc_r[10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \exp_crc_r[11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \exp_crc_r[12]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \exp_crc_r[13]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \exp_crc_r[14]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \exp_crc_r[15]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \exp_crc_r[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \exp_crc_r[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \exp_crc_r[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \exp_crc_r[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \exp_crc_r[5]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \exp_crc_r[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \exp_crc_r[7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \exp_crc_r[8]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \exp_crc_r[9]_i_1\ : label is "soft_lutpair244";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of pkt_fifo : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of pkt_fifo : label is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of pkt_fifo : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of pkt_fifo : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of pkt_fifo : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of pkt_fifo : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of pkt_fifo : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of pkt_fifo : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of pkt_fifo : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of pkt_fifo : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of pkt_fifo : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of pkt_fifo : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of pkt_fifo : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of pkt_fifo : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of pkt_fifo : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of pkt_fifo : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of pkt_fifo : label is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of pkt_fifo : label is 42;
  attribute READ_MODE : string;
  attribute READ_MODE of pkt_fifo : label is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of pkt_fifo : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of pkt_fifo : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of pkt_fifo : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of pkt_fifo : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of pkt_fifo : label is 42;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of pkt_fifo : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pkt_fifo : label is "TRUE";
begin
  dout(37 downto 0) <= \^dout\(37 downto 0);
  \gen_rd_b.doutb_reg_reg[17]\(15 downto 0) <= \^gen_rd_b.doutb_reg_reg[17]\(15 downto 0);
\HSC2R_CDC[33].hsc2r_bus_cdc_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gen_rd_b.doutb_reg_reg[17]\(12),
      I1 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(2),
      I2 => \^gen_rd_b.doutb_reg_reg[17]\(13),
      I3 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(3),
      I4 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(4),
      I5 => \^gen_rd_b.doutb_reg_reg[17]\(14),
      O => \crc_reg_out_reg[12]\
    );
\HSC2R_CDC[33].hsc2r_bus_cdc_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gen_rd_b.doutb_reg_reg[17]\(15),
      I1 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(5),
      I2 => \^gen_rd_b.doutb_reg_reg[17]\(6),
      I3 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(0),
      I4 => \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(1),
      I5 => \^gen_rd_b.doutb_reg_reg[17]\(11),
      O => \crc_reg_out_reg[15]\
    );
\HSC2R_CDC[34].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^dout\(36),
      I1 => pkt_valid,
      I2 => \^dout\(8),
      I3 => \^dout\(18),
      O => src_in(0)
    );
\HSC2R_CDC[35].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C080"
    )
        port map (
      I0 => \^dout\(19),
      I1 => pkt_valid,
      I2 => \^dout\(36),
      I3 => \^dout\(9),
      O => src_in(1)
    );
\HSC2R_CDC[36].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => src_in(2)
    );
\HSC2R_CDC[37].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(9),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => src_in(3)
    );
\HSC2R_CDC[38].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => src_in(4)
    );
\HSC2R_CDC[39].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(19),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => src_in(5)
    );
\LINE_BUF_WR_64.mem_data_l32[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \LINE_BUF_WR_64.mem_data_l32_reg[28]\,
      I2 => \^dout\(32),
      I3 => \LINE_BUF_WR_64.mem_data_l32_reg[28]_0\,
      O => D(0)
    );
\LINE_BUF_WR_64.mem_data_l32[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \LINE_BUF_WR_64.mem_data_l32_reg[28]\,
      I2 => \^dout\(33),
      I3 => \LINE_BUF_WR_64.mem_data_l32_reg[28]_0\,
      O => D(1)
    );
\LINE_BUF_WR_64.mem_data_l32[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \LINE_BUF_WR_64.mem_data_l32_reg[28]\,
      I2 => \^dout\(34),
      I3 => \LINE_BUF_WR_64.mem_data_l32_reg[28]_0\,
      O => D(2)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \LINE_BUF_WR_64.mem_data_l32_reg[28]\,
      I2 => \^dout\(35),
      I3 => \LINE_BUF_WR_64.mem_data_l32_reg[28]_0\,
      O => D(3)
    );
\crc_p_value[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \^dout\(28),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(10),
      O => \gen_rd_b.doutb_reg_reg[27]\(0)
    );
\crc_p_value[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(21),
      I1 => \^dout\(29),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(11),
      O => \gen_rd_b.doutb_reg_reg[27]\(1)
    );
\crc_p_value[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \^dout\(30),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(12),
      O => \gen_rd_b.doutb_reg_reg[27]\(2)
    );
\crc_p_value[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(23),
      I1 => \^dout\(31),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(13),
      O => \gen_rd_b.doutb_reg_reg[27]\(3)
    );
\crc_p_value[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \^dout\(32),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(14),
      O => \gen_rd_b.doutb_reg_reg[27]\(4)
    );
\crc_p_value[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(25),
      I1 => \^dout\(33),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(15),
      O => \gen_rd_b.doutb_reg_reg[27]\(5)
    );
\crc_p_value[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \^dout\(34),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(16),
      O => \gen_rd_b.doutb_reg_reg[27]\(6)
    );
\crc_p_value[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0F"
    )
        port map (
      I0 => \^dout\(27),
      I1 => \^dout\(35),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^dout\(17),
      O => \gen_rd_b.doutb_reg_reg[27]\(7)
    );
\exp_crc_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(0),
      O => \^gen_rd_b.doutb_reg_reg[17]\(0)
    );
\exp_crc_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(12),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(10),
      O => \^gen_rd_b.doutb_reg_reg[17]\(10)
    );
\exp_crc_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(13),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(11),
      O => \^gen_rd_b.doutb_reg_reg[17]\(11)
    );
\exp_crc_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(14),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(12),
      O => \^gen_rd_b.doutb_reg_reg[17]\(12)
    );
\exp_crc_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(15),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(13),
      O => \^gen_rd_b.doutb_reg_reg[17]\(13)
    );
\exp_crc_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(16),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(14),
      O => \^gen_rd_b.doutb_reg_reg[17]\(14)
    );
\exp_crc_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(17),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(15),
      O => \^gen_rd_b.doutb_reg_reg[17]\(15)
    );
\exp_crc_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(1),
      O => \^gen_rd_b.doutb_reg_reg[17]\(1)
    );
\exp_crc_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(2),
      O => \^gen_rd_b.doutb_reg_reg[17]\(2)
    );
\exp_crc_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(3),
      O => \^gen_rd_b.doutb_reg_reg[17]\(3)
    );
\exp_crc_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(4),
      O => \^gen_rd_b.doutb_reg_reg[17]\(4)
    );
\exp_crc_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(5),
      O => \^gen_rd_b.doutb_reg_reg[17]\(5)
    );
\exp_crc_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(6),
      O => \^gen_rd_b.doutb_reg_reg[17]\(6)
    );
\exp_crc_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(7),
      O => \^gen_rd_b.doutb_reg_reg[17]\(7)
    );
\exp_crc_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(10),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(8),
      O => \^gen_rd_b.doutb_reg_reg[17]\(8)
    );
\exp_crc_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(11),
      I1 => lp_wc0,
      I2 => \exp_crc_r_reg[15]\(9),
      O => \^gen_rd_b.doutb_reg_reg[17]\(9)
    );
pkt_fifo: entity work.\bd_91b0_rx_0_xpm_fifo_async__parameterized0\
     port map (
      almost_empty => NLW_pkt_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_pkt_fifo_almost_full_UNCONNECTED,
      data_valid => NLW_pkt_fifo_data_valid_UNCONNECTED,
      dbiterr => NLW_pkt_fifo_dbiterr_UNCONNECTED,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 40) => \^dout\(37 downto 36),
      dout(39 downto 38) => pkt_fifo_rdata(39 downto 38),
      dout(37 downto 30) => \^dout\(35 downto 28),
      dout(29 downto 28) => pkt_fifo_rdata(29 downto 28),
      dout(27 downto 0) => \^dout\(27 downto 0),
      empty => empty,
      full => pkt_fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_pkt_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_pkt_fifo_prog_empty_UNCONNECTED,
      prog_full => NLW_pkt_fifo_prog_full_UNCONNECTED,
      rd_clk => m_axis_aclk,
      rd_data_count(0) => NLW_pkt_fifo_rd_data_count_UNCONNECTED(0),
      rd_en => rd_en,
      rd_rst_busy => NLW_pkt_fifo_rd_rst_busy_UNCONNECTED,
      rst => dest_out,
      sbiterr => NLW_pkt_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_pkt_fifo_underflow_UNCONNECTED,
      wr_ack => NLW_pkt_fifo_wr_ack_UNCONNECTED,
      wr_clk => dl0_rxbyteclkhs,
      wr_data_count(0) => NLW_pkt_fifo_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => NLW_pkt_fifo_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    src_rcv : out STD_LOGIC;
    src_send : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cl_enable : out STD_LOGIC;
    pktnppi_fifo_rst_reg_0 : out STD_LOGIC;
    \core_config_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid_reg_0 : out STD_LOGIC;
    s_axi_rvalid_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr2_isr1 : out STD_LOGIC;
    wr2_isr2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    \ier_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    errframedata_d1 : out STD_LOGIC;
    m_axis_aresetn_0 : out STD_LOGIC;
    lp_data : out STD_LOGIC;
    \syncstages_ff_reg[2]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 41 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    full : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    \src_hsdata_ff_reg[25]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    lp_count_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    cl_info_reg_0 : in STD_LOGIC;
    \active_lanes_reg[1]_0\ : in STD_LOGIC;
    img_send_reg_0 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    interrupt_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    vcx_err : in STD_LOGIC;
    interrupt_1 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    interrupt_2 : in STD_LOGIC;
    p_0_in39_in : in STD_LOGIC;
    p_0_in34_in : in STD_LOGIC;
    p_0_in8_in : in STD_LOGIC;
    p_0_in33_in : in STD_LOGIC;
    p_0_in30_in : in STD_LOGIC;
    p_0_in29_in : in STD_LOGIC;
    p_0_in28_in : in STD_LOGIC;
    p_0_in27_in : in STD_LOGIC;
    p_0_in7_in : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in6_in : in STD_LOGIC;
    \s_axi_rdata_reg[20]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    isr_55 : in STD_LOGIC;
    dest_pulse : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_aresetn : in STD_LOGIC;
    end_mem_wr2 : in STD_LOGIC;
    lx_info_all : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf : entity is "mipi_csi2_rx_ctrl_v1_0_8_reg_inf";
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf is
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LX_INFO_GEN[0].lx_info_reg[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[1].lx_info_reg[1]_1\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SD_INV_1.shutdown_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal active_lanes_r2p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \active_lanes_reg_n_0_[0]\ : STD_LOGIC;
  signal \active_lanes_reg_n_0_[1]\ : STD_LOGIC;
  signal cl_enable_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of cl_enable_i : signal is std.standard.true;
  signal \core_config[1]_i_1_n_0\ : STD_LOGIC;
  signal \core_config[1]_i_2_n_0\ : STD_LOGIC;
  signal \^core_config_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \core_config_reg_n_0_[0]\ : STD_LOGIC;
  signal core_en_d1 : STD_LOGIC;
  signal core_men : STD_LOGIC;
  signal \data/mem_wr_err20\ : STD_LOGIC;
  signal data9 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data_dis_done : STD_LOGIC;
  signal data_dis_done_i_2_n_0 : STD_LOGIC;
  signal data_shutdown_c2r : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC;
  signal disable_in_progress : STD_LOGIC;
  signal disable_in_progress_d1 : STD_LOGIC;
  signal disable_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal gen_spkt_fifo_n_10 : STD_LOGIC;
  signal gen_spkt_fifo_n_11 : STD_LOGIC;
  signal gen_spkt_fifo_n_12 : STD_LOGIC;
  signal gen_spkt_fifo_n_13 : STD_LOGIC;
  signal gen_spkt_fifo_n_14 : STD_LOGIC;
  signal gen_spkt_fifo_n_15 : STD_LOGIC;
  signal gen_spkt_fifo_n_16 : STD_LOGIC;
  signal gen_spkt_fifo_n_17 : STD_LOGIC;
  signal gen_spkt_fifo_n_18 : STD_LOGIC;
  signal gen_spkt_fifo_n_19 : STD_LOGIC;
  signal gen_spkt_fifo_n_20 : STD_LOGIC;
  signal gen_spkt_fifo_n_21 : STD_LOGIC;
  signal gen_spkt_fifo_n_22 : STD_LOGIC;
  signal gen_spkt_fifo_n_23 : STD_LOGIC;
  signal gen_spkt_fifo_n_24 : STD_LOGIC;
  signal gen_spkt_fifo_n_25 : STD_LOGIC;
  signal gen_spkt_fifo_n_26 : STD_LOGIC;
  signal gen_spkt_fifo_n_27 : STD_LOGIC;
  signal gen_spkt_fifo_n_28 : STD_LOGIC;
  signal gen_spkt_fifo_n_3 : STD_LOGIC;
  signal gen_spkt_fifo_n_4 : STD_LOGIC;
  signal gen_spkt_fifo_n_5 : STD_LOGIC;
  signal gen_spkt_fifo_n_6 : STD_LOGIC;
  signal gen_spkt_fifo_n_7 : STD_LOGIC;
  signal gen_spkt_fifo_n_8 : STD_LOGIC;
  signal gen_spkt_fifo_n_9 : STD_LOGIC;
  signal \gie[0]_i_1_n_0\ : STD_LOGIC;
  signal \gie[0]_i_2_n_0\ : STD_LOGIC;
  signal \gie_reg_n_0_[0]\ : STD_LOGIC;
  signal ier : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ier[31]_i_1_n_0\ : STD_LOGIC;
  signal \^ier_reg[9]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal img_info1_vc0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_info1_vc10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc10[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc11[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc12[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc13[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc14[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc15 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc15[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc1[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc2[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc3[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc4[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc5[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc6[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc7[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc8[15]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \img_info1_vc9[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc10_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc10_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc10_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc10_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc10_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc10_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc11_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc11_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc11_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc11_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc11_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc11_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc12_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc12_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc12_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc12_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc12_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc12_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc13_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc13_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc13_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc13_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc13_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc13_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc14_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc14_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc14_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc14_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc14_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc14_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc15_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc15_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc15_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc15_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc15_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc15_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc4_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc4_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc4_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc4_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc4_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc4_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc5_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc5_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc5_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc5_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc5_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc5_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc6_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc6_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc6_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc6_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc6_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc6_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc7_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc7_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc7_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc7_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc7_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc7_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc8_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc8_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc8_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc8_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc8_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc8_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc9_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc9_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc9_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc9_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc9_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc9_reg_n_0_[5]\ : STD_LOGIC;
  signal img_vld : STD_LOGIC;
  signal img_vld_i : STD_LOGIC;
  signal img_vld_out_i : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \img_vld_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[5]\ : STD_LOGIC;
  signal incorrect_lanes : STD_LOGIC;
  signal interrupt_INST_0_i_16_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_17_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_19_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_20_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_6_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_7_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_8_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_9_n_0 : STD_LOGIC;
  signal l0_ppiclk_ss1 : STD_LOGIC;
  signal lp_count_all : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lp_count_en_c2r_0 : STD_LOGIC;
  signal lp_count_en_c2r_1 : STD_LOGIC;
  signal lp_count_en_c2r_2 : STD_LOGIC;
  signal lp_count_en_c2r_3 : STD_LOGIC;
  signal lp_count_pulse_0 : STD_LOGIC;
  signal lp_count_pulse_1 : STD_LOGIC;
  signal lp_count_pulse_2 : STD_LOGIC;
  signal lp_count_pulse_3 : STD_LOGIC;
  signal lx_info : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_25_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal pkt_dis_done : STD_LOGIC;
  signal pktnppi_fifo_rst0 : STD_LOGIC;
  signal pktnppi_fifo_rst_ack : STD_LOGIC;
  signal pktnppi_fifo_rst_ack_i : STD_LOGIC;
  signal \^pktnppi_fifo_rst_reg_0\ : STD_LOGIC;
  signal ppi_dis_done_i_1_n_0 : STD_LOGIC;
  signal \prot_config[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal reset_released : STD_LOGIC;
  signal s_axi_bvalid_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_100_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_101_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_30_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_31_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_32_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_33_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_34_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_35_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_36_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_37_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_42_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_43_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_44_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_45_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_46_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_47_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_48_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_49_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_50_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_51_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_52_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_53_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_54_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_55_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_56_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_57_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_58_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_59_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_60_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_61_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_62_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_63_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_64_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_65_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_66_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_67_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_68_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_69_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_70_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_71_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_72_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_73_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_74_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_75_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_76_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_77_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_78_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_79_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_80_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_81_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_82_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_83_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_84_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_85_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_86_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_87_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_88_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_89_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_90_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_91_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_92_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_93_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_94_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_95_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_96_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_97_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_98_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_99_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_10\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_11\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_12\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_13\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_14\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_15\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_4\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_7\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_8\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_38_n_9\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_10\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_11\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_12\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_13\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_14\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_15\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_4\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_7\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_8\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_39_n_9\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_3_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_3_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_3_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_3_n_4\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_3_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_3_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_3_n_7\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_10\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_11\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_12\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_13\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_14\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_15\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_4\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_7\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_8\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_40_n_9\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_10\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_11\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_12\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_13\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_14\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_15\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_4\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_7\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_8\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_41_n_9\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_4\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_7\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_reg_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal shutdown_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of shutdown_i : signal is std.standard.true;
  signal soft_rst_d1 : STD_LOGIC;
  signal spkt_fifo_dis_done : STD_LOGIC;
  signal spkt_fifo_dis_done_i_1_n_0 : STD_LOGIC;
  signal spkt_fifo_dis_done_reg_n_0 : STD_LOGIC;
  signal spkt_fifo_rst_ack : STD_LOGIC;
  signal \^src_send\ : STD_LOGIC;
  signal vc_num : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr2_isr1\ : STD_LOGIC;
  signal \^wr2_isr2\ : STD_LOGIC;
  signal \wr_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req014_out : STD_LOGIC;
  signal xpm_array_single_02_n_0 : STD_LOGIC;
  signal xpm_array_single_02_n_1 : STD_LOGIC;
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_s_axi_rdata_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_s_axi_rdata_reg[29]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_s_axi_rdata_reg[29]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_xpm_array_single_01_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal NLW_xpm_single_01_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_05_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_18_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_19_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_20_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[64]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_data[0]_i_1\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1\ : label is 35;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1\ : label is 35;
  attribute DEST_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 3;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute KEEP_HIERARCHY of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "true";
  attribute REG_OUTPUT of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1\ : label is 35;
  attribute DEST_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 3;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute KEEP_HIERARCHY of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "true";
  attribute REG_OUTPUT of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1\ : label is 35;
  attribute DEST_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 3;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute KEEP_HIERARCHY of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "true";
  attribute REG_OUTPUT of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "TRUE";
  attribute DONT_TOUCH of \SD_INV_1.cl_enable_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SD_INV_1.cl_enable_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \SD_INV_1.shutdown_i[3]_i_1\ : label is "soft_lutpair88";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[0]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[1]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[2]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[3]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \core_config[1]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of disable_in_progress_d1_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of disable_in_progress_d1_i_2 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gie[0]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ier[31]_i_2\ : label is "soft_lutpair72";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of img_info_cdc : label is 0;
  attribute DEST_SYNC_FF of img_info_cdc : label is 3;
  attribute INIT_SYNC_FF of img_info_cdc : label is 0;
  attribute KEEP_HIERARCHY of img_info_cdc : label is "true";
  attribute SIM_ASSERT_CHK of img_info_cdc : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of img_info_cdc : label is 3;
  attribute VERSION of img_info_cdc : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of img_info_cdc : label is 26;
  attribute XPM_CDC of img_info_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of img_info_cdc : label is "TRUE";
  attribute SOFT_HLUTNM of \isr_i[45]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \isr_i[55]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \isr_i[55]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of pktnppi_fifo_rst_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_2 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_14\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_15\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_18\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_19\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_23\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_12\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_15\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_16\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_10\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_axi_rdata[1]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \s_axi_rdata[1]_i_8\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_axi_rdata[22]_i_7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \s_axi_rdata[23]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s_axi_rdata[25]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \s_axi_rdata[25]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_axi_rdata[28]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_axi_rdata[29]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_15\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_16\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_5\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_15\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_16\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_18\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_19\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \s_axi_rdata[4]_i_15\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \s_axi_rdata[4]_i_16\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_15\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_16\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD of \s_axi_rdata_reg[29]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \s_axi_rdata_reg[29]_i_38\ : label is 35;
  attribute ADDER_THRESHOLD of \s_axi_rdata_reg[29]_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \s_axi_rdata_reg[29]_i_40\ : label is 35;
  attribute ADDER_THRESHOLD of \s_axi_rdata_reg[29]_i_41\ : label is 35;
  attribute ADDER_THRESHOLD of \s_axi_rdata_reg[29]_i_6\ : label is 35;
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of spkt_fifo_dis_done_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair75";
  attribute DEST_SYNC_FF of xpm_array_single_01 : label is 3;
  attribute INIT_SYNC_FF of xpm_array_single_01 : label is 0;
  attribute KEEP_HIERARCHY of xpm_array_single_01 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_array_single_01 : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_array_single_01 : label is 1;
  attribute VERSION of xpm_array_single_01 : label is 0;
  attribute WIDTH of xpm_array_single_01 : label is 46;
  attribute XPM_CDC of xpm_array_single_01 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_02 : label is 3;
  attribute INIT_SYNC_FF of xpm_array_single_02 : label is 0;
  attribute KEEP_HIERARCHY of xpm_array_single_02 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_array_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_02 : label is 0;
  attribute VERSION of xpm_array_single_02 : label is 0;
  attribute WIDTH of xpm_array_single_02 : label is 2;
  attribute XPM_CDC of xpm_array_single_02 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_02 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_03 : label is 3;
  attribute INIT_SYNC_FF of xpm_array_single_03 : label is 0;
  attribute KEEP_HIERARCHY of xpm_array_single_03 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_array_single_03 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_03 : label is 0;
  attribute VERSION of xpm_array_single_03 : label is 0;
  attribute WIDTH of xpm_array_single_03 : label is 2;
  attribute XPM_CDC of xpm_array_single_03 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_03 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_04 : label is 3;
  attribute INIT_SYNC_FF of xpm_array_single_04 : label is 0;
  attribute KEEP_HIERARCHY of xpm_array_single_04 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_array_single_04 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_04 : label is 0;
  attribute VERSION of xpm_array_single_04 : label is 0;
  attribute WIDTH of xpm_array_single_04 : label is 2;
  attribute XPM_CDC of xpm_array_single_04 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_04 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_01 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_01 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_01 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_01 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_01 : label is 0;
  attribute VERSION of xpm_single_01 : label is 0;
  attribute XPM_CDC of xpm_single_01 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_02 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_02 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_02 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_02 : label is 1;
  attribute VERSION of xpm_single_02 : label is 0;
  attribute XPM_CDC of xpm_single_02 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_02 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_05 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_05 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_05 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_05 : label is 1;
  attribute VERSION of xpm_single_05 : label is 0;
  attribute XPM_CDC of xpm_single_05 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_07 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_07 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_07 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_07 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_07 : label is 0;
  attribute VERSION of xpm_single_07 : label is 0;
  attribute XPM_CDC of xpm_single_07 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_07 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_08 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_08 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_08 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_08 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_08 : label is 0;
  attribute VERSION of xpm_single_08 : label is 0;
  attribute XPM_CDC of xpm_single_08 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_08 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_17 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_17 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_17 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_17 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_17 : label is 0;
  attribute VERSION of xpm_single_17 : label is 0;
  attribute XPM_CDC of xpm_single_17 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_17 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_18 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_18 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_18 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_18 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_18 : label is 0;
  attribute VERSION of xpm_single_18 : label is 0;
  attribute XPM_CDC of xpm_single_18 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_18 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_19 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_19 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_19 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_19 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_19 : label is 0;
  attribute VERSION of xpm_single_19 : label is 0;
  attribute XPM_CDC of xpm_single_19 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_19 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_20 : label is 3;
  attribute INIT_SYNC_FF of xpm_single_20 : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_20 : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_20 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_20 : label is 0;
  attribute VERSION of xpm_single_20 : label is 0;
  attribute XPM_CDC of xpm_single_20 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_20 : label is "TRUE";
begin
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  cl_enable <= cl_enable_i;
  \core_config_reg[1]_0\(0) <= \^core_config_reg[1]_0\(0);
  dest_out <= \^dest_out\;
  \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ <= \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\;
  \ier_reg[9]_0\(2 downto 0) <= \^ier_reg[9]_0\(2 downto 0);
  \out\(3 downto 0) <= shutdown_i(3 downto 0);
  pktnppi_fifo_rst_reg_0 <= \^pktnppi_fifo_rst_reg_0\;
  s_axi_bvalid_reg_0 <= \^s_axi_bvalid_reg_0\;
  s_axi_rvalid_reg_0 <= \^s_axi_rvalid_reg_0\;
  src_send <= \^src_send\;
  wr2_isr1 <= \^wr2_isr1\;
  wr2_isr2 <= \^wr2_isr2\;
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dest_out\,
      I1 => m_axis_aresetn,
      O => \syncstages_ff_reg[2]\
    );
\FSM_sequential_cur_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^dest_out\,
      O => errframedata_d1
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^dest_out\,
      I2 => end_mem_wr2,
      O => m_axis_aresetn_0
    );
\LP_CNTS[0].lp_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^dest_out\,
      I2 => full,
      O => lp_data
    );
\LP_CNT_C2R[0].lp_count[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      O => \p_0_in__3\(0)
    );
\LP_CNT_C2R[0].lp_count[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_0,
      O => lp_count_pulse_0
    );
\LP_CNT_C2R[0].lp_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(0),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(10),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(11),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(12),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(13),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(14),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(15),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_3\,
      CO(3) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_4\,
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__3\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15 downto 9)
    );
\LP_CNT_C2R[0].lp_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(1),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(2),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(3),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(4),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(5),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(6),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(7),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(8),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\,
      CO(3) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_4\,
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__3\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8 downto 1)
    );
\LP_CNT_C2R[0].lp_count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__3\(9),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[0].xpm_pulse_01\: entity work.\bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__2\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_0,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(0),
      src_rst => SR(0)
    );
\LP_CNT_C2R[1].lp_count[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      O => \p_0_in__2\(0)
    );
\LP_CNT_C2R[1].lp_count[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_1,
      O => lp_count_pulse_1
    );
\LP_CNT_C2R[1].lp_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(0),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(10),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(11),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(12),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(13),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(14),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(15),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_3\,
      CO(3) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_4\,
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__2\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15 downto 9)
    );
\LP_CNT_C2R[1].lp_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(1),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(2),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(3),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(4),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(5),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(6),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(7),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(8),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\,
      CO(3) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_4\,
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__2\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8 downto 1)
    );
\LP_CNT_C2R[1].lp_count_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__2\(9),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[1].xpm_pulse_01\: entity work.\bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__3\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_1,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(1),
      src_rst => SR(0)
    );
\LP_CNT_C2R[2].lp_count[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      O => \p_0_in__1\(0)
    );
\LP_CNT_C2R[2].lp_count[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_2,
      O => lp_count_pulse_2
    );
\LP_CNT_C2R[2].lp_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(0),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(10),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(11),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(12),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(13),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(14),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(15),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_3\,
      CO(3) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_4\,
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15 downto 9)
    );
\LP_CNT_C2R[2].lp_count_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(1),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(2),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(3),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(4),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(5),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(6),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(7),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(8),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\,
      CO(3) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_4\,
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8 downto 1)
    );
\LP_CNT_C2R[2].lp_count_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__1\(9),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[2].xpm_pulse_01\: entity work.\bd_91b0_rx_0_xpm_cdc_pulse__xdcDup__4\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_2,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(2),
      src_rst => SR(0)
    );
\LP_CNT_C2R[3].lp_count[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(0),
      O => \p_0_in__0\(0)
    );
\LP_CNT_C2R[3].lp_count[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_3,
      O => lp_count_pulse_3
    );
\LP_CNT_C2R[3].lp_count_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(0),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(0),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(10),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(10),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(11),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(11),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(12),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(12),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(13),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(13),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(14),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(14),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(15),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(15),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_3\,
      CO(3) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_4\,
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__0\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_2\(15 downto 9)
    );
\LP_CNT_C2R[3].lp_count_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(1),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(1),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(2),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(2),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(3),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(3),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(4),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(4),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(5),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(5),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(6),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(6),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(7),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(7),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(8),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(8),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3]_2\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\,
      CO(3) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_4\,
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_2\(8 downto 1)
    );
\LP_CNT_C2R[3].lp_count_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__0\(9),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_2\(9),
      R => \^core_config_reg[1]_0\(0)
    );
\LP_CNT_C2R[3].xpm_pulse_01\: entity work.bd_91b0_rx_0_xpm_cdc_pulse
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_3,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(3),
      src_rst => SR(0)
    );
\LX_INFO_GEN[0].lx_info[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \^core_config_reg[1]_0\(0),
      I1 => \core_config[1]_i_2_n_0\,
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(0),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_0\(2),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(1),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_0\(3),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(2),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_0\(4),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(3),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_0\(5),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(4),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_1\(2),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(5),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_1\(3),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(6),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_1\(4),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(7),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_1\(5),
      R => lx_info
    );
\SD_INV_1.cl_enable_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => cl_enable_i,
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => pkt_dis_done,
      O => \SD_INV_1.shutdown_i[3]_i_1_n_0\
    );
\SD_INV_1.shutdown_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(0),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(1),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(2),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(3),
      S => \^ss\(0)
    );
\active_lanes_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => dl0_rxbyteclkhs,
      CE => l0_ppiclk_ss1,
      D => active_lanes_r2p(0),
      PRE => \active_lanes_reg[1]_0\,
      Q => \active_lanes_reg_n_0_[0]\
    );
\active_lanes_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => l0_ppiclk_ss1,
      CLR => \active_lanes_reg[1]_0\,
      D => active_lanes_r2p(1),
      Q => \active_lanes_reg_n_0_[1]\
    );
cl_info_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cl_info_reg_0,
      Q => data9(1),
      R => \^core_config_reg[1]_0\(0)
    );
\core_config[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => \core_config[1]_i_2_n_0\,
      O => \core_config[1]_i_1_n_0\
    );
\core_config[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^s_axi_bvalid_reg_0\,
      I2 => wr_req,
      I3 => s_axi_wvalid,
      I4 => p_0_in(2),
      O => \core_config[1]_i_2_n_0\
    );
\core_config_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \core_config[1]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \core_config_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\core_config_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \core_config[1]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \^q\(0),
      R => \^ss\(0)
    );
core_en_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \core_config_reg_n_0_[0]\,
      Q => core_en_d1,
      R => \^ss\(0)
    );
data_dis_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => s_axi_aresetn,
      O => spkt_fifo_dis_done
    );
data_dis_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_shutdown_c2r,
      I1 => data_dis_done,
      O => data_dis_done_i_2_n_0
    );
data_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_dis_done_i_2_n_0,
      Q => data_dis_done,
      R => spkt_fifo_dis_done
    );
disable_in_progress_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => core_en_d1,
      I1 => \core_config_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => soft_rst_d1,
      I4 => disable_in_progress_d1_i_2_n_0,
      O => disable_in_progress
    );
disable_in_progress_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => disable_in_progress_d1,
      I1 => spkt_fifo_dis_done_reg_n_0,
      I2 => data_dis_done,
      I3 => pkt_dis_done,
      O => disable_in_progress_d1_i_2_n_0
    );
disable_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => disable_in_progress,
      Q => disable_in_progress_d1,
      R => \^ss\(0)
    );
gen_spkt_fifo: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo
     port map (
      D(0) => D(0),
      Q(1) => ier(30),
      Q(0) => ier(19),
      dest_out => \^dest_out\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.doutb_reg_reg[15]\(25 downto 0) => \src_hsdata_ff_reg[25]\(25 downto 0),
      \gen_rd_b.doutb_reg_reg[25]\(25) => gen_spkt_fifo_n_3,
      \gen_rd_b.doutb_reg_reg[25]\(24) => gen_spkt_fifo_n_4,
      \gen_rd_b.doutb_reg_reg[25]\(23) => gen_spkt_fifo_n_5,
      \gen_rd_b.doutb_reg_reg[25]\(22) => gen_spkt_fifo_n_6,
      \gen_rd_b.doutb_reg_reg[25]\(21) => gen_spkt_fifo_n_7,
      \gen_rd_b.doutb_reg_reg[25]\(20) => gen_spkt_fifo_n_8,
      \gen_rd_b.doutb_reg_reg[25]\(19) => gen_spkt_fifo_n_9,
      \gen_rd_b.doutb_reg_reg[25]\(18) => gen_spkt_fifo_n_10,
      \gen_rd_b.doutb_reg_reg[25]\(17) => gen_spkt_fifo_n_11,
      \gen_rd_b.doutb_reg_reg[25]\(16) => gen_spkt_fifo_n_12,
      \gen_rd_b.doutb_reg_reg[25]\(15) => gen_spkt_fifo_n_13,
      \gen_rd_b.doutb_reg_reg[25]\(14) => gen_spkt_fifo_n_14,
      \gen_rd_b.doutb_reg_reg[25]\(13) => gen_spkt_fifo_n_15,
      \gen_rd_b.doutb_reg_reg[25]\(12) => gen_spkt_fifo_n_16,
      \gen_rd_b.doutb_reg_reg[25]\(11) => gen_spkt_fifo_n_17,
      \gen_rd_b.doutb_reg_reg[25]\(10) => gen_spkt_fifo_n_18,
      \gen_rd_b.doutb_reg_reg[25]\(9) => gen_spkt_fifo_n_19,
      \gen_rd_b.doutb_reg_reg[25]\(8) => gen_spkt_fifo_n_20,
      \gen_rd_b.doutb_reg_reg[25]\(7) => gen_spkt_fifo_n_21,
      \gen_rd_b.doutb_reg_reg[25]\(6) => gen_spkt_fifo_n_22,
      \gen_rd_b.doutb_reg_reg[25]\(5) => gen_spkt_fifo_n_23,
      \gen_rd_b.doutb_reg_reg[25]\(4) => gen_spkt_fifo_n_24,
      \gen_rd_b.doutb_reg_reg[25]\(3) => gen_spkt_fifo_n_25,
      \gen_rd_b.doutb_reg_reg[25]\(2) => gen_spkt_fifo_n_26,
      \gen_rd_b.doutb_reg_reg[25]\(1) => gen_spkt_fifo_n_27,
      \gen_rd_b.doutb_reg_reg[25]\(0) => gen_spkt_fifo_n_28,
      interrupt => interrupt,
      interrupt_0 => interrupt_INST_0_i_1_n_0,
      interrupt_1 => interrupt_INST_0_i_4_n_0,
      interrupt_2 => \gie_reg_n_0_[0]\,
      interrupt_3 => interrupt_INST_0_i_16_n_0,
      interrupt_4 => interrupt_INST_0_i_17_n_0,
      interrupt_5 => interrupt_2,
      interrupt_6 => interrupt_INST_0_i_19_n_0,
      interrupt_7 => interrupt_INST_0_i_20_n_0,
      \isr_i_reg[43]\ => \^wr2_isr1\,
      \isr_i_reg[43]_0\(0) => interrupt_0(12),
      lp_count_all(9 downto 0) => lp_count_all(9 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      rd_req => rd_req,
      reset_released => reset_released,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(5 downto 0) => s_axi_araddr(5 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      \s_axi_rdata[13]_i_2_0\ => \s_axi_rdata[13]_i_15_n_0\,
      \s_axi_rdata[15]_i_2_0\(15 downto 0) => img_info1_vc10(15 downto 0),
      \s_axi_rdata[1]_i_4_0\(1) => \img_info2_vc10_reg_n_0_[1]\,
      \s_axi_rdata[1]_i_4_0\(0) => \img_info2_vc10_reg_n_0_[0]\,
      \s_axi_rdata[2]_i_4_0\(0) => img_info1_vc6(2),
      \s_axi_rdata[2]_i_4_1\(0) => \img_info2_vc6_reg_n_0_[2]\,
      \s_axi_rdata[2]_i_5_0\ => \s_axi_rdata[2]_i_20_n_0\,
      \s_axi_rdata[3]_i_6_0\ => \s_axi_rdata[3]_i_23_n_0\,
      \s_axi_rdata_reg[0]\(5 downto 0) => sel0(5 downto 0),
      \s_axi_rdata_reg[0]_0\ => \s_axi_rdata[0]_i_2_n_0\,
      \s_axi_rdata_reg[0]_1\ => \s_axi_rdata[0]_i_3_n_0\,
      \s_axi_rdata_reg[0]_2\ => \s_axi_rdata[0]_i_4_n_0\,
      \s_axi_rdata_reg[0]_3\ => \s_axi_rdata[0]_i_6_n_0\,
      \s_axi_rdata_reg[10]\ => \s_axi_rdata[10]_i_3_n_0\,
      \s_axi_rdata_reg[10]_0\ => \s_axi_rdata[10]_i_4_n_0\,
      \s_axi_rdata_reg[10]_1\ => \s_axi_rdata[10]_i_5_n_0\,
      \s_axi_rdata_reg[10]_2\ => \s_axi_rdata[10]_i_7_n_0\,
      \s_axi_rdata_reg[11]\ => \s_axi_rdata[11]_i_3_n_0\,
      \s_axi_rdata_reg[11]_0\ => \s_axi_rdata[11]_i_4_n_0\,
      \s_axi_rdata_reg[11]_1\ => \s_axi_rdata[11]_i_5_n_0\,
      \s_axi_rdata_reg[11]_2\ => \s_axi_rdata[11]_i_7_n_0\,
      \s_axi_rdata_reg[12]\ => \s_axi_rdata[12]_i_3_n_0\,
      \s_axi_rdata_reg[12]_0\ => \s_axi_rdata[12]_i_4_n_0\,
      \s_axi_rdata_reg[12]_1\ => \s_axi_rdata[12]_i_5_n_0\,
      \s_axi_rdata_reg[12]_2\ => \s_axi_rdata[12]_i_6_n_0\,
      \s_axi_rdata_reg[12]_3\ => \s_axi_rdata[12]_i_8_n_0\,
      \s_axi_rdata_reg[13]\ => \s_axi_rdata[13]_i_3_n_0\,
      \s_axi_rdata_reg[13]_0\ => \s_axi_rdata[13]_i_4_n_0\,
      \s_axi_rdata_reg[13]_1\ => \s_axi_rdata[13]_i_5_n_0\,
      \s_axi_rdata_reg[13]_2\ => \s_axi_rdata[13]_i_6_n_0\,
      \s_axi_rdata_reg[13]_3\ => \s_axi_rdata[13]_i_9_n_0\,
      \s_axi_rdata_reg[14]\ => \s_axi_rdata[14]_i_3_n_0\,
      \s_axi_rdata_reg[14]_0\ => \s_axi_rdata[14]_i_4_n_0\,
      \s_axi_rdata_reg[14]_1\ => \s_axi_rdata[14]_i_5_n_0\,
      \s_axi_rdata_reg[14]_2\ => \s_axi_rdata[14]_i_7_n_0\,
      \s_axi_rdata_reg[15]\ => \s_axi_rdata[15]_i_3_n_0\,
      \s_axi_rdata_reg[15]_0\ => \s_axi_rdata[15]_i_4_n_0\,
      \s_axi_rdata_reg[15]_1\ => \s_axi_rdata[15]_i_5_n_0\,
      \s_axi_rdata_reg[15]_2\(14 downto 1) => img_info1_vc11(15 downto 2),
      \s_axi_rdata_reg[15]_2\(0) => img_info1_vc11(0),
      \s_axi_rdata_reg[15]_3\ => \s_axi_rdata[15]_i_8_n_0\,
      \s_axi_rdata_reg[16]\ => \s_axi_rdata[16]_i_2_n_0\,
      \s_axi_rdata_reg[16]_0\ => \s_axi_rdata[16]_i_3_n_0\,
      \s_axi_rdata_reg[16]_1\ => \s_axi_rdata[16]_i_4_n_0\,
      \s_axi_rdata_reg[16]_2\ => \s_axi_rdata[22]_i_7_n_0\,
      \s_axi_rdata_reg[17]\ => \s_axi_rdata[17]_i_2_n_0\,
      \s_axi_rdata_reg[17]_0\ => \s_axi_rdata[17]_i_3_n_0\,
      \s_axi_rdata_reg[17]_1\ => \s_axi_rdata[17]_i_4_n_0\,
      \s_axi_rdata_reg[18]\ => \s_axi_rdata[18]_i_2_n_0\,
      \s_axi_rdata_reg[18]_0\ => \s_axi_rdata[18]_i_3_n_0\,
      \s_axi_rdata_reg[18]_1\ => \s_axi_rdata[18]_i_4_n_0\,
      \s_axi_rdata_reg[19]\ => \s_axi_rdata[19]_i_2_n_0\,
      \s_axi_rdata_reg[19]_0\ => \s_axi_rdata[19]_i_3_n_0\,
      \s_axi_rdata_reg[19]_1\(0) => \^q\(0),
      \s_axi_rdata_reg[19]_2\ => \s_axi_rdata[30]_i_5_n_0\,
      \s_axi_rdata_reg[19]_3\ => \s_axi_rdata[29]_i_4_n_0\,
      \s_axi_rdata_reg[1]\ => \s_axi_rdata[1]_i_2_n_0\,
      \s_axi_rdata_reg[1]_0\ => \s_axi_rdata[1]_i_3_n_0\,
      \s_axi_rdata_reg[1]_1\ => \s_axi_rdata[1]_i_5_n_0\,
      \s_axi_rdata_reg[1]_2\ => \s_axi_rdata[1]_i_10_n_0\,
      \s_axi_rdata_reg[1]_3\ => \s_axi_rdata[1]_i_12_n_0\,
      \s_axi_rdata_reg[20]\ => \s_axi_rdata[20]_i_2_n_0\,
      \s_axi_rdata_reg[20]_0\ => \s_axi_rdata[20]_i_3_n_0\,
      \s_axi_rdata_reg[20]_1\ => \s_axi_rdata[20]_i_4_n_0\,
      \s_axi_rdata_reg[21]\ => \s_axi_rdata[21]_i_2_n_0\,
      \s_axi_rdata_reg[21]_0\ => \s_axi_rdata[21]_i_3_n_0\,
      \s_axi_rdata_reg[21]_1\ => \s_axi_rdata[21]_i_4_n_0\,
      \s_axi_rdata_reg[22]\ => \s_axi_rdata[22]_i_2_n_0\,
      \s_axi_rdata_reg[22]_0\ => \s_axi_rdata[22]_i_3_n_0\,
      \s_axi_rdata_reg[22]_1\ => \s_axi_rdata[22]_i_4_n_0\,
      \s_axi_rdata_reg[23]\(19 downto 0) => interrupt_1(26 downto 7),
      \s_axi_rdata_reg[23]_0\ => \s_axi_rdata[25]_i_2_n_0\,
      \s_axi_rdata_reg[23]_1\ => \s_axi_rdata[23]_i_2_n_0\,
      \s_axi_rdata_reg[23]_2\ => \s_axi_rdata[23]_i_5_n_0\,
      \s_axi_rdata_reg[23]_3\ => \s_axi_rdata[30]_i_6_n_0\,
      \s_axi_rdata_reg[24]\ => \s_axi_rdata[28]_i_4_n_0\,
      \s_axi_rdata_reg[24]_0\ => \s_axi_rdata[25]_i_3_n_0\,
      \s_axi_rdata_reg[24]_1\ => \s_axi_rdata[24]_i_2_n_0\,
      \s_axi_rdata_reg[25]\ => \s_axi_rdata[25]_i_4_n_0\,
      \s_axi_rdata_reg[2]\ => \s_axi_rdata[2]_i_2_n_0\,
      \s_axi_rdata_reg[2]_0\ => \s_axi_rdata[2]_i_3_n_0\,
      \s_axi_rdata_reg[2]_1\ => \s_axi_rdata[3]_i_4_n_0\,
      \s_axi_rdata_reg[2]_2\ => \s_axi_rdata[3]_i_15_n_0\,
      \s_axi_rdata_reg[2]_3\ => \s_axi_rdata[3]_i_16_n_0\,
      \s_axi_rdata_reg[2]_4\(0) => img_info1_vc7(2),
      \s_axi_rdata_reg[2]_5\(0) => \img_info2_vc7_reg_n_0_[2]\,
      \s_axi_rdata_reg[3]\ => \s_axi_rdata[3]_i_2_n_0\,
      \s_axi_rdata_reg[3]_0\ => \s_axi_rdata[3]_i_3_n_0\,
      \s_axi_rdata_reg[3]_1\ => \s_axi_rdata[3]_i_5_n_0\,
      \s_axi_rdata_reg[3]_2\(2) => \img_info2_vc11_reg_n_0_[3]\,
      \s_axi_rdata_reg[3]_2\(1) => \img_info2_vc11_reg_n_0_[2]\,
      \s_axi_rdata_reg[3]_2\(0) => \img_info2_vc11_reg_n_0_[0]\,
      \s_axi_rdata_reg[4]\ => \s_axi_rdata[4]_i_2_n_0\,
      \s_axi_rdata_reg[4]_0\ => \s_axi_rdata[4]_i_3_n_0\,
      \s_axi_rdata_reg[4]_1\ => \s_axi_rdata[4]_i_14_n_0\,
      \s_axi_rdata_reg[4]_2\ => \s_axi_rdata[15]_i_7_n_0\,
      \s_axi_rdata_reg[4]_3\ => \s_axi_rdata[4]_i_15_n_0\,
      \s_axi_rdata_reg[5]\ => \s_axi_rdata[5]_i_2_n_0\,
      \s_axi_rdata_reg[5]_0\ => \s_axi_rdata[5]_i_3_n_0\,
      \s_axi_rdata_reg[5]_1\ => \s_axi_rdata[5]_i_14_n_0\,
      \s_axi_rdata_reg[5]_2\ => \s_axi_rdata[5]_i_15_n_0\,
      \s_axi_rdata_reg[6]\ => \s_axi_rdata[6]_i_3_n_0\,
      \s_axi_rdata_reg[6]_0\ => \s_axi_rdata[6]_i_4_n_0\,
      \s_axi_rdata_reg[6]_1\ => \s_axi_rdata[6]_i_5_n_0\,
      \s_axi_rdata_reg[6]_2\ => \s_axi_rdata[6]_i_6_n_0\,
      \s_axi_rdata_reg[6]_3\ => \s_axi_rdata[13]_i_8_n_0\,
      \s_axi_rdata_reg[6]_4\ => \s_axi_rdata[6]_i_8_n_0\,
      \s_axi_rdata_reg[7]\ => \s_axi_rdata[7]_i_3_n_0\,
      \s_axi_rdata_reg[7]_0\ => \s_axi_rdata[7]_i_4_n_0\,
      \s_axi_rdata_reg[7]_1\ => \s_axi_rdata[7]_i_5_n_0\,
      \s_axi_rdata_reg[7]_2\ => \s_axi_rdata[7]_i_6_n_0\,
      \s_axi_rdata_reg[7]_3\ => \s_axi_rdata[7]_i_8_n_0\,
      \s_axi_rdata_reg[8]\ => \s_axi_rdata[8]_i_3_n_0\,
      \s_axi_rdata_reg[8]_0\ => \s_axi_rdata[8]_i_4_n_0\,
      \s_axi_rdata_reg[8]_1\ => \s_axi_rdata[8]_i_5_n_0\,
      \s_axi_rdata_reg[8]_2\ => \s_axi_rdata[8]_i_6_n_0\,
      \s_axi_rdata_reg[8]_3\ => \s_axi_rdata[8]_i_8_n_0\,
      \s_axi_rdata_reg[9]\ => \s_axi_rdata[9]_i_3_n_0\,
      \s_axi_rdata_reg[9]_0\ => \s_axi_rdata[9]_i_4_n_0\,
      \s_axi_rdata_reg[9]_1\ => \s_axi_rdata[9]_i_5_n_0\,
      \s_axi_rdata_reg[9]_2\ => \s_axi_rdata[9]_i_6_n_0\,
      \s_axi_rdata_reg[9]_3\ => \s_axi_rdata[9]_i_8_n_0\,
      s_axi_wdata(0) => s_axi_wdata(19),
      vcx_err => vcx_err,
      wr_en => wr_en,
      wr_req => wr_req
    );
\gie[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \gie[0]_i_2_n_0\,
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => \core_config[1]_i_2_n_0\,
      I5 => \gie_reg_n_0_[0]\,
      O => \gie[0]_i_1_n_0\
    );
\gie[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      O => \gie[0]_i_2_n_0\
    );
\gie_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gie[0]_i_1_n_0\,
      Q => \gie_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\ier[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \gie[0]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_19_in,
      O => \ier[31]_i_1_n_0\
    );
\ier[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_bvalid_reg_0\,
      I1 => wr_req,
      I2 => s_axi_wvalid,
      O => p_19_in
    );
\ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => ier(0),
      R => \^ss\(0)
    );
\ier_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => ier(10),
      R => \^ss\(0)
    );
\ier_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => ier(11),
      R => \^ss\(0)
    );
\ier_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => ier(12),
      R => \^ss\(0)
    );
\ier_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => ier(13),
      R => \^ss\(0)
    );
\ier_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => ier(14),
      R => \^ss\(0)
    );
\ier_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => ier(15),
      R => \^ss\(0)
    );
\ier_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => ier(16),
      R => \^ss\(0)
    );
\ier_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => ier(17),
      R => \^ss\(0)
    );
\ier_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => ier(18),
      R => \^ss\(0)
    );
\ier_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => ier(19),
      R => \^ss\(0)
    );
\ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => ier(1),
      R => \^ss\(0)
    );
\ier_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => ier(20),
      R => \^ss\(0)
    );
\ier_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => ier(21),
      R => \^ss\(0)
    );
\ier_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => ier(22),
      R => \^ss\(0)
    );
\ier_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => ier(29),
      R => \^ss\(0)
    );
\ier_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => ier(2),
      R => \^ss\(0)
    );
\ier_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => ier(30),
      R => \^ss\(0)
    );
\ier_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => ier(31),
      R => \^ss\(0)
    );
\ier_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \^ier_reg[9]_0\(0),
      R => \^ss\(0)
    );
\ier_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \^ier_reg[9]_0\(1),
      R => \^ss\(0)
    );
\ier_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => ier(5),
      R => \^ss\(0)
    );
\ier_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => ier(6),
      R => \^ss\(0)
    );
\ier_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => ier(7),
      R => \^ss\(0)
    );
\ier_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => ier(8),
      R => \^ss\(0)
    );
\ier_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \ier[31]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \^ier_reg[9]_0\(2),
      R => \^ss\(0)
    );
\img_info1_vc0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      I3 => vc_num(2),
      I4 => vc_num(3),
      O => \img_info1_vc0[15]_i_1_n_0\
    );
\img_info1_vc0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => vc_num(2),
      I3 => vc_num(3),
      I4 => img_vld,
      O => \p_0_in__0__0\(31)
    );
\img_info1_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc0(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc0(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc0(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc0(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc0(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc0(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc0(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      Q => img_info1_vc0(16),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      Q => img_info1_vc0(17),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      Q => img_info1_vc0(18),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      Q => img_info1_vc0(19),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc0(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      Q => img_info1_vc0(20),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      Q => img_info1_vc0(21),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      Q => img_info1_vc0(22),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      Q => img_info1_vc0(23),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      Q => img_info1_vc0(24),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      Q => img_info1_vc0(25),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      Q => img_info1_vc0(26),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      Q => img_info1_vc0(27),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      Q => img_info1_vc0(28),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      Q => img_info1_vc0(29),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc0(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      Q => img_info1_vc0(30),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \p_0_in__0__0\(31),
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15),
      Q => img_info1_vc0(31),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc0(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc0(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc0(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc0(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc0(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc0(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc0(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(3),
      I2 => vc_num(1),
      I3 => vc_num(2),
      I4 => vc_num(0),
      O => \img_info1_vc10[15]_i_1_n_0\
    );
\img_info1_vc10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc10(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc10(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc10(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc10(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc10(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc10(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc10(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc10(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc10(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc10(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc10(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc10(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc10(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc10(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc10(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc10(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      I3 => vc_num(2),
      I4 => vc_num(3),
      O => \img_info1_vc11[15]_i_1_n_0\
    );
\img_info1_vc11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc11(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc11(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc11(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc11(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc11(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc11(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc11(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc11(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc11(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc11(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc11(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc11(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc11(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc11(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc11(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc11(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(2),
      I2 => vc_num(3),
      I3 => vc_num(1),
      I4 => vc_num(0),
      O => \img_info1_vc12[15]_i_1_n_0\
    );
\img_info1_vc12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc12(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc12(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc12(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc12(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc12(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc12(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc12(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc12(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc12(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc12(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc12(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc12(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc12(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc12(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc12(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc12(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(3),
      I2 => vc_num(0),
      I3 => vc_num(1),
      I4 => vc_num(2),
      O => \img_info1_vc13[15]_i_1_n_0\
    );
\img_info1_vc13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc13(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc13(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc13(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc13(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc13(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc13(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc13(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc13(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc13(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc13(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc13(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc13(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc13(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc13(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc13(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc13(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(3),
      I3 => vc_num(0),
      I4 => vc_num(2),
      O => \img_info1_vc14[15]_i_1_n_0\
    );
\img_info1_vc14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc14(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc14(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc14(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc14(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc14(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc14(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc14(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc14(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc14(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc14(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc14(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc14(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc14(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc14(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc14(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc14(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      I3 => vc_num(2),
      I4 => vc_num(3),
      O => \img_info1_vc15[15]_i_1_n_0\
    );
\img_info1_vc15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc15(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc15(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc15(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc15(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc15(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc15(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc15(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc15(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc15(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc15(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc15(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc15(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc15(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc15(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc15(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc15(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      I3 => vc_num(2),
      I4 => vc_num(3),
      O => \img_info1_vc1[15]_i_1_n_0\
    );
\img_info1_vc1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => vc_num(2),
      I3 => vc_num(3),
      I4 => img_vld,
      O => \img_info1_vc1[31]_i_1_n_0\
    );
\img_info1_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc1(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc1(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc1(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc1(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc1(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc1(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc1(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      Q => img_info1_vc1(16),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      Q => img_info1_vc1(17),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      Q => img_info1_vc1(18),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      Q => img_info1_vc1(19),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc1(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      Q => img_info1_vc1(20),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      Q => img_info1_vc1(21),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      Q => img_info1_vc1(22),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      Q => img_info1_vc1(23),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      Q => img_info1_vc1(24),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      Q => img_info1_vc1(25),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      Q => img_info1_vc1(26),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      Q => img_info1_vc1(27),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      Q => img_info1_vc1(28),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      Q => img_info1_vc1(29),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc1(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      Q => img_info1_vc1(30),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15),
      Q => img_info1_vc1(31),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc1(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc1(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc1(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc1(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc1(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc1(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc1(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(0),
      I2 => vc_num(1),
      I3 => vc_num(2),
      I4 => vc_num(3),
      O => \img_info1_vc2[15]_i_1_n_0\
    );
\img_info1_vc2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => vc_num(0),
      I1 => vc_num(1),
      I2 => vc_num(2),
      I3 => vc_num(3),
      I4 => img_vld,
      O => \img_info1_vc2[31]_i_1_n_0\
    );
\img_info1_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc2(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc2(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc2(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc2(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc2(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc2(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc2(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      Q => img_info1_vc2(16),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      Q => img_info1_vc2(17),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      Q => img_info1_vc2(18),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      Q => img_info1_vc2(19),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc2(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      Q => img_info1_vc2(20),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      Q => img_info1_vc2(21),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      Q => img_info1_vc2(22),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      Q => img_info1_vc2(23),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      Q => img_info1_vc2(24),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      Q => img_info1_vc2(25),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      Q => img_info1_vc2(26),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      Q => img_info1_vc2(27),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      Q => img_info1_vc2(28),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      Q => img_info1_vc2(29),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc2(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      Q => img_info1_vc2(30),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15),
      Q => img_info1_vc2(31),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc2(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc2(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc2(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc2(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc2(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc2(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc2(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      I3 => vc_num(2),
      I4 => vc_num(3),
      O => \img_info1_vc3[15]_i_1_n_0\
    );
\img_info1_vc3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => vc_num(2),
      I3 => vc_num(3),
      I4 => img_vld,
      O => \img_info1_vc3[31]_i_1_n_0\
    );
\img_info1_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc3(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc3(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc3(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc3(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc3(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc3(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc3(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(0),
      Q => img_info1_vc3(16),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(1),
      Q => img_info1_vc3(17),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(2),
      Q => img_info1_vc3(18),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(3),
      Q => img_info1_vc3(19),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc3(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(4),
      Q => img_info1_vc3(20),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(5),
      Q => img_info1_vc3(21),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(6),
      Q => img_info1_vc3(22),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(7),
      Q => img_info1_vc3(23),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(8),
      Q => img_info1_vc3(24),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(9),
      Q => img_info1_vc3(25),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(10),
      Q => img_info1_vc3(26),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(11),
      Q => img_info1_vc3(27),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(12),
      Q => img_info1_vc3(28),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(13),
      Q => img_info1_vc3(29),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc3(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(14),
      Q => img_info1_vc3(30),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_2\(15),
      Q => img_info1_vc3(31),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc3(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc3(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc3(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc3(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc3(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc3(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc3(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(2),
      I3 => vc_num(0),
      I4 => vc_num(3),
      O => \img_info1_vc4[15]_i_1_n_0\
    );
\img_info1_vc4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc4(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc4(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc4(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc4(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc4(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc4(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc4(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc4(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc4(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc4(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc4(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc4(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc4(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc4(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc4(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc4(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(2),
      I2 => vc_num(0),
      I3 => vc_num(1),
      I4 => vc_num(3),
      O => \img_info1_vc5[15]_i_1_n_0\
    );
\img_info1_vc5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc5(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc5(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc5(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc5(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc5(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc5(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc5(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc5(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc5(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc5(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc5(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc5(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc5(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc5(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc5(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc5(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(2),
      I2 => vc_num(1),
      I3 => vc_num(0),
      I4 => vc_num(3),
      O => \img_info1_vc6[15]_i_1_n_0\
    );
\img_info1_vc6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc6(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc6(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc6(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc6(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc6(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc6(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc6(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc6(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc6(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc6(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc6(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc6(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc6(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc6(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc6(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc6(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      I3 => vc_num(3),
      I4 => vc_num(2),
      O => \img_info1_vc7[15]_i_1_n_0\
    );
\img_info1_vc7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc7(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc7(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc7(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc7(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc7(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc7(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc7(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc7(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc7(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc7(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc7(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc7(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc7(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc7(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc7(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc7(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(3),
      I3 => vc_num(2),
      I4 => vc_num(0),
      O => \img_info1_vc8[15]_i_1_n_0\
    );
\img_info1_vc8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc8(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc8(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc8(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc8(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc8(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc8(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc8(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc8(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc8(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc8(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc8(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc8(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc8(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc8(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc8(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc8(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(3),
      I2 => vc_num(0),
      I3 => vc_num(2),
      I4 => vc_num(1),
      O => \img_info1_vc9[15]_i_1_n_0\
    );
\img_info1_vc9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => img_info1_vc9(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => img_info1_vc9(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => img_info1_vc9(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => img_info1_vc9(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => img_info1_vc9(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => img_info1_vc9(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => img_info1_vc9(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => img_info1_vc9(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => img_info1_vc9(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => img_info1_vc9(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => img_info1_vc9(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => img_info1_vc9(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => img_info1_vc9(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => img_info1_vc9(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => img_info1_vc9(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info1_vc9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => img_info1_vc9(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc0_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc0_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc0_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc0_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc0_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc0_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc10_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc10_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc10_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc10_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc10_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc10[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc10_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc11_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc11_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc11_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc11_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc11_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc11[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc11_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc12_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc12_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc12_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc12_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc12_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc12[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc12_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc13_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc13_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc13_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc13_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc13_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc13[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc13_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc14_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc14_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc14_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc14_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc14_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc14[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc14_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc15_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc15_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc15_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc15_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc15_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc15[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc15_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc1_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc1_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc1_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc1_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc1_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc1_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc2_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc2_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc2_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc2_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc2_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc2_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc3_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc3_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc3_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc3_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc3_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc3_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc4_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc4_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc4_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc4_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc4_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc4[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc4_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc5_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc5_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc5_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc5_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc5_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc5[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc5_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc6_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc6_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc6_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc6_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc6_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc6[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc6_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc7_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc7_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc7_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc7_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc7_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc7[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc7_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc8_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc8_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc8_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc8_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc8_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc8[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc8_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc9_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc9_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc9_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc9_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc9_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_info2_vc9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc9[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc9_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
img_info_cdc: entity work.\bd_91b0_rx_0_xpm_cdc_handshake__parameterized1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(25 downto 0) => img_vld_out_i(25 downto 0),
      dest_req => img_vld_i,
      src_clk => m_axis_aclk,
      src_in(25 downto 0) => \src_hsdata_ff_reg[25]\(25 downto 0),
      src_rcv => src_rcv,
      src_send => \^src_send\
    );
img_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => img_send_reg_0,
      Q => \^src_send\,
      R => '0'
    );
\img_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(0),
      Q => \img_vld_out_reg_n_0_[0]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(10),
      Q => p_1_in(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(11),
      Q => p_1_in(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(12),
      Q => p_1_in(4),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(13),
      Q => p_1_in(5),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(14),
      Q => p_1_in(6),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(15),
      Q => p_1_in(7),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(16),
      Q => p_1_in(8),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(17),
      Q => p_1_in(9),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(18),
      Q => p_1_in(10),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(19),
      Q => p_1_in(11),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(1),
      Q => \img_vld_out_reg_n_0_[1]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(20),
      Q => p_1_in(12),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(21),
      Q => p_1_in(13),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(22),
      Q => p_1_in(14),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(23),
      Q => p_1_in(15),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(24),
      Q => vc_num(2),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(25),
      Q => vc_num(3),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(2),
      Q => \img_vld_out_reg_n_0_[2]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(3),
      Q => \img_vld_out_reg_n_0_[3]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(4),
      Q => \img_vld_out_reg_n_0_[4]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(5),
      Q => \img_vld_out_reg_n_0_[5]\,
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(6),
      Q => vc_num(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(7),
      Q => vc_num(1),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(8),
      Q => p_1_in(0),
      R => \^core_config_reg[1]_0\(0)
    );
\img_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(9),
      Q => p_1_in(1),
      R => \^core_config_reg[1]_0\(0)
    );
img_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => img_vld_i,
      Q => img_vld,
      R => \^core_config_reg[1]_0\(0)
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => ier(18),
      I1 => interrupt_1(34),
      I2 => interrupt_INST_0_i_6_n_0,
      I3 => interrupt_INST_0_i_7_n_0,
      I4 => interrupt_INST_0_i_8_n_0,
      I5 => interrupt_INST_0_i_9_n_0,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => ier(21),
      I1 => incorrect_lanes,
      I2 => interrupt_0(14),
      I3 => \^q\(0),
      I4 => ier(20),
      I5 => interrupt_1(35),
      O => interrupt_INST_0_i_16_n_0
    );
interrupt_INST_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => ier(8),
      I1 => p_0_in8_in,
      I2 => interrupt_0(7),
      I3 => \^q\(0),
      I4 => ier(7),
      I5 => interrupt_1(6),
      O => interrupt_INST_0_i_17_n_0
    );
interrupt_INST_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ier(2),
      I1 => interrupt_1(2),
      I2 => interrupt_1(0),
      I3 => ier(0),
      I4 => interrupt_1(1),
      I5 => ier(1),
      O => interrupt_INST_0_i_19_n_0
    );
interrupt_INST_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => ier(6),
      I1 => p_0_in34_in,
      I2 => interrupt_0(1),
      I3 => \^q\(0),
      I4 => ier(5),
      I5 => interrupt_1(5),
      O => interrupt_INST_0_i_20_n_0
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => ier(31),
      I1 => isr_55,
      I2 => interrupt_0(16),
      I3 => \^q\(0),
      I4 => ier(22),
      I5 => interrupt_1(36),
      O => interrupt_INST_0_i_4_n_0
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => ier(13),
      I1 => p_0_in5_in,
      I2 => interrupt_0(10),
      I3 => \^q\(0),
      I4 => ier(12),
      I5 => interrupt_1(29),
      O => interrupt_INST_0_i_6_n_0
    );
interrupt_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ier(11),
      I1 => interrupt_1(28),
      I2 => ier(10),
      I3 => interrupt_1(27),
      O => interrupt_INST_0_i_7_n_0
    );
interrupt_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ier(17),
      I1 => interrupt_1(33),
      I2 => ier(16),
      I3 => interrupt_1(32),
      O => interrupt_INST_0_i_8_n_0
    );
interrupt_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ier(15),
      I1 => interrupt_1(31),
      I2 => ier(14),
      I3 => interrupt_1(30),
      O => interrupt_INST_0_i_9_n_0
    );
\isr_i[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wr2_isr1\,
      O => E(0)
    );
\isr_i[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \^wr2_isr1\,
      I2 => incorrect_lanes,
      I3 => interrupt_0(14),
      O => D(1)
    );
\isr_i[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_aresetn,
      O => \^core_config_reg[1]_0\(0)
    );
\isr_i[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^wr2_isr1\,
      I1 => \^wr2_isr2\,
      O => E(1)
    );
\isr_i[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => \core_config[1]_i_2_n_0\,
      O => \^wr2_isr1\
    );
\isr_i[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \gie[0]_i_2_n_0\,
      O => \^wr2_isr2\
    );
pktnppi_fifo_rst_ack_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^pktnppi_fifo_rst_reg_0\,
      Q => pktnppi_fifo_rst_ack_i,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_ack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst_ack_i,
      Q => pktnppi_fifo_rst_ack,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \core_config_reg_n_0_[0]\,
      O => pktnppi_fifo_rst0
    );
pktnppi_fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst0,
      Q => \^pktnppi_fifo_rst_reg_0\,
      R => \^ss\(0)
    );
ppi_dis_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pktnppi_fifo_rst_ack,
      I1 => pkt_dis_done,
      O => ppi_dis_done_i_1_n_0
    );
ppi_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ppi_dis_done_i_1_n_0,
      Q => pkt_dis_done,
      R => spkt_fifo_dis_done
    );
\prot_config[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \gie[0]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => \core_config[1]_i_2_n_0\,
      I5 => incorrect_lanes,
      O => \prot_config[1]_i_1_n_0\
    );
\prot_config_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \prot_config[1]_i_1_n_0\,
      Q => incorrect_lanes,
      R => \^ss\(0)
    );
\rd_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => rd_req,
      I1 => reset_released,
      I2 => wr_req,
      I3 => s_axi_arvalid,
      O => p_17_in
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_17_in,
      D => s_axi_araddr(0),
      Q => sel0(0),
      R => \^ss\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_17_in,
      D => s_axi_araddr(1),
      Q => sel0(1),
      R => \^ss\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_17_in,
      D => s_axi_araddr(2),
      Q => sel0(2),
      R => \^ss\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_17_in,
      D => s_axi_araddr(3),
      Q => sel0(3),
      R => \^ss\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_17_in,
      D => s_axi_araddr(4),
      Q => sel0(4),
      R => \^ss\(0)
    );
\rd_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_17_in,
      D => s_axi_araddr(5),
      Q => sel0(5),
      R => \^ss\(0)
    );
rd_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777700F00000"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_0\,
      I1 => s_axi_rready,
      I2 => s_axi_arvalid,
      I3 => wr_req,
      I4 => reset_released,
      I5 => rd_req,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => \^ss\(0)
    );
reset_released_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => reset_released,
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => rd_req,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => rd_req,
      I2 => wr_req,
      I3 => reset_released,
      O => s_axi_awready
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^ss\(0)
    );
s_axi_bvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => wr_req,
      I2 => \^s_axi_bvalid_reg_0\,
      I3 => s_axi_bready,
      O => s_axi_bvalid_i_2_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_2_n_0,
      Q => \^s_axi_bvalid_reg_0\,
      R => \^ss\(0)
    );
\s_axi_rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc14_reg_n_0_[0]\,
      I4 => \img_info2_vc15_reg_n_0_[0]\,
      I5 => \s_axi_rdata[0]_i_21_n_0\,
      O => \s_axi_rdata[0]_i_10_n_0\
    );
\s_axi_rdata[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => ier(0),
      I1 => img_info1_vc9(0),
      I2 => \img_info2_vc9_reg_n_0_[0]\,
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[0]_i_11_n_0\
    );
\s_axi_rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => interrupt_1(0),
      I1 => \img_info2_vc8_reg_n_0_[0]\,
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => \gie_reg_n_0_[0]\,
      I5 => img_info1_vc8(0),
      O => \s_axi_rdata[0]_i_12_n_0\
    );
\s_axi_rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc5(0),
      I1 => \img_info2_vc5_reg_n_0_[0]\,
      I2 => \s_axi_rdata[0]_i_22_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[0]_i_13_n_0\
    );
\s_axi_rdata[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \s_axi_rdata[0]_i_14_n_0\
    );
\s_axi_rdata[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(5),
      O => \s_axi_rdata[0]_i_15_n_0\
    );
\s_axi_rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F00000EEEE"
    )
        port map (
      I0 => disable_in_progress_d1_i_2_n_0,
      I1 => \s_axi_rdata[0]_i_23_n_0\,
      I2 => img_info1_vc6(0),
      I3 => \img_info2_vc6_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[0]_i_16_n_0\
    );
\s_axi_rdata[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc1(0),
      I1 => img_info1_vc0(0),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[0]_i_18_n_0\
    );
\s_axi_rdata[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc3(0),
      I1 => img_info1_vc2(0),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[0]_i_19_n_0\
    );
\s_axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_7_n_0\,
      I1 => \s_axi_rdata[0]_i_8_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => \s_axi_rdata[0]_i_9_n_0\,
      I5 => \s_axi_rdata[0]_i_10_n_0\,
      O => \s_axi_rdata[0]_i_2_n_0\
    );
\s_axi_rdata[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C00000"
    )
        port map (
      I0 => \img_info2_vc13_reg_n_0_[0]\,
      I1 => img_info1_vc13(0),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[0]_i_20_n_0\
    );
\s_axi_rdata[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc15(0),
      I1 => img_info1_vc14(0),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[0]_i_21_n_0\
    );
\s_axi_rdata[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_25_in(0),
      I1 => \img_info2_vc4_reg_n_0_[0]\,
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => \core_config_reg_n_0_[0]\,
      I5 => img_info1_vc4(0),
      O => \s_axi_rdata[0]_i_22_n_0\
    );
\s_axi_rdata[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => soft_rst_d1,
      I1 => \^q\(0),
      I2 => \core_config_reg_n_0_[0]\,
      I3 => core_en_d1,
      O => \s_axi_rdata[0]_i_23_n_0\
    );
\s_axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7B3C480"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[0]_i_11_n_0\,
      I3 => \s_axi_rdata[0]_i_12_n_0\,
      I4 => \s_axi_rdata[0]_i_13_n_0\,
      I5 => sel0(2),
      O => \s_axi_rdata[0]_i_3_n_0\
    );
\s_axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A820288088000"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_4_n_0\,
      I1 => \s_axi_rdata[0]_i_14_n_0\,
      I2 => \s_axi_rdata[0]_i_15_n_0\,
      I3 => \s_axi_rdata[0]_i_16_n_0\,
      I4 => \img_info2_vc7_reg_n_0_[0]\,
      I5 => img_info1_vc7(0),
      O => \s_axi_rdata[0]_i_4_n_0\
    );
\s_axi_rdata[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      O => \s_axi_rdata[0]_i_6_n_0\
    );
\s_axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc0_reg_n_0_[0]\,
      I4 => \img_info2_vc1_reg_n_0_[0]\,
      I5 => \s_axi_rdata[0]_i_18_n_0\,
      O => \s_axi_rdata[0]_i_7_n_0\
    );
\s_axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc2_reg_n_0_[0]\,
      I4 => \img_info2_vc3_reg_n_0_[0]\,
      I5 => \s_axi_rdata[0]_i_19_n_0\,
      O => \s_axi_rdata[0]_i_8_n_0\
    );
\s_axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A080200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc12(0),
      I4 => \img_info2_vc12_reg_n_0_[0]\,
      I5 => \s_axi_rdata[0]_i_20_n_0\,
      O => \s_axi_rdata[0]_i_9_n_0\
    );
\s_axi_rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(10),
      I1 => img_info1_vc13(10),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[10]_i_10_n_0\
    );
\s_axi_rdata[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc9(10),
      I1 => img_info1_vc8(10),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[10]_i_11_n_0\
    );
\s_axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[15]_i_7_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc14(10),
      I4 => img_info1_vc15(10),
      I5 => \s_axi_rdata[10]_i_8_n_0\,
      O => \s_axi_rdata[10]_i_3_n_0\
    );
\s_axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_10_n_0\,
      I1 => img_info1_vc5(10),
      I2 => \s_axi_rdata[15]_i_11_n_0\,
      I3 => img_info1_vc4(10),
      I4 => sel0(3),
      I5 => \s_axi_rdata[10]_i_9_n_0\,
      O => \s_axi_rdata[10]_i_4_n_0\
    );
\s_axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(10),
      I4 => img_info1_vc1(10),
      I5 => \s_axi_rdata[10]_i_10_n_0\,
      O => \s_axi_rdata[10]_i_5_n_0\
    );
\s_axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(10),
      I1 => img_info1_vc7(10),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[10]_i_7_n_0\
    );
\s_axi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0000000C0"
    )
        port map (
      I0 => img_info1_vc3(10),
      I1 => img_info1_vc2(10),
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(5),
      I5 => sel0(1),
      O => \s_axi_rdata[10]_i_8_n_0\
    );
\s_axi_rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_11_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => ier(10),
      I5 => interrupt_1(27),
      O => \s_axi_rdata[10]_i_9_n_0\
    );
\s_axi_rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(11),
      I1 => img_info1_vc13(11),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[11]_i_10_n_0\
    );
\s_axi_rdata[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc9(11),
      I1 => img_info1_vc8(11),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[11]_i_12_n_0\
    );
\s_axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[15]_i_7_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc14(11),
      I4 => img_info1_vc15(11),
      I5 => \s_axi_rdata[11]_i_8_n_0\,
      O => \s_axi_rdata[11]_i_3_n_0\
    );
\s_axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_10_n_0\,
      I1 => img_info1_vc5(11),
      I2 => \s_axi_rdata[15]_i_11_n_0\,
      I3 => img_info1_vc4(11),
      I4 => sel0(3),
      I5 => \s_axi_rdata[11]_i_9_n_0\,
      O => \s_axi_rdata[11]_i_4_n_0\
    );
\s_axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(11),
      I4 => img_info1_vc1(11),
      I5 => \s_axi_rdata[11]_i_10_n_0\,
      O => \s_axi_rdata[11]_i_5_n_0\
    );
\s_axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(11),
      I1 => img_info1_vc7(11),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[11]_i_7_n_0\
    );
\s_axi_rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0000000C0"
    )
        port map (
      I0 => img_info1_vc3(11),
      I1 => img_info1_vc2(11),
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(5),
      I5 => sel0(1),
      O => \s_axi_rdata[11]_i_8_n_0\
    );
\s_axi_rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_12_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => ier(11),
      I5 => interrupt_1(28),
      O => \s_axi_rdata[11]_i_9_n_0\
    );
\s_axi_rdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(12),
      I1 => img_info1_vc13(12),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[12]_i_10_n_0\
    );
\s_axi_rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => img_info1_vc15(12),
      I1 => img_info1_vc14(12),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \s_axi_rdata[12]_i_11_n_0\
    );
\s_axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_9_n_0\,
      I1 => img_info1_vc9(12),
      I2 => img_info1_vc8(12),
      I3 => \s_axi_rdata[15]_i_7_n_0\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[12]_i_3_n_0\
    );
\s_axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc4(12),
      I1 => img_info1_vc5(12),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[12]_i_4_n_0\
    );
\s_axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(12),
      I4 => img_info1_vc1(12),
      I5 => \s_axi_rdata[12]_i_10_n_0\,
      O => \s_axi_rdata[12]_i_5_n_0\
    );
\s_axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_12_n_0\,
      I1 => img_info1_vc3(12),
      I2 => \s_axi_rdata[13]_i_13_n_0\,
      I3 => img_info1_vc2(12),
      I4 => \s_axi_rdata[25]_i_3_n_0\,
      I5 => \s_axi_rdata[12]_i_11_n_0\,
      O => \s_axi_rdata[12]_i_6_n_0\
    );
\s_axi_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(12),
      I1 => img_info1_vc7(12),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[12]_i_8_n_0\
    );
\s_axi_rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => interrupt_0(9),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[23]_i_5_n_0\,
      I4 => ier(12),
      I5 => \s_axi_rdata[13]_i_16_n_0\,
      O => \s_axi_rdata[12]_i_9_n_0\
    );
\s_axi_rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => interrupt_0(10),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[23]_i_5_n_0\,
      I4 => ier(13),
      I5 => \s_axi_rdata[13]_i_16_n_0\,
      O => \s_axi_rdata[13]_i_10_n_0\
    );
\s_axi_rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(13),
      I1 => img_info1_vc13(13),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[13]_i_11_n_0\
    );
\s_axi_rdata[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(2),
      O => \s_axi_rdata[13]_i_12_n_0\
    );
\s_axi_rdata[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => sel0(1),
      O => \s_axi_rdata[13]_i_13_n_0\
    );
\s_axi_rdata[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => img_info1_vc15(13),
      I1 => img_info1_vc14(13),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \s_axi_rdata[13]_i_14_n_0\
    );
\s_axi_rdata[13]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[13]_i_15_n_0\
    );
\s_axi_rdata[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \s_axi_rdata[13]_i_16_n_0\
    );
\s_axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_10_n_0\,
      I1 => img_info1_vc9(13),
      I2 => img_info1_vc8(13),
      I3 => \s_axi_rdata[15]_i_7_n_0\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[13]_i_3_n_0\
    );
\s_axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc4(13),
      I1 => img_info1_vc5(13),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[13]_i_4_n_0\
    );
\s_axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(13),
      I4 => img_info1_vc1(13),
      I5 => \s_axi_rdata[13]_i_11_n_0\,
      O => \s_axi_rdata[13]_i_5_n_0\
    );
\s_axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_12_n_0\,
      I1 => img_info1_vc3(13),
      I2 => \s_axi_rdata[13]_i_13_n_0\,
      I3 => img_info1_vc2(13),
      I4 => \s_axi_rdata[25]_i_3_n_0\,
      I5 => \s_axi_rdata[13]_i_14_n_0\,
      O => \s_axi_rdata[13]_i_6_n_0\
    );
\s_axi_rdata[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => sel0(3),
      O => \s_axi_rdata[13]_i_8_n_0\
    );
\s_axi_rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(13),
      I1 => img_info1_vc7(13),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[13]_i_9_n_0\
    );
\s_axi_rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(14),
      I1 => img_info1_vc13(14),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[14]_i_10_n_0\
    );
\s_axi_rdata[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc9(14),
      I1 => img_info1_vc8(14),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[14]_i_11_n_0\
    );
\s_axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[15]_i_7_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc14(14),
      I4 => img_info1_vc15(14),
      I5 => \s_axi_rdata[14]_i_8_n_0\,
      O => \s_axi_rdata[14]_i_3_n_0\
    );
\s_axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_10_n_0\,
      I1 => img_info1_vc5(14),
      I2 => \s_axi_rdata[15]_i_11_n_0\,
      I3 => img_info1_vc4(14),
      I4 => sel0(3),
      I5 => \s_axi_rdata[14]_i_9_n_0\,
      O => \s_axi_rdata[14]_i_4_n_0\
    );
\s_axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(14),
      I4 => img_info1_vc1(14),
      I5 => \s_axi_rdata[14]_i_10_n_0\,
      O => \s_axi_rdata[14]_i_5_n_0\
    );
\s_axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(14),
      I1 => img_info1_vc7(14),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[14]_i_7_n_0\
    );
\s_axi_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0000000C0"
    )
        port map (
      I0 => img_info1_vc3(14),
      I1 => img_info1_vc2(14),
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(5),
      I5 => sel0(1),
      O => \s_axi_rdata[14]_i_8_n_0\
    );
\s_axi_rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_11_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => ier(14),
      I5 => interrupt_1(30),
      O => \s_axi_rdata[14]_i_9_n_0\
    );
\s_axi_rdata[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(3),
      O => \s_axi_rdata[15]_i_10_n_0\
    );
\s_axi_rdata[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \s_axi_rdata[15]_i_11_n_0\
    );
\s_axi_rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_15_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => ier(15),
      I5 => interrupt_1(31),
      O => \s_axi_rdata[15]_i_12_n_0\
    );
\s_axi_rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(15),
      I1 => img_info1_vc13(15),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[15]_i_13_n_0\
    );
\s_axi_rdata[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc9(15),
      I1 => img_info1_vc8(15),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[15]_i_15_n_0\
    );
\s_axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[15]_i_7_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc14(15),
      I4 => img_info1_vc15(15),
      I5 => \s_axi_rdata[15]_i_9_n_0\,
      O => \s_axi_rdata[15]_i_3_n_0\
    );
\s_axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_10_n_0\,
      I1 => img_info1_vc5(15),
      I2 => \s_axi_rdata[15]_i_11_n_0\,
      I3 => img_info1_vc4(15),
      I4 => sel0(3),
      I5 => \s_axi_rdata[15]_i_12_n_0\,
      O => \s_axi_rdata[15]_i_4_n_0\
    );
\s_axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(15),
      I4 => img_info1_vc1(15),
      I5 => \s_axi_rdata[15]_i_13_n_0\,
      O => \s_axi_rdata[15]_i_5_n_0\
    );
\s_axi_rdata[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      O => \s_axi_rdata[15]_i_7_n_0\
    );
\s_axi_rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(15),
      I1 => img_info1_vc7(15),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[15]_i_8_n_0\
    );
\s_axi_rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0000000C0"
    )
        port map (
      I0 => img_info1_vc3(15),
      I1 => img_info1_vc2(15),
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(5),
      I5 => sel0(1),
      O => \s_axi_rdata[15]_i_9_n_0\
    );
\s_axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(16),
      I1 => img_info1_vc1(16),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[16]_i_2_n_0\
    );
\s_axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(16),
      I1 => img_info1_vc0(16),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[16]_i_3_n_0\
    );
\s_axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000800080"
    )
        port map (
      I0 => interrupt_1(32),
      I1 => sel0(3),
      I2 => \s_axi_rdata[23]_i_5_n_0\,
      I3 => sel0(2),
      I4 => ier(16),
      I5 => \s_axi_rdata[29]_i_4_n_0\,
      O => \s_axi_rdata[16]_i_4_n_0\
    );
\s_axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(17),
      I1 => img_info1_vc1(17),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[17]_i_2_n_0\
    );
\s_axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(17),
      I1 => img_info1_vc0(17),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[17]_i_3_n_0\
    );
\s_axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000800080"
    )
        port map (
      I0 => interrupt_1(33),
      I1 => sel0(3),
      I2 => \s_axi_rdata[23]_i_5_n_0\,
      I3 => sel0(2),
      I4 => ier(17),
      I5 => \s_axi_rdata[29]_i_4_n_0\,
      O => \s_axi_rdata[17]_i_4_n_0\
    );
\s_axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(18),
      I1 => img_info1_vc1(18),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[18]_i_2_n_0\
    );
\s_axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(18),
      I1 => img_info1_vc0(18),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[18]_i_3_n_0\
    );
\s_axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => \s_axi_rdata_reg[20]_0\(0),
      I1 => interrupt_0(11),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[30]_i_5_n_0\,
      I4 => ier(18),
      I5 => \s_axi_rdata[29]_i_4_n_0\,
      O => \s_axi_rdata[18]_i_4_n_0\
    );
\s_axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(19),
      I1 => img_info1_vc1(19),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[19]_i_2_n_0\
    );
\s_axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(19),
      I1 => img_info1_vc0(19),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[19]_i_3_n_0\
    );
\s_axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc7(1),
      I1 => \img_info2_vc7_reg_n_0_[1]\,
      I2 => \s_axi_rdata[1]_i_18_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[1]_i_10_n_0\
    );
\s_axi_rdata[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACC00"
    )
        port map (
      I0 => img_info1_vc11(1),
      I1 => data9(1),
      I2 => \img_info2_vc11_reg_n_0_[1]\,
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[1]_i_12_n_0\
    );
\s_axi_rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc0_reg_n_0_[1]\,
      I4 => \img_info2_vc1_reg_n_0_[1]\,
      I5 => \s_axi_rdata[1]_i_19_n_0\,
      O => \s_axi_rdata[1]_i_13_n_0\
    );
\s_axi_rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc2_reg_n_0_[1]\,
      I4 => \img_info2_vc3_reg_n_0_[1]\,
      I5 => \s_axi_rdata[1]_i_20_n_0\,
      O => \s_axi_rdata[1]_i_14_n_0\
    );
\s_axi_rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A080200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc12(1),
      I4 => \img_info2_vc12_reg_n_0_[1]\,
      I5 => \s_axi_rdata[1]_i_21_n_0\,
      O => \s_axi_rdata[1]_i_15_n_0\
    );
\s_axi_rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc14_reg_n_0_[1]\,
      I4 => \img_info2_vc15_reg_n_0_[1]\,
      I5 => \s_axi_rdata[1]_i_22_n_0\,
      O => \s_axi_rdata[1]_i_16_n_0\
    );
\s_axi_rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_25_in(1),
      I1 => \img_info2_vc4_reg_n_0_[1]\,
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => \^q\(0),
      I5 => img_info1_vc4(1),
      O => \s_axi_rdata[1]_i_17_n_0\
    );
\s_axi_rdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F000004444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_reg[20]_0\(0),
      I2 => img_info1_vc6(1),
      I3 => \img_info2_vc6_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[1]_i_18_n_0\
    );
\s_axi_rdata[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc1(1),
      I1 => img_info1_vc0(1),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[1]_i_19_n_0\
    );
\s_axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A820288088000"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_6_n_0\,
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => \img_info2_vc9_reg_n_0_[1]\,
      I4 => img_info1_vc9(1),
      I5 => ier(1),
      O => \s_axi_rdata[1]_i_2_n_0\
    );
\s_axi_rdata[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc3(1),
      I1 => img_info1_vc2(1),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[1]_i_20_n_0\
    );
\s_axi_rdata[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C00000"
    )
        port map (
      I0 => \img_info2_vc13_reg_n_0_[1]\,
      I1 => img_info1_vc13(1),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[1]_i_21_n_0\
    );
\s_axi_rdata[1]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc15(1),
      I1 => img_info1_vc14(1),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[1]_i_22_n_0\
    );
\s_axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_7_n_0\,
      I1 => \img_info2_vc8_reg_n_0_[1]\,
      I2 => \s_axi_rdata[1]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \s_axi_rdata[1]_i_9_n_0\,
      O => \s_axi_rdata[1]_i_3_n_0\
    );
\s_axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_13_n_0\,
      I1 => \s_axi_rdata[1]_i_14_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => \s_axi_rdata[1]_i_15_n_0\,
      I5 => \s_axi_rdata[1]_i_16_n_0\,
      O => \s_axi_rdata[1]_i_5_n_0\
    );
\s_axi_rdata[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[1]_i_6_n_0\
    );
\s_axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0EFF000000"
    )
        port map (
      I0 => p_0_in39_in,
      I1 => interrupt_0(0),
      I2 => \^q\(0),
      I3 => img_info1_vc8(1),
      I4 => sel0(5),
      I5 => sel0(0),
      O => \s_axi_rdata[1]_i_7_n_0\
    );
\s_axi_rdata[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      O => \s_axi_rdata[1]_i_8_n_0\
    );
\s_axi_rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc5(1),
      I1 => \img_info2_vc5_reg_n_0_[1]\,
      I2 => \s_axi_rdata[1]_i_17_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[1]_i_9_n_0\
    );
\s_axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(20),
      I1 => img_info1_vc1(20),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[20]_i_2_n_0\
    );
\s_axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(20),
      I1 => img_info1_vc0(20),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[20]_i_3_n_0\
    );
\s_axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => \s_axi_rdata_reg[20]_0\(1),
      I1 => interrupt_0(13),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[30]_i_5_n_0\,
      I4 => ier(20),
      I5 => \s_axi_rdata[29]_i_4_n_0\,
      O => \s_axi_rdata[20]_i_4_n_0\
    );
\s_axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(21),
      I1 => img_info1_vc1(21),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[21]_i_2_n_0\
    );
\s_axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(21),
      I1 => img_info1_vc0(21),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[21]_i_3_n_0\
    );
\s_axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => incorrect_lanes,
      I1 => interrupt_0(14),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[30]_i_5_n_0\,
      I4 => ier(21),
      I5 => \s_axi_rdata[29]_i_4_n_0\,
      O => \s_axi_rdata[21]_i_4_n_0\
    );
\s_axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(22),
      I1 => img_info1_vc1(22),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[22]_i_2_n_0\
    );
\s_axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(22),
      I1 => img_info1_vc0(22),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[22]_i_3_n_0\
    );
\s_axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => dest_pulse,
      I1 => interrupt_0(15),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[30]_i_5_n_0\,
      I4 => ier(22),
      I5 => \s_axi_rdata[29]_i_4_n_0\,
      O => \s_axi_rdata[22]_i_4_n_0\
    );
\s_axi_rdata[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => sel0(3),
      O => \s_axi_rdata[22]_i_7_n_0\
    );
\s_axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0C000000000"
    )
        port map (
      I0 => img_info1_vc2(23),
      I1 => img_info1_vc0(23),
      I2 => \s_axi_rdata[25]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \s_axi_rdata[23]_i_6_n_0\,
      I5 => sel0(4),
      O => \s_axi_rdata[23]_i_2_n_0\
    );
\s_axi_rdata[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \s_axi_rdata[23]_i_5_n_0\
    );
\s_axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(23),
      I1 => img_info1_vc1(23),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[23]_i_6_n_0\
    );
\s_axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0C000000000"
    )
        port map (
      I0 => img_info1_vc2(24),
      I1 => img_info1_vc0(24),
      I2 => \s_axi_rdata[25]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \s_axi_rdata[24]_i_3_n_0\,
      I5 => sel0(4),
      O => \s_axi_rdata[24]_i_2_n_0\
    );
\s_axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(24),
      I1 => img_info1_vc1(24),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[24]_i_3_n_0\
    );
\s_axi_rdata[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(4),
      O => \s_axi_rdata[25]_i_2_n_0\
    );
\s_axi_rdata[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => sel0(1),
      O => \s_axi_rdata[25]_i_3_n_0\
    );
\s_axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0C000000000"
    )
        port map (
      I0 => img_info1_vc2(25),
      I1 => img_info1_vc0(25),
      I2 => \s_axi_rdata[25]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \s_axi_rdata[25]_i_5_n_0\,
      I5 => sel0(4),
      O => \s_axi_rdata[25]_i_4_n_0\
    );
\s_axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(25),
      I1 => img_info1_vc1(25),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[25]_i_5_n_0\
    );
\s_axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEF000EEEE0000"
    )
        port map (
      I0 => \s_axi_rdata[26]_i_2_n_0\,
      I1 => \s_axi_rdata[26]_i_3_n_0\,
      I2 => lp_count_all(10),
      I3 => \s_axi_rdata[28]_i_4_n_0\,
      I4 => sel0(4),
      I5 => sel0(2),
      O => \s_axi_rdata[26]_i_1_n_0\
    );
\s_axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(26),
      I1 => img_info1_vc1(26),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[26]_i_2_n_0\
    );
\s_axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(26),
      I1 => img_info1_vc0(26),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[26]_i_3_n_0\
    );
\s_axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEF000EEEE0000"
    )
        port map (
      I0 => \s_axi_rdata[27]_i_2_n_0\,
      I1 => \s_axi_rdata[27]_i_3_n_0\,
      I2 => lp_count_all(11),
      I3 => \s_axi_rdata[28]_i_4_n_0\,
      I4 => sel0(4),
      I5 => sel0(2),
      O => \s_axi_rdata[27]_i_1_n_0\
    );
\s_axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(27),
      I1 => img_info1_vc1(27),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[27]_i_2_n_0\
    );
\s_axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(27),
      I1 => img_info1_vc0(27),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[27]_i_3_n_0\
    );
\s_axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEF000EEEE0000"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_2_n_0\,
      I1 => \s_axi_rdata[28]_i_3_n_0\,
      I2 => lp_count_all(12),
      I3 => \s_axi_rdata[28]_i_4_n_0\,
      I4 => sel0(4),
      I5 => sel0(2),
      O => \s_axi_rdata[28]_i_1_n_0\
    );
\s_axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(28),
      I1 => img_info1_vc1(28),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[28]_i_2_n_0\
    );
\s_axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(28),
      I1 => img_info1_vc0(28),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[28]_i_3_n_0\
    );
\s_axi_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      I2 => \^q\(0),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[28]_i_4_n_0\
    );
\s_axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_2_n_0\,
      I1 => lp_count_all(13),
      I2 => sel0(4),
      I3 => ier(29),
      I4 => \s_axi_rdata[29]_i_4_n_0\,
      I5 => \s_axi_rdata[29]_i_5_n_0\,
      O => \s_axi_rdata[29]_i_1_n_0\
    );
\s_axi_rdata[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_38_n_13\,
      I1 => \s_axi_rdata_reg[29]_i_39_n_13\,
      O => \s_axi_rdata[29]_i_10_n_0\
    );
\s_axi_rdata[29]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      O => \s_axi_rdata[29]_i_100_n_0\
    );
\s_axi_rdata[29]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      O => \s_axi_rdata[29]_i_101_n_0\
    );
\s_axi_rdata[29]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_38_n_14\,
      I1 => \s_axi_rdata_reg[29]_i_39_n_14\,
      O => \s_axi_rdata[29]_i_11_n_0\
    );
\s_axi_rdata[29]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_38_n_15\,
      I1 => \s_axi_rdata_reg[29]_i_39_n_15\,
      O => \s_axi_rdata[29]_i_12_n_0\
    );
\s_axi_rdata[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_8\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_8\,
      O => \s_axi_rdata[29]_i_13_n_0\
    );
\s_axi_rdata[29]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_39_n_9\,
      I1 => \s_axi_rdata_reg[29]_i_38_n_9\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_8\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_8\,
      O => \s_axi_rdata[29]_i_14_n_0\
    );
\s_axi_rdata[29]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_39_n_10\,
      I1 => \s_axi_rdata_reg[29]_i_38_n_10\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_9\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_9\,
      O => \s_axi_rdata[29]_i_15_n_0\
    );
\s_axi_rdata[29]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_39_n_11\,
      I1 => \s_axi_rdata_reg[29]_i_38_n_11\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_10\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_10\,
      O => \s_axi_rdata[29]_i_16_n_0\
    );
\s_axi_rdata[29]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_39_n_12\,
      I1 => \s_axi_rdata_reg[29]_i_38_n_12\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_11\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_11\,
      O => \s_axi_rdata[29]_i_17_n_0\
    );
\s_axi_rdata[29]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_39_n_13\,
      I1 => \s_axi_rdata_reg[29]_i_38_n_13\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_12\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_12\,
      O => \s_axi_rdata[29]_i_18_n_0\
    );
\s_axi_rdata[29]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_39_n_14\,
      I1 => \s_axi_rdata_reg[29]_i_38_n_14\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_13\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_13\,
      O => \s_axi_rdata[29]_i_19_n_0\
    );
\s_axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => \^q\(0),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \s_axi_rdata[25]_i_2_n_0\,
      O => \s_axi_rdata[29]_i_2_n_0\
    );
\s_axi_rdata[29]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_39_n_15\,
      I1 => \s_axi_rdata_reg[29]_i_38_n_15\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_14\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_14\,
      O => \s_axi_rdata[29]_i_20_n_0\
    );
\s_axi_rdata[29]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_8\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_8\,
      I2 => \s_axi_rdata_reg[29]_i_38_n_15\,
      I3 => \s_axi_rdata_reg[29]_i_39_n_15\,
      O => \s_axi_rdata[29]_i_21_n_0\
    );
\s_axi_rdata[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(29),
      I1 => img_info1_vc1(29),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[29]_i_22_n_0\
    );
\s_axi_rdata[29]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_9\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_9\,
      O => \s_axi_rdata[29]_i_23_n_0\
    );
\s_axi_rdata[29]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_10\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_10\,
      O => \s_axi_rdata[29]_i_24_n_0\
    );
\s_axi_rdata[29]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_11\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_11\,
      O => \s_axi_rdata[29]_i_25_n_0\
    );
\s_axi_rdata[29]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_12\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_12\,
      O => \s_axi_rdata[29]_i_26_n_0\
    );
\s_axi_rdata[29]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_13\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_13\,
      O => \s_axi_rdata[29]_i_27_n_0\
    );
\s_axi_rdata[29]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_14\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_14\,
      O => \s_axi_rdata[29]_i_28_n_0\
    );
\s_axi_rdata[29]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_40_n_15\,
      I1 => \s_axi_rdata_reg[29]_i_41_n_15\,
      O => \s_axi_rdata[29]_i_29_n_0\
    );
\s_axi_rdata[29]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_9\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_9\,
      I2 => \s_axi_rdata_reg[29]_i_40_n_8\,
      I3 => \s_axi_rdata_reg[29]_i_41_n_8\,
      O => \s_axi_rdata[29]_i_30_n_0\
    );
\s_axi_rdata[29]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_10\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_10\,
      I2 => \s_axi_rdata_reg[29]_i_40_n_9\,
      I3 => \s_axi_rdata_reg[29]_i_41_n_9\,
      O => \s_axi_rdata[29]_i_31_n_0\
    );
\s_axi_rdata[29]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_11\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_11\,
      I2 => \s_axi_rdata_reg[29]_i_40_n_10\,
      I3 => \s_axi_rdata_reg[29]_i_41_n_10\,
      O => \s_axi_rdata[29]_i_32_n_0\
    );
\s_axi_rdata[29]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_12\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_12\,
      I2 => \s_axi_rdata_reg[29]_i_40_n_11\,
      I3 => \s_axi_rdata_reg[29]_i_41_n_11\,
      O => \s_axi_rdata[29]_i_33_n_0\
    );
\s_axi_rdata[29]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_13\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_13\,
      I2 => \s_axi_rdata_reg[29]_i_40_n_12\,
      I3 => \s_axi_rdata_reg[29]_i_41_n_12\,
      O => \s_axi_rdata[29]_i_34_n_0\
    );
\s_axi_rdata[29]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_14\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_14\,
      I2 => \s_axi_rdata_reg[29]_i_40_n_13\,
      I3 => \s_axi_rdata_reg[29]_i_41_n_13\,
      O => \s_axi_rdata[29]_i_35_n_0\
    );
\s_axi_rdata[29]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_15\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_15\,
      I2 => \s_axi_rdata_reg[29]_i_40_n_14\,
      I3 => \s_axi_rdata_reg[29]_i_41_n_14\,
      O => \s_axi_rdata[29]_i_36_n_0\
    );
\s_axi_rdata[29]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_41_n_15\,
      I1 => \s_axi_rdata_reg[29]_i_40_n_15\,
      O => \s_axi_rdata[29]_i_37_n_0\
    );
\s_axi_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      O => \s_axi_rdata[29]_i_4_n_0\
    );
\s_axi_rdata[29]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(13),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      O => \s_axi_rdata[29]_i_42_n_0\
    );
\s_axi_rdata[29]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(12),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      O => \s_axi_rdata[29]_i_43_n_0\
    );
\s_axi_rdata[29]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(11),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      O => \s_axi_rdata[29]_i_44_n_0\
    );
\s_axi_rdata[29]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(10),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      O => \s_axi_rdata[29]_i_45_n_0\
    );
\s_axi_rdata[29]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(9),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      O => \s_axi_rdata[29]_i_46_n_0\
    );
\s_axi_rdata[29]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(8),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      O => \s_axi_rdata[29]_i_47_n_0\
    );
\s_axi_rdata[29]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(7),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      O => \s_axi_rdata[29]_i_48_n_0\
    );
\s_axi_rdata[29]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(14),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(15),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15),
      O => \s_axi_rdata[29]_i_49_n_0\
    );
\s_axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0C000000000"
    )
        port map (
      I0 => img_info1_vc2(29),
      I1 => img_info1_vc0(29),
      I2 => \s_axi_rdata[25]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \s_axi_rdata[29]_i_22_n_0\,
      I5 => sel0(4),
      O => \s_axi_rdata[29]_i_5_n_0\
    );
\s_axi_rdata[29]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(13),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(14),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      O => \s_axi_rdata[29]_i_50_n_0\
    );
\s_axi_rdata[29]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(12),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(13),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      O => \s_axi_rdata[29]_i_51_n_0\
    );
\s_axi_rdata[29]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(11),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(12),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      O => \s_axi_rdata[29]_i_52_n_0\
    );
\s_axi_rdata[29]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(10),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(11),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      O => \s_axi_rdata[29]_i_53_n_0\
    );
\s_axi_rdata[29]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(9),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(10),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      O => \s_axi_rdata[29]_i_54_n_0\
    );
\s_axi_rdata[29]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(8),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(9),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      O => \s_axi_rdata[29]_i_55_n_0\
    );
\s_axi_rdata[29]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(7),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(8),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      O => \s_axi_rdata[29]_i_56_n_0\
    );
\s_axi_rdata[29]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      O => \s_axi_rdata[29]_i_57_n_0\
    );
\s_axi_rdata[29]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      O => \s_axi_rdata[29]_i_58_n_0\
    );
\s_axi_rdata[29]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      O => \s_axi_rdata[29]_i_59_n_0\
    );
\s_axi_rdata[29]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      O => \s_axi_rdata[29]_i_60_n_0\
    );
\s_axi_rdata[29]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      O => \s_axi_rdata[29]_i_61_n_0\
    );
\s_axi_rdata[29]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      O => \s_axi_rdata[29]_i_62_n_0\
    );
\s_axi_rdata[29]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      O => \s_axi_rdata[29]_i_63_n_0\
    );
\s_axi_rdata[29]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15),
      O => \s_axi_rdata[29]_i_64_n_0\
    );
\s_axi_rdata[29]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      O => \s_axi_rdata[29]_i_65_n_0\
    );
\s_axi_rdata[29]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      O => \s_axi_rdata[29]_i_66_n_0\
    );
\s_axi_rdata[29]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      O => \s_axi_rdata[29]_i_67_n_0\
    );
\s_axi_rdata[29]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      O => \s_axi_rdata[29]_i_68_n_0\
    );
\s_axi_rdata[29]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      O => \s_axi_rdata[29]_i_69_n_0\
    );
\s_axi_rdata[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_38_n_10\,
      I1 => \s_axi_rdata_reg[29]_i_39_n_10\,
      O => \s_axi_rdata[29]_i_7_n_0\
    );
\s_axi_rdata[29]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      O => \s_axi_rdata[29]_i_70_n_0\
    );
\s_axi_rdata[29]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      O => \s_axi_rdata[29]_i_71_n_0\
    );
\s_axi_rdata[29]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(6),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      O => \s_axi_rdata[29]_i_72_n_0\
    );
\s_axi_rdata[29]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(5),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      O => \s_axi_rdata[29]_i_73_n_0\
    );
\s_axi_rdata[29]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(4),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      O => \s_axi_rdata[29]_i_74_n_0\
    );
\s_axi_rdata[29]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(3),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      O => \s_axi_rdata[29]_i_75_n_0\
    );
\s_axi_rdata[29]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(2),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      O => \s_axi_rdata[29]_i_76_n_0\
    );
\s_axi_rdata[29]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      O => \s_axi_rdata[29]_i_77_n_0\
    );
\s_axi_rdata[29]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(0),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      O => \s_axi_rdata[29]_i_78_n_0\
    );
\s_axi_rdata[29]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(6),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(7),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      O => \s_axi_rdata[29]_i_79_n_0\
    );
\s_axi_rdata[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_38_n_11\,
      I1 => \s_axi_rdata_reg[29]_i_39_n_11\,
      O => \s_axi_rdata[29]_i_8_n_0\
    );
\s_axi_rdata[29]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(5),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(6),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      O => \s_axi_rdata[29]_i_80_n_0\
    );
\s_axi_rdata[29]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(4),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(5),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      O => \s_axi_rdata[29]_i_81_n_0\
    );
\s_axi_rdata[29]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(3),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(4),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      O => \s_axi_rdata[29]_i_82_n_0\
    );
\s_axi_rdata[29]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(2),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(3),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      O => \s_axi_rdata[29]_i_83_n_0\
    );
\s_axi_rdata[29]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(1),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(2),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      O => \s_axi_rdata[29]_i_84_n_0\
    );
\s_axi_rdata[29]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(0),
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(1),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      O => \s_axi_rdata[29]_i_85_n_0\
    );
\s_axi_rdata[29]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_2\(0),
      O => \s_axi_rdata[29]_i_86_n_0\
    );
\s_axi_rdata[29]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      O => \s_axi_rdata[29]_i_87_n_0\
    );
\s_axi_rdata[29]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      O => \s_axi_rdata[29]_i_88_n_0\
    );
\s_axi_rdata[29]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      O => \s_axi_rdata[29]_i_89_n_0\
    );
\s_axi_rdata[29]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_rdata_reg[29]_i_38_n_12\,
      I1 => \s_axi_rdata_reg[29]_i_39_n_12\,
      O => \s_axi_rdata[29]_i_9_n_0\
    );
\s_axi_rdata[29]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      O => \s_axi_rdata[29]_i_90_n_0\
    );
\s_axi_rdata[29]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      O => \s_axi_rdata[29]_i_91_n_0\
    );
\s_axi_rdata[29]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      O => \s_axi_rdata[29]_i_92_n_0\
    );
\s_axi_rdata[29]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      I1 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      O => \s_axi_rdata[29]_i_93_n_0\
    );
\s_axi_rdata[29]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      O => \s_axi_rdata[29]_i_94_n_0\
    );
\s_axi_rdata[29]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      O => \s_axi_rdata[29]_i_95_n_0\
    );
\s_axi_rdata[29]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      O => \s_axi_rdata[29]_i_96_n_0\
    );
\s_axi_rdata[29]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      O => \s_axi_rdata[29]_i_97_n_0\
    );
\s_axi_rdata[29]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      O => \s_axi_rdata[29]_i_98_n_0\
    );
\s_axi_rdata[29]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      O => \s_axi_rdata[29]_i_99_n_0\
    );
\s_axi_rdata[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => ier(2),
      I1 => img_info1_vc9(2),
      I2 => \img_info2_vc9_reg_n_0_[2]\,
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[2]_i_10_n_0\
    );
\s_axi_rdata[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACC00"
    )
        port map (
      I0 => img_info1_vc8(2),
      I1 => interrupt_1(2),
      I2 => \img_info2_vc8_reg_n_0_[2]\,
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[2]_i_11_n_0\
    );
\s_axi_rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A080200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc4(2),
      I4 => \img_info2_vc4_reg_n_0_[2]\,
      I5 => \s_axi_rdata[2]_i_19_n_0\,
      O => \s_axi_rdata[2]_i_12_n_0\
    );
\s_axi_rdata[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc1(2),
      I1 => img_info1_vc0(2),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[2]_i_15_n_0\
    );
\s_axi_rdata[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc3(2),
      I1 => img_info1_vc2(2),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[2]_i_16_n_0\
    );
\s_axi_rdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \LX_INFO_GEN[1].lx_info_reg[1]_1\(2),
      I1 => \img_info2_vc12_reg_n_0_[2]\,
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => \LX_INFO_GEN[0].lx_info_reg[0]_0\(2),
      I5 => img_info1_vc12(2),
      O => \s_axi_rdata[2]_i_17_n_0\
    );
\s_axi_rdata[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc15(2),
      I1 => img_info1_vc14(2),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[2]_i_18_n_0\
    );
\s_axi_rdata[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C00000"
    )
        port map (
      I0 => \img_info2_vc5_reg_n_0_[2]\,
      I1 => img_info1_vc5(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[2]_i_19_n_0\
    );
\s_axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_6_n_0\,
      I1 => \s_axi_rdata[2]_i_7_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => \s_axi_rdata[2]_i_8_n_0\,
      I5 => \s_axi_rdata[2]_i_9_n_0\,
      O => \s_axi_rdata[2]_i_2_n_0\
    );
\s_axi_rdata[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000000FC0000"
    )
        port map (
      I0 => \img_info2_vc10_reg_n_0_[2]\,
      I1 => p_0_in30_in,
      I2 => interrupt_0(3),
      I3 => \^q\(0),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[2]_i_20_n_0\
    );
\s_axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7B3C480"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[2]_i_10_n_0\,
      I3 => \s_axi_rdata[2]_i_11_n_0\,
      I4 => \s_axi_rdata[2]_i_12_n_0\,
      I5 => sel0(2),
      O => \s_axi_rdata[2]_i_3_n_0\
    );
\s_axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc0_reg_n_0_[2]\,
      I4 => \img_info2_vc1_reg_n_0_[2]\,
      I5 => \s_axi_rdata[2]_i_15_n_0\,
      O => \s_axi_rdata[2]_i_6_n_0\
    );
\s_axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc2_reg_n_0_[2]\,
      I4 => \img_info2_vc3_reg_n_0_[2]\,
      I5 => \s_axi_rdata[2]_i_16_n_0\,
      O => \s_axi_rdata[2]_i_7_n_0\
    );
\s_axi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc13(2),
      I1 => \img_info2_vc13_reg_n_0_[2]\,
      I2 => \s_axi_rdata[2]_i_17_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[2]_i_8_n_0\
    );
\s_axi_rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc14_reg_n_0_[2]\,
      I4 => \img_info2_vc15_reg_n_0_[2]\,
      I5 => \s_axi_rdata[2]_i_18_n_0\,
      O => \s_axi_rdata[2]_i_9_n_0\
    );
\s_axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => \s_axi_rdata[30]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \s_axi_rdata[30]_i_4_n_0\,
      I4 => vcx_err,
      I5 => \s_axi_rdata[30]_i_5_n_0\,
      O => \s_axi_rdata[30]_i_1_n_0\
    );
\s_axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(30),
      I1 => img_info1_vc1(30),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[30]_i_2_n_0\
    );
\s_axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => img_info1_vc2(30),
      I1 => img_info1_vc0(30),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[30]_i_3_n_0\
    );
\s_axi_rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ier(30),
      I1 => \s_axi_rdata[29]_i_4_n_0\,
      I2 => \s_axi_rdata[28]_i_4_n_0\,
      I3 => sel0(2),
      I4 => lp_count_all(14),
      O => \s_axi_rdata[30]_i_4_n_0\
    );
\s_axi_rdata[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => sel0(2),
      O => \s_axi_rdata[30]_i_5_n_0\
    );
\s_axi_rdata[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      O => \s_axi_rdata[30]_i_6_n_0\
    );
\s_axi_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_aresetn,
      O => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_0\,
      O => \s_axi_rdata[31]_i_2_n_0\
    );
\s_axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => lp_count_all(15),
      I1 => sel0(2),
      I2 => \s_axi_rdata[28]_i_4_n_0\,
      I3 => \s_axi_rdata[29]_i_4_n_0\,
      I4 => ier(31),
      I5 => \s_axi_rdata[31]_i_6_n_0\,
      O => \s_axi_rdata[31]_i_4_n_0\
    );
\s_axi_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEABAAA"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_7_n_0\,
      I1 => sel0(2),
      I2 => \s_axi_rdata[25]_i_3_n_0\,
      I3 => img_info1_vc0(31),
      I4 => img_info1_vc2(31),
      O => \s_axi_rdata[31]_i_5_n_0\
    );
\s_axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000400000"
    )
        port map (
      I0 => sel0(2),
      I1 => \s_axi_rdata[23]_i_5_n_0\,
      I2 => sel0(3),
      I3 => \^q\(0),
      I4 => interrupt_0(16),
      I5 => isr_55,
      O => \s_axi_rdata[31]_i_6_n_0\
    );
\s_axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000C0000000"
    )
        port map (
      I0 => img_info1_vc3(31),
      I1 => img_info1_vc1(31),
      I2 => sel0(1),
      I3 => \s_axi_rdata[30]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[31]_i_7_n_0\
    );
\s_axi_rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc14_reg_n_0_[3]\,
      I4 => \img_info2_vc15_reg_n_0_[3]\,
      I5 => \s_axi_rdata[3]_i_21_n_0\,
      O => \s_axi_rdata[3]_i_10_n_0\
    );
\s_axi_rdata[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => \^ier_reg[9]_0\(0),
      I1 => img_info1_vc9(3),
      I2 => \img_info2_vc9_reg_n_0_[3]\,
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[3]_i_11_n_0\
    );
\s_axi_rdata[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACC00"
    )
        port map (
      I0 => img_info1_vc8(3),
      I1 => interrupt_1(3),
      I2 => \img_info2_vc8_reg_n_0_[3]\,
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[3]_i_12_n_0\
    );
\s_axi_rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0802000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc5(3),
      I4 => \img_info2_vc5_reg_n_0_[3]\,
      I5 => \s_axi_rdata[3]_i_22_n_0\,
      O => \s_axi_rdata[3]_i_13_n_0\
    );
\s_axi_rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F000004444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_reg[20]_0\(1),
      I2 => img_info1_vc6(3),
      I3 => \img_info2_vc6_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[3]_i_14_n_0\
    );
\s_axi_rdata[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \s_axi_rdata[3]_i_15_n_0\
    );
\s_axi_rdata[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(5),
      I2 => sel0(1),
      O => \s_axi_rdata[3]_i_16_n_0\
    );
\s_axi_rdata[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc1(3),
      I1 => img_info1_vc0(3),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[3]_i_18_n_0\
    );
\s_axi_rdata[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc3(3),
      I1 => img_info1_vc2(3),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[3]_i_19_n_0\
    );
\s_axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_7_n_0\,
      I1 => \s_axi_rdata[3]_i_8_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => \s_axi_rdata[3]_i_9_n_0\,
      I5 => \s_axi_rdata[3]_i_10_n_0\,
      O => \s_axi_rdata[3]_i_2_n_0\
    );
\s_axi_rdata[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \LX_INFO_GEN[1].lx_info_reg[1]_1\(3),
      I1 => \img_info2_vc12_reg_n_0_[3]\,
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => \LX_INFO_GEN[0].lx_info_reg[0]_0\(3),
      I5 => img_info1_vc12(3),
      O => \s_axi_rdata[3]_i_20_n_0\
    );
\s_axi_rdata[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc15(3),
      I1 => img_info1_vc14(3),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[3]_i_21_n_0\
    );
\s_axi_rdata[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441404"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => img_info1_vc4(3),
      I4 => \img_info2_vc4_reg_n_0_[3]\,
      O => \s_axi_rdata[3]_i_22_n_0\
    );
\s_axi_rdata[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000000FC0000"
    )
        port map (
      I0 => \img_info2_vc10_reg_n_0_[3]\,
      I1 => p_0_in29_in,
      I2 => interrupt_0(4),
      I3 => \^q\(0),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[3]_i_23_n_0\
    );
\s_axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7B3C480"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[3]_i_11_n_0\,
      I3 => \s_axi_rdata[3]_i_12_n_0\,
      I4 => \s_axi_rdata[3]_i_13_n_0\,
      I5 => sel0(2),
      O => \s_axi_rdata[3]_i_3_n_0\
    );
\s_axi_rdata[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      O => \s_axi_rdata[3]_i_4_n_0\
    );
\s_axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc7(3),
      I1 => \img_info2_vc7_reg_n_0_[3]\,
      I2 => \s_axi_rdata[3]_i_14_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[3]_i_5_n_0\
    );
\s_axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc0_reg_n_0_[3]\,
      I4 => \img_info2_vc1_reg_n_0_[3]\,
      I5 => \s_axi_rdata[3]_i_18_n_0\,
      O => \s_axi_rdata[3]_i_7_n_0\
    );
\s_axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc2_reg_n_0_[3]\,
      I4 => \img_info2_vc3_reg_n_0_[3]\,
      I5 => \s_axi_rdata[3]_i_19_n_0\,
      O => \s_axi_rdata[3]_i_8_n_0\
    );
\s_axi_rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc13(3),
      I1 => \img_info2_vc13_reg_n_0_[3]\,
      I2 => \s_axi_rdata[3]_i_20_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[3]_i_9_n_0\
    );
\s_axi_rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A080200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc4(4),
      I4 => \img_info2_vc4_reg_n_0_[4]\,
      I5 => \s_axi_rdata[4]_i_21_n_0\,
      O => \s_axi_rdata[4]_i_10_n_0\
    );
\s_axi_rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8288808A0208000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_15_n_0\,
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => \img_info2_vc8_reg_n_0_[4]\,
      I4 => interrupt_1(4),
      I5 => img_info1_vc8(4),
      O => \s_axi_rdata[4]_i_11_n_0\
    );
\s_axi_rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A820288088000"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_6_n_0\,
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => \img_info2_vc9_reg_n_0_[4]\,
      I4 => img_info1_vc9(4),
      I5 => \^ier_reg[9]_0\(1),
      O => \s_axi_rdata[4]_i_12_n_0\
    );
\s_axi_rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000000FC0000"
    )
        port map (
      I0 => \img_info2_vc10_reg_n_0_[4]\,
      I1 => p_0_in28_in,
      I2 => interrupt_0(5),
      I3 => \^q\(0),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[4]_i_14_n_0\
    );
\s_axi_rdata[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc11_reg_n_0_[4]\,
      O => \s_axi_rdata[4]_i_15_n_0\
    );
\s_axi_rdata[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc1(4),
      I1 => img_info1_vc0(4),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[4]_i_16_n_0\
    );
\s_axi_rdata[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc3(4),
      I1 => img_info1_vc2(4),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[4]_i_17_n_0\
    );
\s_axi_rdata[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \LX_INFO_GEN[1].lx_info_reg[1]_1\(4),
      I1 => \img_info2_vc12_reg_n_0_[4]\,
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => \LX_INFO_GEN[0].lx_info_reg[0]_0\(4),
      I5 => img_info1_vc12(4),
      O => \s_axi_rdata[4]_i_18_n_0\
    );
\s_axi_rdata[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc15(4),
      I1 => img_info1_vc14(4),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[4]_i_19_n_0\
    );
\s_axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_5_n_0\,
      I1 => \s_axi_rdata[4]_i_6_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => \s_axi_rdata[4]_i_7_n_0\,
      I5 => \s_axi_rdata[4]_i_8_n_0\,
      O => \s_axi_rdata[4]_i_2_n_0\
    );
\s_axi_rdata[4]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C00000"
    )
        port map (
      I0 => \img_info2_vc7_reg_n_0_[4]\,
      I1 => img_info1_vc7(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[4]_i_20_n_0\
    );
\s_axi_rdata[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C00000"
    )
        port map (
      I0 => \img_info2_vc5_reg_n_0_[4]\,
      I1 => img_info1_vc5(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[4]_i_21_n_0\
    );
\s_axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BB33BB33BB00B8"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_9_n_0\,
      I1 => sel0(2),
      I2 => \s_axi_rdata[4]_i_10_n_0\,
      I3 => sel0(3),
      I4 => \s_axi_rdata[4]_i_11_n_0\,
      I5 => \s_axi_rdata[4]_i_12_n_0\,
      O => \s_axi_rdata[4]_i_3_n_0\
    );
\s_axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc0_reg_n_0_[4]\,
      I4 => \img_info2_vc1_reg_n_0_[4]\,
      I5 => \s_axi_rdata[4]_i_16_n_0\,
      O => \s_axi_rdata[4]_i_5_n_0\
    );
\s_axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc2_reg_n_0_[4]\,
      I4 => \img_info2_vc3_reg_n_0_[4]\,
      I5 => \s_axi_rdata[4]_i_17_n_0\,
      O => \s_axi_rdata[4]_i_6_n_0\
    );
\s_axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc13(4),
      I1 => \img_info2_vc13_reg_n_0_[4]\,
      I2 => \s_axi_rdata[4]_i_18_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[4]_i_7_n_0\
    );
\s_axi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc14_reg_n_0_[4]\,
      I4 => \img_info2_vc15_reg_n_0_[4]\,
      I5 => \s_axi_rdata[4]_i_19_n_0\,
      O => \s_axi_rdata[4]_i_8_n_0\
    );
\s_axi_rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A080200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc6(4),
      I4 => \img_info2_vc6_reg_n_0_[4]\,
      I5 => \s_axi_rdata[4]_i_20_n_0\,
      O => \s_axi_rdata[4]_i_9_n_0\
    );
\s_axi_rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A080200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc4(5),
      I4 => \img_info2_vc4_reg_n_0_[5]\,
      I5 => \s_axi_rdata[5]_i_21_n_0\,
      O => \s_axi_rdata[5]_i_10_n_0\
    );
\s_axi_rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8288808A0208000"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_15_n_0\,
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => \img_info2_vc8_reg_n_0_[5]\,
      I4 => interrupt_1(5),
      I5 => img_info1_vc8(5),
      O => \s_axi_rdata[5]_i_11_n_0\
    );
\s_axi_rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A820288088000"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_6_n_0\,
      I1 => sel0(5),
      I2 => sel0(0),
      I3 => \img_info2_vc9_reg_n_0_[5]\,
      I4 => img_info1_vc9(5),
      I5 => ier(5),
      O => \s_axi_rdata[5]_i_12_n_0\
    );
\s_axi_rdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000000FC0000"
    )
        port map (
      I0 => \img_info2_vc10_reg_n_0_[5]\,
      I1 => p_0_in27_in,
      I2 => interrupt_0(6),
      I3 => \^q\(0),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[5]_i_14_n_0\
    );
\s_axi_rdata[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc11_reg_n_0_[5]\,
      O => \s_axi_rdata[5]_i_15_n_0\
    );
\s_axi_rdata[5]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc1(5),
      I1 => img_info1_vc0(5),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[5]_i_16_n_0\
    );
\s_axi_rdata[5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => img_info1_vc3(5),
      I1 => img_info1_vc2(5),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \s_axi_rdata[5]_i_17_n_0\
    );
\s_axi_rdata[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \LX_INFO_GEN[1].lx_info_reg[1]_1\(5),
      I1 => \img_info2_vc12_reg_n_0_[5]\,
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => \LX_INFO_GEN[0].lx_info_reg[0]_0\(5),
      I5 => img_info1_vc12(5),
      O => \s_axi_rdata[5]_i_18_n_0\
    );
\s_axi_rdata[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc15(5),
      I1 => img_info1_vc14(5),
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(1),
      O => \s_axi_rdata[5]_i_19_n_0\
    );
\s_axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_5_n_0\,
      I1 => \s_axi_rdata[5]_i_6_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => \s_axi_rdata[5]_i_7_n_0\,
      I5 => \s_axi_rdata[5]_i_8_n_0\,
      O => \s_axi_rdata[5]_i_2_n_0\
    );
\s_axi_rdata[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C00000"
    )
        port map (
      I0 => \img_info2_vc7_reg_n_0_[5]\,
      I1 => img_info1_vc7(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[5]_i_20_n_0\
    );
\s_axi_rdata[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C00000"
    )
        port map (
      I0 => \img_info2_vc5_reg_n_0_[5]\,
      I1 => img_info1_vc5(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(5),
      O => \s_axi_rdata[5]_i_21_n_0\
    );
\s_axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BB33BB33BB00B8"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => sel0(2),
      I2 => \s_axi_rdata[5]_i_10_n_0\,
      I3 => sel0(3),
      I4 => \s_axi_rdata[5]_i_11_n_0\,
      I5 => \s_axi_rdata[5]_i_12_n_0\,
      O => \s_axi_rdata[5]_i_3_n_0\
    );
\s_axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc0_reg_n_0_[5]\,
      I4 => \img_info2_vc1_reg_n_0_[5]\,
      I5 => \s_axi_rdata[5]_i_16_n_0\,
      O => \s_axi_rdata[5]_i_5_n_0\
    );
\s_axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc2_reg_n_0_[5]\,
      I4 => \img_info2_vc3_reg_n_0_[5]\,
      I5 => \s_axi_rdata[5]_i_17_n_0\,
      O => \s_axi_rdata[5]_i_6_n_0\
    );
\s_axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0AAF000F000F0"
    )
        port map (
      I0 => img_info1_vc13(5),
      I1 => \img_info2_vc13_reg_n_0_[5]\,
      I2 => \s_axi_rdata[5]_i_18_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(5),
      O => \s_axi_rdata[5]_i_7_n_0\
    );
\s_axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => \img_info2_vc14_reg_n_0_[5]\,
      I4 => \img_info2_vc15_reg_n_0_[5]\,
      I5 => \s_axi_rdata[5]_i_19_n_0\,
      O => \s_axi_rdata[5]_i_8_n_0\
    );
\s_axi_rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A080200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => img_info1_vc6(5),
      I4 => \img_info2_vc6_reg_n_0_[5]\,
      I5 => \s_axi_rdata[5]_i_20_n_0\,
      O => \s_axi_rdata[5]_i_9_n_0\
    );
\s_axi_rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(6),
      I1 => img_info1_vc13(6),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[6]_i_10_n_0\
    );
\s_axi_rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => img_info1_vc15(6),
      I1 => img_info1_vc14(6),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \s_axi_rdata[6]_i_11_n_0\
    );
\s_axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_9_n_0\,
      I1 => img_info1_vc9(6),
      I2 => img_info1_vc8(6),
      I3 => \s_axi_rdata[15]_i_7_n_0\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[6]_i_3_n_0\
    );
\s_axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc4(6),
      I1 => img_info1_vc5(6),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[6]_i_4_n_0\
    );
\s_axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(6),
      I4 => img_info1_vc1(6),
      I5 => \s_axi_rdata[6]_i_10_n_0\,
      O => \s_axi_rdata[6]_i_5_n_0\
    );
\s_axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_12_n_0\,
      I1 => img_info1_vc3(6),
      I2 => \s_axi_rdata[13]_i_13_n_0\,
      I3 => img_info1_vc2(6),
      I4 => \s_axi_rdata[25]_i_3_n_0\,
      I5 => \s_axi_rdata[6]_i_11_n_0\,
      O => \s_axi_rdata[6]_i_6_n_0\
    );
\s_axi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(6),
      I1 => img_info1_vc7(6),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[6]_i_8_n_0\
    );
\s_axi_rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in34_in,
      I1 => interrupt_0(1),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[23]_i_5_n_0\,
      I4 => ier(6),
      I5 => \s_axi_rdata[13]_i_16_n_0\,
      O => \s_axi_rdata[6]_i_9_n_0\
    );
\s_axi_rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(7),
      I1 => img_info1_vc13(7),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[7]_i_10_n_0\
    );
\s_axi_rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => img_info1_vc15(7),
      I1 => img_info1_vc14(7),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \s_axi_rdata[7]_i_11_n_0\
    );
\s_axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_9_n_0\,
      I1 => img_info1_vc9(7),
      I2 => img_info1_vc8(7),
      I3 => \s_axi_rdata[15]_i_7_n_0\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[7]_i_3_n_0\
    );
\s_axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc4(7),
      I1 => img_info1_vc5(7),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[7]_i_4_n_0\
    );
\s_axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(7),
      I4 => img_info1_vc1(7),
      I5 => \s_axi_rdata[7]_i_10_n_0\,
      O => \s_axi_rdata[7]_i_5_n_0\
    );
\s_axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_12_n_0\,
      I1 => img_info1_vc3(7),
      I2 => \s_axi_rdata[13]_i_13_n_0\,
      I3 => img_info1_vc2(7),
      I4 => \s_axi_rdata[25]_i_3_n_0\,
      I5 => \s_axi_rdata[7]_i_11_n_0\,
      O => \s_axi_rdata[7]_i_6_n_0\
    );
\s_axi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(7),
      I1 => img_info1_vc7(7),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[7]_i_8_n_0\
    );
\s_axi_rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in33_in,
      I1 => interrupt_0(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[23]_i_5_n_0\,
      I4 => ier(7),
      I5 => \s_axi_rdata[13]_i_16_n_0\,
      O => \s_axi_rdata[7]_i_9_n_0\
    );
\s_axi_rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(8),
      I1 => img_info1_vc13(8),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[8]_i_10_n_0\
    );
\s_axi_rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => img_info1_vc15(8),
      I1 => img_info1_vc14(8),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \s_axi_rdata[8]_i_11_n_0\
    );
\s_axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_9_n_0\,
      I1 => img_info1_vc9(8),
      I2 => img_info1_vc8(8),
      I3 => \s_axi_rdata[15]_i_7_n_0\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[8]_i_3_n_0\
    );
\s_axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc4(8),
      I1 => img_info1_vc5(8),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[8]_i_4_n_0\
    );
\s_axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(8),
      I4 => img_info1_vc1(8),
      I5 => \s_axi_rdata[8]_i_10_n_0\,
      O => \s_axi_rdata[8]_i_5_n_0\
    );
\s_axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_12_n_0\,
      I1 => img_info1_vc3(8),
      I2 => \s_axi_rdata[13]_i_13_n_0\,
      I3 => img_info1_vc2(8),
      I4 => \s_axi_rdata[25]_i_3_n_0\,
      I5 => \s_axi_rdata[8]_i_11_n_0\,
      O => \s_axi_rdata[8]_i_6_n_0\
    );
\s_axi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(8),
      I1 => img_info1_vc7(8),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[8]_i_8_n_0\
    );
\s_axi_rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => interrupt_0(7),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[23]_i_5_n_0\,
      I4 => ier(8),
      I5 => \s_axi_rdata[13]_i_16_n_0\,
      O => \s_axi_rdata[8]_i_9_n_0\
    );
\s_axi_rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc12(9),
      I1 => img_info1_vc13(9),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[9]_i_10_n_0\
    );
\s_axi_rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => img_info1_vc15(9),
      I1 => img_info1_vc14(9),
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \s_axi_rdata[9]_i_11_n_0\
    );
\s_axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_9_n_0\,
      I1 => img_info1_vc9(9),
      I2 => img_info1_vc8(9),
      I3 => \s_axi_rdata[15]_i_7_n_0\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[9]_i_3_n_0\
    );
\s_axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc4(9),
      I1 => img_info1_vc5(9),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[9]_i_4_n_0\
    );
\s_axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(1),
      I1 => \s_axi_rdata[30]_i_6_n_0\,
      I2 => sel0(3),
      I3 => img_info1_vc0(9),
      I4 => img_info1_vc1(9),
      I5 => \s_axi_rdata[9]_i_10_n_0\,
      O => \s_axi_rdata[9]_i_5_n_0\
    );
\s_axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_12_n_0\,
      I1 => img_info1_vc3(9),
      I2 => \s_axi_rdata[13]_i_13_n_0\,
      I3 => img_info1_vc2(9),
      I4 => \s_axi_rdata[25]_i_3_n_0\,
      I5 => \s_axi_rdata[9]_i_11_n_0\,
      O => \s_axi_rdata[9]_i_6_n_0\
    );
\s_axi_rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C000A0"
    )
        port map (
      I0 => img_info1_vc6(9),
      I1 => img_info1_vc7(9),
      I2 => sel0(5),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \s_axi_rdata[9]_i_8_n_0\
    );
\s_axi_rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => interrupt_0(8),
      I2 => \^q\(0),
      I3 => \s_axi_rdata[23]_i_5_n_0\,
      I4 => \^ier_reg[9]_0\(2),
      I5 => \s_axi_rdata[13]_i_16_n_0\,
      O => \s_axi_rdata[9]_i_9_n_0\
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_28,
      Q => s_axi_rdata(0),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_18,
      Q => s_axi_rdata(10),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_17,
      Q => s_axi_rdata(11),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_16,
      Q => s_axi_rdata(12),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_15,
      Q => s_axi_rdata(13),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_14,
      Q => s_axi_rdata(14),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_13,
      Q => s_axi_rdata(15),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_12,
      Q => s_axi_rdata(16),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_11,
      Q => s_axi_rdata(17),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_10,
      Q => s_axi_rdata(18),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_9,
      Q => s_axi_rdata(19),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_27,
      Q => s_axi_rdata(1),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_8,
      Q => s_axi_rdata(20),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_7,
      Q => s_axi_rdata(21),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_6,
      Q => s_axi_rdata(22),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_5,
      Q => s_axi_rdata(23),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_4,
      Q => s_axi_rdata(24),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_3,
      Q => s_axi_rdata(25),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[26]_i_1_n_0\,
      Q => s_axi_rdata(26),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[27]_i_1_n_0\,
      Q => s_axi_rdata(27),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[28]_i_1_n_0\,
      Q => s_axi_rdata(28),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[29]_i_1_n_0\,
      Q => s_axi_rdata(29),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[29]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_axi_rdata_reg[29]_i_6_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_s_axi_rdata_reg[29]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \s_axi_rdata_reg[29]_i_3_n_1\,
      CO(5) => \s_axi_rdata_reg[29]_i_3_n_2\,
      CO(4) => \s_axi_rdata_reg[29]_i_3_n_3\,
      CO(3) => \s_axi_rdata_reg[29]_i_3_n_4\,
      CO(2) => \s_axi_rdata_reg[29]_i_3_n_5\,
      CO(1) => \s_axi_rdata_reg[29]_i_3_n_6\,
      CO(0) => \s_axi_rdata_reg[29]_i_3_n_7\,
      DI(7) => '0',
      DI(6) => \s_axi_rdata[29]_i_7_n_0\,
      DI(5) => \s_axi_rdata[29]_i_8_n_0\,
      DI(4) => \s_axi_rdata[29]_i_9_n_0\,
      DI(3) => \s_axi_rdata[29]_i_10_n_0\,
      DI(2) => \s_axi_rdata[29]_i_11_n_0\,
      DI(1) => \s_axi_rdata[29]_i_12_n_0\,
      DI(0) => \s_axi_rdata[29]_i_13_n_0\,
      O(7 downto 0) => lp_count_all(15 downto 8),
      S(7) => \s_axi_rdata[29]_i_14_n_0\,
      S(6) => \s_axi_rdata[29]_i_15_n_0\,
      S(5) => \s_axi_rdata[29]_i_16_n_0\,
      S(4) => \s_axi_rdata[29]_i_17_n_0\,
      S(3) => \s_axi_rdata[29]_i_18_n_0\,
      S(2) => \s_axi_rdata[29]_i_19_n_0\,
      S(1) => \s_axi_rdata[29]_i_20_n_0\,
      S(0) => \s_axi_rdata[29]_i_21_n_0\
    );
\s_axi_rdata_reg[29]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_axi_rdata_reg[29]_i_40_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_s_axi_rdata_reg[29]_i_38_CO_UNCONNECTED\(7),
      CO(6) => \s_axi_rdata_reg[29]_i_38_n_1\,
      CO(5) => \s_axi_rdata_reg[29]_i_38_n_2\,
      CO(4) => \s_axi_rdata_reg[29]_i_38_n_3\,
      CO(3) => \s_axi_rdata_reg[29]_i_38_n_4\,
      CO(2) => \s_axi_rdata_reg[29]_i_38_n_5\,
      CO(1) => \s_axi_rdata_reg[29]_i_38_n_6\,
      CO(0) => \s_axi_rdata_reg[29]_i_38_n_7\,
      DI(7) => '0',
      DI(6) => \s_axi_rdata[29]_i_42_n_0\,
      DI(5) => \s_axi_rdata[29]_i_43_n_0\,
      DI(4) => \s_axi_rdata[29]_i_44_n_0\,
      DI(3) => \s_axi_rdata[29]_i_45_n_0\,
      DI(2) => \s_axi_rdata[29]_i_46_n_0\,
      DI(1) => \s_axi_rdata[29]_i_47_n_0\,
      DI(0) => \s_axi_rdata[29]_i_48_n_0\,
      O(7) => \s_axi_rdata_reg[29]_i_38_n_8\,
      O(6) => \s_axi_rdata_reg[29]_i_38_n_9\,
      O(5) => \s_axi_rdata_reg[29]_i_38_n_10\,
      O(4) => \s_axi_rdata_reg[29]_i_38_n_11\,
      O(3) => \s_axi_rdata_reg[29]_i_38_n_12\,
      O(2) => \s_axi_rdata_reg[29]_i_38_n_13\,
      O(1) => \s_axi_rdata_reg[29]_i_38_n_14\,
      O(0) => \s_axi_rdata_reg[29]_i_38_n_15\,
      S(7) => \s_axi_rdata[29]_i_49_n_0\,
      S(6) => \s_axi_rdata[29]_i_50_n_0\,
      S(5) => \s_axi_rdata[29]_i_51_n_0\,
      S(4) => \s_axi_rdata[29]_i_52_n_0\,
      S(3) => \s_axi_rdata[29]_i_53_n_0\,
      S(2) => \s_axi_rdata[29]_i_54_n_0\,
      S(1) => \s_axi_rdata[29]_i_55_n_0\,
      S(0) => \s_axi_rdata[29]_i_56_n_0\
    );
\s_axi_rdata_reg[29]_i_39\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_axi_rdata_reg[29]_i_41_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_s_axi_rdata_reg[29]_i_39_CO_UNCONNECTED\(7),
      CO(6) => \s_axi_rdata_reg[29]_i_39_n_1\,
      CO(5) => \s_axi_rdata_reg[29]_i_39_n_2\,
      CO(4) => \s_axi_rdata_reg[29]_i_39_n_3\,
      CO(3) => \s_axi_rdata_reg[29]_i_39_n_4\,
      CO(2) => \s_axi_rdata_reg[29]_i_39_n_5\,
      CO(1) => \s_axi_rdata_reg[29]_i_39_n_6\,
      CO(0) => \s_axi_rdata_reg[29]_i_39_n_7\,
      DI(7) => '0',
      DI(6) => \s_axi_rdata[29]_i_57_n_0\,
      DI(5) => \s_axi_rdata[29]_i_58_n_0\,
      DI(4) => \s_axi_rdata[29]_i_59_n_0\,
      DI(3) => \s_axi_rdata[29]_i_60_n_0\,
      DI(2) => \s_axi_rdata[29]_i_61_n_0\,
      DI(1) => \s_axi_rdata[29]_i_62_n_0\,
      DI(0) => \s_axi_rdata[29]_i_63_n_0\,
      O(7) => \s_axi_rdata_reg[29]_i_39_n_8\,
      O(6) => \s_axi_rdata_reg[29]_i_39_n_9\,
      O(5) => \s_axi_rdata_reg[29]_i_39_n_10\,
      O(4) => \s_axi_rdata_reg[29]_i_39_n_11\,
      O(3) => \s_axi_rdata_reg[29]_i_39_n_12\,
      O(2) => \s_axi_rdata_reg[29]_i_39_n_13\,
      O(1) => \s_axi_rdata_reg[29]_i_39_n_14\,
      O(0) => \s_axi_rdata_reg[29]_i_39_n_15\,
      S(7) => \s_axi_rdata[29]_i_64_n_0\,
      S(6) => \s_axi_rdata[29]_i_65_n_0\,
      S(5) => \s_axi_rdata[29]_i_66_n_0\,
      S(4) => \s_axi_rdata[29]_i_67_n_0\,
      S(3) => \s_axi_rdata[29]_i_68_n_0\,
      S(2) => \s_axi_rdata[29]_i_69_n_0\,
      S(1) => \s_axi_rdata[29]_i_70_n_0\,
      S(0) => \s_axi_rdata[29]_i_71_n_0\
    );
\s_axi_rdata_reg[29]_i_40\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_axi_rdata_reg[29]_i_40_n_0\,
      CO(6) => \s_axi_rdata_reg[29]_i_40_n_1\,
      CO(5) => \s_axi_rdata_reg[29]_i_40_n_2\,
      CO(4) => \s_axi_rdata_reg[29]_i_40_n_3\,
      CO(3) => \s_axi_rdata_reg[29]_i_40_n_4\,
      CO(2) => \s_axi_rdata_reg[29]_i_40_n_5\,
      CO(1) => \s_axi_rdata_reg[29]_i_40_n_6\,
      CO(0) => \s_axi_rdata_reg[29]_i_40_n_7\,
      DI(7) => \s_axi_rdata[29]_i_72_n_0\,
      DI(6) => \s_axi_rdata[29]_i_73_n_0\,
      DI(5) => \s_axi_rdata[29]_i_74_n_0\,
      DI(4) => \s_axi_rdata[29]_i_75_n_0\,
      DI(3) => \s_axi_rdata[29]_i_76_n_0\,
      DI(2) => \s_axi_rdata[29]_i_77_n_0\,
      DI(1) => \s_axi_rdata[29]_i_78_n_0\,
      DI(0) => '0',
      O(7) => \s_axi_rdata_reg[29]_i_40_n_8\,
      O(6) => \s_axi_rdata_reg[29]_i_40_n_9\,
      O(5) => \s_axi_rdata_reg[29]_i_40_n_10\,
      O(4) => \s_axi_rdata_reg[29]_i_40_n_11\,
      O(3) => \s_axi_rdata_reg[29]_i_40_n_12\,
      O(2) => \s_axi_rdata_reg[29]_i_40_n_13\,
      O(1) => \s_axi_rdata_reg[29]_i_40_n_14\,
      O(0) => \s_axi_rdata_reg[29]_i_40_n_15\,
      S(7) => \s_axi_rdata[29]_i_79_n_0\,
      S(6) => \s_axi_rdata[29]_i_80_n_0\,
      S(5) => \s_axi_rdata[29]_i_81_n_0\,
      S(4) => \s_axi_rdata[29]_i_82_n_0\,
      S(3) => \s_axi_rdata[29]_i_83_n_0\,
      S(2) => \s_axi_rdata[29]_i_84_n_0\,
      S(1) => \s_axi_rdata[29]_i_85_n_0\,
      S(0) => \s_axi_rdata[29]_i_86_n_0\
    );
\s_axi_rdata_reg[29]_i_41\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_axi_rdata_reg[29]_i_41_n_0\,
      CO(6) => \s_axi_rdata_reg[29]_i_41_n_1\,
      CO(5) => \s_axi_rdata_reg[29]_i_41_n_2\,
      CO(4) => \s_axi_rdata_reg[29]_i_41_n_3\,
      CO(3) => \s_axi_rdata_reg[29]_i_41_n_4\,
      CO(2) => \s_axi_rdata_reg[29]_i_41_n_5\,
      CO(1) => \s_axi_rdata_reg[29]_i_41_n_6\,
      CO(0) => \s_axi_rdata_reg[29]_i_41_n_7\,
      DI(7) => \s_axi_rdata[29]_i_87_n_0\,
      DI(6) => \s_axi_rdata[29]_i_88_n_0\,
      DI(5) => \s_axi_rdata[29]_i_89_n_0\,
      DI(4) => \s_axi_rdata[29]_i_90_n_0\,
      DI(3) => \s_axi_rdata[29]_i_91_n_0\,
      DI(2) => \s_axi_rdata[29]_i_92_n_0\,
      DI(1) => \s_axi_rdata[29]_i_93_n_0\,
      DI(0) => '0',
      O(7) => \s_axi_rdata_reg[29]_i_41_n_8\,
      O(6) => \s_axi_rdata_reg[29]_i_41_n_9\,
      O(5) => \s_axi_rdata_reg[29]_i_41_n_10\,
      O(4) => \s_axi_rdata_reg[29]_i_41_n_11\,
      O(3) => \s_axi_rdata_reg[29]_i_41_n_12\,
      O(2) => \s_axi_rdata_reg[29]_i_41_n_13\,
      O(1) => \s_axi_rdata_reg[29]_i_41_n_14\,
      O(0) => \s_axi_rdata_reg[29]_i_41_n_15\,
      S(7) => \s_axi_rdata[29]_i_94_n_0\,
      S(6) => \s_axi_rdata[29]_i_95_n_0\,
      S(5) => \s_axi_rdata[29]_i_96_n_0\,
      S(4) => \s_axi_rdata[29]_i_97_n_0\,
      S(3) => \s_axi_rdata[29]_i_98_n_0\,
      S(2) => \s_axi_rdata[29]_i_99_n_0\,
      S(1) => \s_axi_rdata[29]_i_100_n_0\,
      S(0) => \s_axi_rdata[29]_i_101_n_0\
    );
\s_axi_rdata_reg[29]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_axi_rdata_reg[29]_i_6_n_0\,
      CO(6) => \s_axi_rdata_reg[29]_i_6_n_1\,
      CO(5) => \s_axi_rdata_reg[29]_i_6_n_2\,
      CO(4) => \s_axi_rdata_reg[29]_i_6_n_3\,
      CO(3) => \s_axi_rdata_reg[29]_i_6_n_4\,
      CO(2) => \s_axi_rdata_reg[29]_i_6_n_5\,
      CO(1) => \s_axi_rdata_reg[29]_i_6_n_6\,
      CO(0) => \s_axi_rdata_reg[29]_i_6_n_7\,
      DI(7) => \s_axi_rdata[29]_i_23_n_0\,
      DI(6) => \s_axi_rdata[29]_i_24_n_0\,
      DI(5) => \s_axi_rdata[29]_i_25_n_0\,
      DI(4) => \s_axi_rdata[29]_i_26_n_0\,
      DI(3) => \s_axi_rdata[29]_i_27_n_0\,
      DI(2) => \s_axi_rdata[29]_i_28_n_0\,
      DI(1) => \s_axi_rdata[29]_i_29_n_0\,
      DI(0) => '0',
      O(7 downto 0) => lp_count_all(7 downto 0),
      S(7) => \s_axi_rdata[29]_i_30_n_0\,
      S(6) => \s_axi_rdata[29]_i_31_n_0\,
      S(5) => \s_axi_rdata[29]_i_32_n_0\,
      S(4) => \s_axi_rdata[29]_i_33_n_0\,
      S(3) => \s_axi_rdata[29]_i_34_n_0\,
      S(2) => \s_axi_rdata[29]_i_35_n_0\,
      S(1) => \s_axi_rdata[29]_i_36_n_0\,
      S(0) => \s_axi_rdata[29]_i_37_n_0\
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_26,
      Q => s_axi_rdata(2),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[30]_i_1_n_0\,
      Q => s_axi_rdata(30),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata_reg[31]_i_3_n_0\,
      Q => s_axi_rdata(31),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[31]_i_4_n_0\,
      I1 => \s_axi_rdata[31]_i_5_n_0\,
      O => \s_axi_rdata_reg[31]_i_3_n_0\,
      S => sel0(4)
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_25,
      Q => s_axi_rdata(3),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_24,
      Q => s_axi_rdata(4),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_23,
      Q => s_axi_rdata(5),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_22,
      Q => s_axi_rdata(6),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_21,
      Q => s_axi_rdata(7),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_20,
      Q => s_axi_rdata(8),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_19,
      Q => s_axi_rdata(9),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => rd_req,
      I2 => \^s_axi_rvalid_reg_0\,
      I3 => s_axi_rready,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid_reg_0\,
      R => '0'
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_req,
      I1 => \^s_axi_bvalid_reg_0\,
      O => s_axi_wready
    );
soft_rst_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(0),
      Q => soft_rst_d1,
      R => \^ss\(0)
    );
spkt_fifo_dis_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => spkt_fifo_rst_ack,
      I1 => spkt_fifo_dis_done_reg_n_0,
      O => spkt_fifo_dis_done_i_1_n_0
    );
spkt_fifo_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => spkt_fifo_dis_done_i_1_n_0,
      Q => spkt_fifo_dis_done_reg_n_0,
      R => spkt_fifo_dis_done
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(0),
      O => p_2_in(2)
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(1),
      O => p_2_in(3)
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(2),
      O => p_2_in(4)
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(3),
      O => p_2_in(5)
    );
\wr_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(4),
      O => p_2_in(6)
    );
\wr_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_axi_bvalid_reg_0\,
      I1 => s_axi_bready,
      I2 => wr_req014_out,
      O => \wr_addr[7]_i_1_n_0\
    );
\wr_addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(5),
      O => p_2_in(7)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[7]_i_1_n_0\,
      D => p_2_in(2),
      Q => p_0_in(0),
      R => \^ss\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[7]_i_1_n_0\,
      D => p_2_in(3),
      Q => p_0_in(1),
      R => \^ss\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[7]_i_1_n_0\,
      D => p_2_in(4),
      Q => p_0_in(2),
      R => \^ss\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[7]_i_1_n_0\,
      D => p_2_in(5),
      Q => p_0_in(3),
      R => \^ss\(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[7]_i_1_n_0\,
      D => p_2_in(6),
      Q => p_0_in(4),
      R => \^ss\(0)
    );
\wr_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[7]_i_1_n_0\,
      D => p_2_in(7),
      Q => p_0_in(5),
      R => \^ss\(0)
    );
wr_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => reset_released,
      I1 => wr_req,
      I2 => rd_req,
      I3 => s_axi_arvalid,
      I4 => s_axi_awvalid,
      O => wr_req014_out
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[7]_i_1_n_0\,
      D => wr_req014_out,
      Q => wr_req,
      R => \^ss\(0)
    );
xpm_array_single_01: entity work.\bd_91b0_rx_0_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(45 downto 0) => NLW_xpm_array_single_01_dest_out_UNCONNECTED(45 downto 0),
      src_clk => m_axis_aclk,
      src_in(45 downto 42) => B"0000",
      src_in(41 downto 0) => src_in(41 downto 0)
    );
xpm_array_single_02: entity work.\bd_91b0_rx_0_xpm_cdc_array_single__5\
     port map (
      dest_clk => m_axis_aclk,
      dest_out(1) => xpm_array_single_02_n_0,
      dest_out(0) => xpm_array_single_02_n_1,
      src_clk => s_axi_aclk,
      src_in(1) => \^q\(0),
      src_in(0) => \core_config_reg_n_0_[0]\
    );
xpm_array_single_03: entity work.\bd_91b0_rx_0_xpm_cdc_array_single__6\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out(1 downto 0) => active_lanes_r2p(1 downto 0),
      src_clk => s_axi_aclk,
      src_in(1 downto 0) => B"01"
    );
xpm_array_single_04: entity work.bd_91b0_rx_0_xpm_cdc_array_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => p_25_in(1 downto 0),
      src_clk => dl0_rxbyteclkhs,
      src_in(1) => \active_lanes_reg_n_0_[1]\,
      src_in(0) => \active_lanes_reg_n_0_[0]\
    );
xpm_single_01: entity work.\bd_91b0_rx_0_xpm_cdc_single__245\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_01_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => full
    );
xpm_single_02: entity work.\bd_91b0_rx_0_xpm_cdc_single__parameterized0__2\
     port map (
      dest_clk => m_axis_aclk,
      dest_out => \^dest_out\,
      src_clk => s_axi_aclk,
      src_in => core_men
    );
xpm_single_02_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => core_men
    );
xpm_single_05: entity work.\bd_91b0_rx_0_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_05_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\
    );
xpm_single_07: entity work.\bd_91b0_rx_0_xpm_cdc_single__253\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => spkt_fifo_rst_ack,
      src_clk => m_axis_aclk,
      src_in => \data/mem_wr_err20\
    );
xpm_single_07_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_out\,
      O => \data/mem_wr_err20\
    );
xpm_single_08: entity work.\bd_91b0_rx_0_xpm_cdc_single__252\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => data_shutdown_c2r,
      src_clk => m_axis_aclk,
      src_in => \syncstages_ff_reg[0]\
    );
xpm_single_17: entity work.\bd_91b0_rx_0_xpm_cdc_single__246\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l0_ppiclk_ss1,
      src_clk => s_axi_aclk,
      src_in => dl0_stopstate
    );
xpm_single_18: entity work.\bd_91b0_rx_0_xpm_cdc_single__247\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => NLW_xpm_single_18_dest_out_UNCONNECTED,
      src_clk => dl0_rxbyteclkhs,
      src_in => dl1_stopstate
    );
xpm_single_19: entity work.\bd_91b0_rx_0_xpm_cdc_single__248\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => NLW_xpm_single_19_dest_out_UNCONNECTED,
      src_clk => dl0_rxbyteclkhs,
      src_in => dl2_stopstate
    );
xpm_single_20: entity work.\bd_91b0_rx_0_xpm_cdc_single__249\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => NLW_xpm_single_20_dest_out_UNCONNECTED,
      src_clk => dl0_rxbyteclkhs,
      src_in => dl3_stopstate
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    vfb_full : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl0_shutdown : out STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_errcontrol : in STD_LOGIC;
    dl0_rxskewcalhs : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl1_shutdown : out STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    dl1_rxskewcalhs : in STD_LOGIC;
    dl2_rxbyteclkhs : in STD_LOGIC;
    dl2_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_rxvalidhs : in STD_LOGIC;
    dl2_rxactivehs : in STD_LOGIC;
    dl2_rxsynchs : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl2_shutdown : out STD_LOGIC;
    dl2_rxulpmesc : in STD_LOGIC;
    dl2_errsoths : in STD_LOGIC;
    dl2_errsotsynchs : in STD_LOGIC;
    dl2_erresc : in STD_LOGIC;
    dl2_errcontrol : in STD_LOGIC;
    dl2_rxskewcalhs : in STD_LOGIC;
    dl3_rxbyteclkhs : in STD_LOGIC;
    dl3_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_rxvalidhs : in STD_LOGIC;
    dl3_rxactivehs : in STD_LOGIC;
    dl3_rxsynchs : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    dl3_shutdown : out STD_LOGIC;
    dl3_rxulpmesc : in STD_LOGIC;
    dl3_errsoths : in STD_LOGIC;
    dl3_errsotsynchs : in STD_LOGIC;
    dl3_erresc : in STD_LOGIC;
    dl3_errcontrol : in STD_LOGIC;
    dl3_rxskewcalhs : in STD_LOGIC;
    video_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_eni_tready : in STD_LOGIC;
    m_axis_eni_tvalid : out STD_LOGIC;
    m_axis_eni_tlast : out STD_LOGIC;
    m_axis_eni_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_eni_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_eni_tuser : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_eni_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mdt_tv : in STD_LOGIC;
    mdt_tr : in STD_LOGIC;
    sdt_tv : in STD_LOGIC;
    sdt_tr : in STD_LOGIC;
    vfb_tv : in STD_LOGIC;
    vfb_tr : in STD_LOGIC;
    core_enable : in STD_LOGIC;
    disable_in_progress : out STD_LOGIC;
    ecc_status_intr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_status_intr : out STD_LOGIC;
    errsotsynchs_intr : out STD_LOGIC;
    errsoths_intr : out STD_LOGIC;
    frame_rcvd_pulse_out : out STD_LOGIC;
    linebuffer_full : out STD_LOGIC;
    cl_stopstate_intr : out STD_LOGIC;
    dl0_stopstate_intr : out STD_LOGIC;
    dl1_stopstate_intr : out STD_LOGIC;
    dl2_stopstate_intr : out STD_LOGIC;
    dl3_stopstate_intr : out STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute AXIS_FIFO_DCNT_WIDTH : integer;
  attribute AXIS_FIFO_DCNT_WIDTH of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 11;
  attribute AXIS_FIFO_DEPTH : integer;
  attribute AXIS_FIFO_DEPTH of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 2048;
  attribute AXIS_TDATA_WIDTH : integer;
  attribute AXIS_TDATA_WIDTH of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 64;
  attribute AXIS_TDEST_WIDTH : integer;
  attribute AXIS_TDEST_WIDTH of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 4;
  attribute AXIS_TUSER_WIDTH : integer;
  attribute AXIS_TUSER_WIDTH of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 96;
  attribute CSI_EN_VC_SUPPORT : integer;
  attribute CSI_EN_VC_SUPPORT of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 1;
  attribute CSI_FIXED_VC : integer;
  attribute CSI_FIXED_VC of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute CSI_INV_SHUTDOWN : integer;
  attribute CSI_INV_SHUTDOWN of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 1;
  attribute CSI_LANES : integer;
  attribute CSI_LANES of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 2;
  attribute CSI_OFFLOAD_NONIMAGE : integer;
  attribute CSI_OFFLOAD_NONIMAGE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute CSI_VC_OFF_0 : integer;
  attribute CSI_VC_OFF_0 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 1;
  attribute CSI_VC_OFF_1 : integer;
  attribute CSI_VC_OFF_1 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 2;
  attribute CSI_VC_OFF_10 : integer;
  attribute CSI_VC_OFF_10 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 11;
  attribute CSI_VC_OFF_11 : integer;
  attribute CSI_VC_OFF_11 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 12;
  attribute CSI_VC_OFF_12 : integer;
  attribute CSI_VC_OFF_12 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 13;
  attribute CSI_VC_OFF_13 : integer;
  attribute CSI_VC_OFF_13 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 14;
  attribute CSI_VC_OFF_14 : integer;
  attribute CSI_VC_OFF_14 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 15;
  attribute CSI_VC_OFF_2 : integer;
  attribute CSI_VC_OFF_2 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 3;
  attribute CSI_VC_OFF_3 : integer;
  attribute CSI_VC_OFF_3 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 4;
  attribute CSI_VC_OFF_4 : integer;
  attribute CSI_VC_OFF_4 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 5;
  attribute CSI_VC_OFF_5 : integer;
  attribute CSI_VC_OFF_5 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 6;
  attribute CSI_VC_OFF_6 : integer;
  attribute CSI_VC_OFF_6 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 7;
  attribute CSI_VC_OFF_7 : integer;
  attribute CSI_VC_OFF_7 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 8;
  attribute CSI_VC_OFF_8 : integer;
  attribute CSI_VC_OFF_8 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 9;
  attribute CSI_VC_OFF_9 : integer;
  attribute CSI_VC_OFF_9 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 10;
  attribute C_CSI2RX_DBG : integer;
  attribute C_CSI2RX_DBG of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute C_CSI_FILTER_USERDATATYPE : integer;
  attribute C_CSI_FILTER_USERDATATYPE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute C_CSI_OPT1_REGS : integer;
  attribute C_CSI_OPT1_REGS of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute C_CSI_OPT2_CRC : integer;
  attribute C_CSI_OPT2_CRC of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute C_CSI_OPT3_FIXEDLANES : integer;
  attribute C_CSI_OPT3_FIXEDLANES of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 1;
  attribute C_DISABLE_LITE : integer;
  attribute C_DISABLE_LITE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute C_EN_CSI_V2_0 : string;
  attribute C_EN_CSI_V2_0 of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is "true";
  attribute C_EN_VCX : string;
  attribute C_EN_VCX of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is "false";
  attribute C_FAMILY : string;
  attribute C_FAMILY of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is "zynquplus";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 280;
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute C_MIPI_SLV_INT : integer;
  attribute C_MIPI_SLV_INT of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is "false";
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 8;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is "mipi_csi2_rx_ctrl_v1_0_8_top";
  attribute VC_H : integer;
  attribute VC_H of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 4;
  attribute VC_L : integer;
  attribute VC_L of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 0;
  attribute VC_NUMS : integer;
  attribute VC_NUMS of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 4;
  attribute VFB_FIFO : integer;
  attribute VFB_FIFO of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top : entity is 16;
end bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top;

architecture STRUCTURE of bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top is
  signal \<const0>\ : STD_LOGIC;
  signal \AXI_LITE.isr_cdc_n_75\ : STD_LOGIC;
  signal \AXI_LITE.isr_cdc_n_76\ : STD_LOGIC;
  signal \AXI_LITE.isr_cdc_n_77\ : STD_LOGIC;
  signal \AXI_LITE.isr_cdc_n_78\ : STD_LOGIC;
  signal \AXI_LITE.reg_inf_n_12\ : STD_LOGIC;
  signal \AXI_LITE.reg_inf_n_15\ : STD_LOGIC;
  signal \AXI_LITE.reg_inf_n_29\ : STD_LOGIC;
  signal \AXI_LITE.reg_inf_n_31\ : STD_LOGIC;
  signal \AXI_LITE.reg_inf_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \RX_1500M.line_buffer_n_71\ : STD_LOGIC;
  signal \RX_1500M.line_buffer_n_72\ : STD_LOGIC;
  signal \RX_1500M.line_buffer_n_73\ : STD_LOGIC;
  signal byt_cnt_adj : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal byte_cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal c_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cl_info_all : STD_LOGIC_VECTOR ( 1 to 1 );
  signal control_n_1 : STD_LOGIC;
  signal control_n_53 : STD_LOGIC;
  signal control_n_54 : STD_LOGIC;
  signal control_n_55 : STD_LOGIC;
  signal control_n_56 : STD_LOGIC;
  signal control_n_57 : STD_LOGIC;
  signal control_n_58 : STD_LOGIC;
  signal control_n_59 : STD_LOGIC;
  signal control_n_60 : STD_LOGIC;
  signal control_n_61 : STD_LOGIC;
  signal control_n_62 : STD_LOGIC;
  signal control_n_63 : STD_LOGIC;
  signal control_n_64 : STD_LOGIC;
  signal control_n_65 : STD_LOGIC;
  signal control_n_66 : STD_LOGIC;
  signal control_n_67 : STD_LOGIC;
  signal control_n_71 : STD_LOGIC;
  signal control_n_73 : STD_LOGIC;
  signal control_n_74 : STD_LOGIC;
  signal control_n_90 : STD_LOGIC;
  signal control_n_93 : STD_LOGIC;
  signal control_n_94 : STD_LOGIC;
  signal control_n_98 : STD_LOGIC;
  signal core_men_r2c : STD_LOGIC;
  signal crc_blk_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal crc_done : STD_LOGIC;
  signal crc_en : STD_LOGIC;
  signal crc_n_36 : STD_LOGIC;
  signal crc_n_37 : STD_LOGIC;
  signal crc_n_38 : STD_LOGIC;
  signal crc_n_39 : STD_LOGIC;
  signal crc_n_40 : STD_LOGIC;
  signal crc_n_41 : STD_LOGIC;
  signal crc_n_42 : STD_LOGIC;
  signal crc_n_43 : STD_LOGIC;
  signal crc_partial0 : STD_LOGIC;
  signal crc_rst : STD_LOGIC;
  signal crc_start : STD_LOGIC;
  signal crc_start_d1 : STD_LOGIC;
  signal crc_status : STD_LOGIC;
  signal crc_trig_d10 : STD_LOGIC;
  signal crc_trig_d2 : STD_LOGIC;
  signal cur_byte_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cur_lp_vc0 : STD_LOGIC;
  signal cur_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_done : STD_LOGIC;
  signal data_done_3 : STD_LOGIC;
  signal data_donei120_out : STD_LOGIC;
  signal data_n_12 : STD_LOGIC;
  signal data_n_125 : STD_LOGIC;
  signal data_n_126 : STD_LOGIC;
  signal data_n_127 : STD_LOGIC;
  signal data_n_128 : STD_LOGIC;
  signal data_n_129 : STD_LOGIC;
  signal data_n_130 : STD_LOGIC;
  signal data_n_131 : STD_LOGIC;
  signal data_n_133 : STD_LOGIC;
  signal data_n_134 : STD_LOGIC;
  signal data_n_135 : STD_LOGIC;
  signal data_n_136 : STD_LOGIC;
  signal data_n_153 : STD_LOGIC;
  signal data_n_17 : STD_LOGIC;
  signal data_n_18 : STD_LOGIC;
  signal data_n_19 : STD_LOGIC;
  signal data_n_20 : STD_LOGIC;
  signal data_n_21 : STD_LOGIC;
  signal data_n_22 : STD_LOGIC;
  signal data_n_23 : STD_LOGIC;
  signal data_n_24 : STD_LOGIC;
  signal data_n_25 : STD_LOGIC;
  signal data_n_26 : STD_LOGIC;
  signal data_n_27 : STD_LOGIC;
  signal data_n_28 : STD_LOGIC;
  signal data_n_29 : STD_LOGIC;
  signal data_n_30 : STD_LOGIC;
  signal data_n_31 : STD_LOGIC;
  signal data_n_32 : STD_LOGIC;
  signal data_n_34 : STD_LOGIC;
  signal data_p_strb : STD_LOGIC;
  signal data_shutdown : STD_LOGIC;
  signal data_type : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal data_wip_reg : STD_LOGIC;
  signal diwc_corrected : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal diwc_corrected_lte4 : STD_LOGIC;
  signal diwc_corrected_zero : STD_LOGIC;
  signal diwc_valid : STD_LOGIC;
  signal end_mem_wr2 : STD_LOGIC;
  signal errframe_status : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal errframedata_d1 : STD_LOGIC;
  signal exp_crc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal exp_crc_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal exp_ecc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fifo_arst : STD_LOGIC;
  signal fifo_arst_i_1_n_0 : STD_LOGIC;
  signal fifo_rst_c2p : STD_LOGIC;
  signal fifo_rst_p2c : STD_LOGIC;
  signal fifo_rst_r2c : STD_LOGIC;
  signal frame_rcvd : STD_LOGIC;
  signal frst_d2_reg_srl2_n_0 : STD_LOGIC;
  signal frst_d3 : STD_LOGIC;
  signal gen_pkt_fifo_n_73 : STD_LOGIC;
  signal gen_pkt_fifo_n_74 : STD_LOGIC;
  signal ier : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal img_rcv : STD_LOGIC;
  signal img_send : STD_LOGIC;
  signal isr_55 : STD_LOGIC;
  signal isr_i0 : STD_LOGIC;
  signal isr_o : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal lane_merger_n_0 : STD_LOGIC;
  signal lane_merger_n_44 : STD_LOGIC;
  signal lane_merger_n_45 : STD_LOGIC;
  signal lbuf_blk_wen_i : STD_LOGIC;
  signal linebuf_almost_full : STD_LOGIC;
  signal linebuf_full : STD_LOGIC;
  signal live_fifo_sts : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lp_count_en : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lp_data : STD_LOGIC;
  signal lp_wc0 : STD_LOGIC;
  signal lx_info_all : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \^m_axis_tuser\ : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal mem_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_data1 : STD_LOGIC;
  signal mem_data_l320 : STD_LOGIC;
  signal mem_rdata : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal mem_rempty : STD_LOGIC;
  signal mem_ren : STD_LOGIC;
  signal mem_wdata : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal mem_wen : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in29_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in33_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in39_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal \p_0_in__0_6\ : STD_LOGIC;
  signal \p_0_out__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal p_11_in : STD_LOGIC;
  signal p_13_in137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_19_in138_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 45 downto 43 );
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in19_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in22_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_1_in28_in : STD_LOGIC;
  signal p_1_in31_in : STD_LOGIC;
  signal p_1_in34_in : STD_LOGIC;
  signal p_1_in37_in : STD_LOGIC;
  signal p_1_in40_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_1_in_2 : STD_LOGIC;
  signal p_1_in_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_21_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_25_in140_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_3_in_0 : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_62_out : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_68_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_78_out : STD_LOGIC;
  signal p_7_in136_in : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal phecc_done : STD_LOGIC;
  signal phecc_n_0 : STD_LOGIC;
  signal phecc_n_105 : STD_LOGIC;
  signal phecc_n_106 : STD_LOGIC;
  signal phecc_n_107 : STD_LOGIC;
  signal phecc_n_108 : STD_LOGIC;
  signal phecc_n_109 : STD_LOGIC;
  signal phecc_n_110 : STD_LOGIC;
  signal phecc_n_111 : STD_LOGIC;
  signal phecc_n_115 : STD_LOGIC;
  signal phecc_n_116 : STD_LOGIC;
  signal phecc_n_117 : STD_LOGIC;
  signal phecc_n_118 : STD_LOGIC;
  signal phecc_n_135 : STD_LOGIC;
  signal phecc_n_136 : STD_LOGIC;
  signal phecc_n_137 : STD_LOGIC;
  signal phecc_n_138 : STD_LOGIC;
  signal phecc_n_139 : STD_LOGIC;
  signal phecc_n_148 : STD_LOGIC;
  signal phecc_n_149 : STD_LOGIC;
  signal phecc_n_150 : STD_LOGIC;
  signal phecc_n_151 : STD_LOGIC;
  signal phecc_n_152 : STD_LOGIC;
  signal phecc_n_153 : STD_LOGIC;
  signal phecc_n_154 : STD_LOGIC;
  signal phecc_n_155 : STD_LOGIC;
  signal phecc_n_156 : STD_LOGIC;
  signal phecc_n_157 : STD_LOGIC;
  signal phecc_n_158 : STD_LOGIC;
  signal phecc_n_159 : STD_LOGIC;
  signal phecc_n_160 : STD_LOGIC;
  signal phecc_n_161 : STD_LOGIC;
  signal phecc_n_162 : STD_LOGIC;
  signal phecc_n_163 : STD_LOGIC;
  signal phecc_n_164 : STD_LOGIC;
  signal phecc_n_165 : STD_LOGIC;
  signal phecc_n_166 : STD_LOGIC;
  signal phecc_n_167 : STD_LOGIC;
  signal phecc_n_168 : STD_LOGIC;
  signal phecc_n_169 : STD_LOGIC;
  signal phecc_n_170 : STD_LOGIC;
  signal phecc_n_44 : STD_LOGIC;
  signal phecc_n_46 : STD_LOGIC;
  signal phecc_n_47 : STD_LOGIC;
  signal phecc_n_48 : STD_LOGIC;
  signal phecc_n_50 : STD_LOGIC;
  signal phecc_n_51 : STD_LOGIC;
  signal phecc_n_52 : STD_LOGIC;
  signal phecc_n_56 : STD_LOGIC;
  signal phecc_n_76 : STD_LOGIC;
  signal phecc_start : STD_LOGIC;
  signal phecc_start_d1 : STD_LOGIC;
  signal phecc_status : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal pkt_fifo_empty : STD_LOGIC;
  signal pkt_fifo_rdata : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal pkt_fifo_ren : STD_LOGIC;
  signal pkt_fifo_wdata : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal pkt_fifo_wen : STD_LOGIC;
  signal pkt_valid : STD_LOGIC;
  signal pktnppi_fifo_rst : STD_LOGIC;
  signal ppi_fifo_l0_empty : STD_LOGIC;
  signal ppi_fifo_l0_rdata : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ppi_fifo_l0_wdata : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ppi_fifo_l0_wen : STD_LOGIC;
  signal ppi_fifo_l1_empty : STD_LOGIC;
  signal ppi_fifo_l1_rdata : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ppi_fifo_l1_wdata : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ppi_fifo_l1_wen : STD_LOGIC;
  signal ppi_fifo_rst : STD_LOGIC;
  signal ppi_ss1 : STD_LOGIC;
  signal reg_crc_status : STD_LOGIC;
  signal reg_data_status : STD_LOGIC;
  signal reg_ppi_status : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reg_status : STD_LOGIC_VECTOR ( 35 downto 34 );
  signal rstn_i1 : STD_LOGIC;
  signal rstn_o0 : STD_LOGIC;
  signal rstn_o1 : STD_LOGIC;
  signal soft_rst : STD_LOGIC;
  signal spkt_fifo_full : STD_LOGIC;
  signal spkt_fifo_wen : STD_LOGIC;
  signal vc_fixed : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of vc_fixed : signal is std.standard.true;
  signal vcx_err : STD_LOGIC;
  signal wc_err : STD_LOGIC;
  signal wc_err_c2r : STD_LOGIC;
  signal wc_gt_pload : STD_LOGIC;
  signal wr2_isr1 : STD_LOGIC;
  signal wr2_isr2 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \AXI_LITE.xpm_single_fifo_rst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \AXI_LITE.xpm_single_fifo_rst\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \AXI_LITE.xpm_single_fifo_rst\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \AXI_LITE.xpm_single_fifo_rst\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \AXI_LITE.xpm_single_fifo_rst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \AXI_LITE.xpm_single_fifo_rst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \AXI_LITE.xpm_single_fifo_rst\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \AXI_LITE.xpm_single_fifo_rst\ : label is "TRUE";
  attribute srl_name : string;
  attribute srl_name of frst_d2_reg_srl2 : label is "inst/frst_d2_reg_srl2";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_arst_01 : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_arst_01 : label is 3;
  attribute INIT_SYNC_FF of xpm_arst_01 : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_arst_01 : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_arst_01 : label is "true";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_arst_01 : label is 0;
  attribute VERSION of xpm_arst_01 : label is 0;
  attribute XPM_CDC of xpm_arst_01 : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_arst_01 : label is "TRUE";
  attribute DEF_VAL of xpm_arst_04 : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_arst_04 : label is 3;
  attribute INIT_SYNC_FF of xpm_arst_04 : label is 0;
  attribute INV_DEF_VAL of xpm_arst_04 : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_arst_04 : label is "true";
  attribute RST_ACTIVE_HIGH of xpm_arst_04 : label is 0;
  attribute VERSION of xpm_arst_04 : label is 0;
  attribute XPM_CDC of xpm_arst_04 : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_arst_04 : label is "TRUE";
  attribute DEF_VAL of xpm_arst_05 : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_arst_05 : label is 3;
  attribute INIT_SYNC_FF of xpm_arst_05 : label is 0;
  attribute INV_DEF_VAL of xpm_arst_05 : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_arst_05 : label is "true";
  attribute RST_ACTIVE_HIGH of xpm_arst_05 : label is 0;
  attribute VERSION of xpm_arst_05 : label is 0;
  attribute XPM_CDC of xpm_arst_05 : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_arst_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_frst_c2p : label is 3;
  attribute INIT_SYNC_FF of xpm_single_frst_c2p : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_frst_c2p : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_frst_c2p : label is 0;
  attribute SRC_INPUT_REG of xpm_single_frst_c2p : label is 0;
  attribute VERSION of xpm_single_frst_c2p : label is 0;
  attribute XPM_CDC of xpm_single_frst_c2p : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_frst_c2p : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_frst_p2c : label is 3;
  attribute INIT_SYNC_FF of xpm_single_frst_p2c : label is 0;
  attribute KEEP_HIERARCHY of xpm_single_frst_p2c : label is "true";
  attribute SIM_ASSERT_CHK of xpm_single_frst_p2c : label is 0;
  attribute SRC_INPUT_REG of xpm_single_frst_p2c : label is 0;
  attribute VERSION of xpm_single_frst_p2c : label is 0;
  attribute XPM_CDC of xpm_single_frst_p2c : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_frst_p2c : label is "TRUE";
begin
  cl_stopstate_intr <= \<const0>\;
  crc_status_intr <= \<const0>\;
  disable_in_progress <= \<const0>\;
  dl0_stopstate_intr <= \<const0>\;
  dl1_stopstate_intr <= \<const0>\;
  dl2_stopstate_intr <= \<const0>\;
  dl3_stopstate_intr <= \<const0>\;
  ecc_status_intr(1) <= \<const0>\;
  ecc_status_intr(0) <= \<const0>\;
  errsoths_intr <= \<const0>\;
  errsotsynchs_intr <= \<const0>\;
  frame_rcvd_pulse_out <= \<const0>\;
  linebuffer_full <= \<const0>\;
  m_axis_eni_tdata(63) <= \<const0>\;
  m_axis_eni_tdata(62) <= \<const0>\;
  m_axis_eni_tdata(61) <= \<const0>\;
  m_axis_eni_tdata(60) <= \<const0>\;
  m_axis_eni_tdata(59) <= \<const0>\;
  m_axis_eni_tdata(58) <= \<const0>\;
  m_axis_eni_tdata(57) <= \<const0>\;
  m_axis_eni_tdata(56) <= \<const0>\;
  m_axis_eni_tdata(55) <= \<const0>\;
  m_axis_eni_tdata(54) <= \<const0>\;
  m_axis_eni_tdata(53) <= \<const0>\;
  m_axis_eni_tdata(52) <= \<const0>\;
  m_axis_eni_tdata(51) <= \<const0>\;
  m_axis_eni_tdata(50) <= \<const0>\;
  m_axis_eni_tdata(49) <= \<const0>\;
  m_axis_eni_tdata(48) <= \<const0>\;
  m_axis_eni_tdata(47) <= \<const0>\;
  m_axis_eni_tdata(46) <= \<const0>\;
  m_axis_eni_tdata(45) <= \<const0>\;
  m_axis_eni_tdata(44) <= \<const0>\;
  m_axis_eni_tdata(43) <= \<const0>\;
  m_axis_eni_tdata(42) <= \<const0>\;
  m_axis_eni_tdata(41) <= \<const0>\;
  m_axis_eni_tdata(40) <= \<const0>\;
  m_axis_eni_tdata(39) <= \<const0>\;
  m_axis_eni_tdata(38) <= \<const0>\;
  m_axis_eni_tdata(37) <= \<const0>\;
  m_axis_eni_tdata(36) <= \<const0>\;
  m_axis_eni_tdata(35) <= \<const0>\;
  m_axis_eni_tdata(34) <= \<const0>\;
  m_axis_eni_tdata(33) <= \<const0>\;
  m_axis_eni_tdata(32) <= \<const0>\;
  m_axis_eni_tdata(31) <= \<const0>\;
  m_axis_eni_tdata(30) <= \<const0>\;
  m_axis_eni_tdata(29) <= \<const0>\;
  m_axis_eni_tdata(28) <= \<const0>\;
  m_axis_eni_tdata(27) <= \<const0>\;
  m_axis_eni_tdata(26) <= \<const0>\;
  m_axis_eni_tdata(25) <= \<const0>\;
  m_axis_eni_tdata(24) <= \<const0>\;
  m_axis_eni_tdata(23) <= \<const0>\;
  m_axis_eni_tdata(22) <= \<const0>\;
  m_axis_eni_tdata(21) <= \<const0>\;
  m_axis_eni_tdata(20) <= \<const0>\;
  m_axis_eni_tdata(19) <= \<const0>\;
  m_axis_eni_tdata(18) <= \<const0>\;
  m_axis_eni_tdata(17) <= \<const0>\;
  m_axis_eni_tdata(16) <= \<const0>\;
  m_axis_eni_tdata(15) <= \<const0>\;
  m_axis_eni_tdata(14) <= \<const0>\;
  m_axis_eni_tdata(13) <= \<const0>\;
  m_axis_eni_tdata(12) <= \<const0>\;
  m_axis_eni_tdata(11) <= \<const0>\;
  m_axis_eni_tdata(10) <= \<const0>\;
  m_axis_eni_tdata(9) <= \<const0>\;
  m_axis_eni_tdata(8) <= \<const0>\;
  m_axis_eni_tdata(7) <= \<const0>\;
  m_axis_eni_tdata(6) <= \<const0>\;
  m_axis_eni_tdata(5) <= \<const0>\;
  m_axis_eni_tdata(4) <= \<const0>\;
  m_axis_eni_tdata(3) <= \<const0>\;
  m_axis_eni_tdata(2) <= \<const0>\;
  m_axis_eni_tdata(1) <= \<const0>\;
  m_axis_eni_tdata(0) <= \<const0>\;
  m_axis_eni_tdest(3) <= \<const0>\;
  m_axis_eni_tdest(2) <= \<const0>\;
  m_axis_eni_tdest(1) <= \<const0>\;
  m_axis_eni_tdest(0) <= \<const0>\;
  m_axis_eni_tkeep(7) <= \<const0>\;
  m_axis_eni_tkeep(6) <= \<const0>\;
  m_axis_eni_tkeep(5) <= \<const0>\;
  m_axis_eni_tkeep(4) <= \<const0>\;
  m_axis_eni_tkeep(3) <= \<const0>\;
  m_axis_eni_tkeep(2) <= \<const0>\;
  m_axis_eni_tkeep(1) <= \<const0>\;
  m_axis_eni_tkeep(0) <= \<const0>\;
  m_axis_eni_tlast <= \<const0>\;
  m_axis_eni_tuser(95) <= \<const0>\;
  m_axis_eni_tuser(94) <= \<const0>\;
  m_axis_eni_tuser(93) <= \<const0>\;
  m_axis_eni_tuser(92) <= \<const0>\;
  m_axis_eni_tuser(91) <= \<const0>\;
  m_axis_eni_tuser(90) <= \<const0>\;
  m_axis_eni_tuser(89) <= \<const0>\;
  m_axis_eni_tuser(88) <= \<const0>\;
  m_axis_eni_tuser(87) <= \<const0>\;
  m_axis_eni_tuser(86) <= \<const0>\;
  m_axis_eni_tuser(85) <= \<const0>\;
  m_axis_eni_tuser(84) <= \<const0>\;
  m_axis_eni_tuser(83) <= \<const0>\;
  m_axis_eni_tuser(82) <= \<const0>\;
  m_axis_eni_tuser(81) <= \<const0>\;
  m_axis_eni_tuser(80) <= \<const0>\;
  m_axis_eni_tuser(79) <= \<const0>\;
  m_axis_eni_tuser(78) <= \<const0>\;
  m_axis_eni_tuser(77) <= \<const0>\;
  m_axis_eni_tuser(76) <= \<const0>\;
  m_axis_eni_tuser(75) <= \<const0>\;
  m_axis_eni_tuser(74) <= \<const0>\;
  m_axis_eni_tuser(73) <= \<const0>\;
  m_axis_eni_tuser(72) <= \<const0>\;
  m_axis_eni_tuser(71) <= \<const0>\;
  m_axis_eni_tuser(70) <= \<const0>\;
  m_axis_eni_tuser(69) <= \<const0>\;
  m_axis_eni_tuser(68) <= \<const0>\;
  m_axis_eni_tuser(67) <= \<const0>\;
  m_axis_eni_tuser(66) <= \<const0>\;
  m_axis_eni_tuser(65) <= \<const0>\;
  m_axis_eni_tuser(64) <= \<const0>\;
  m_axis_eni_tuser(63) <= \<const0>\;
  m_axis_eni_tuser(62) <= \<const0>\;
  m_axis_eni_tuser(61) <= \<const0>\;
  m_axis_eni_tuser(60) <= \<const0>\;
  m_axis_eni_tuser(59) <= \<const0>\;
  m_axis_eni_tuser(58) <= \<const0>\;
  m_axis_eni_tuser(57) <= \<const0>\;
  m_axis_eni_tuser(56) <= \<const0>\;
  m_axis_eni_tuser(55) <= \<const0>\;
  m_axis_eni_tuser(54) <= \<const0>\;
  m_axis_eni_tuser(53) <= \<const0>\;
  m_axis_eni_tuser(52) <= \<const0>\;
  m_axis_eni_tuser(51) <= \<const0>\;
  m_axis_eni_tuser(50) <= \<const0>\;
  m_axis_eni_tuser(49) <= \<const0>\;
  m_axis_eni_tuser(48) <= \<const0>\;
  m_axis_eni_tuser(47) <= \<const0>\;
  m_axis_eni_tuser(46) <= \<const0>\;
  m_axis_eni_tuser(45) <= \<const0>\;
  m_axis_eni_tuser(44) <= \<const0>\;
  m_axis_eni_tuser(43) <= \<const0>\;
  m_axis_eni_tuser(42) <= \<const0>\;
  m_axis_eni_tuser(41) <= \<const0>\;
  m_axis_eni_tuser(40) <= \<const0>\;
  m_axis_eni_tuser(39) <= \<const0>\;
  m_axis_eni_tuser(38) <= \<const0>\;
  m_axis_eni_tuser(37) <= \<const0>\;
  m_axis_eni_tuser(36) <= \<const0>\;
  m_axis_eni_tuser(35) <= \<const0>\;
  m_axis_eni_tuser(34) <= \<const0>\;
  m_axis_eni_tuser(33) <= \<const0>\;
  m_axis_eni_tuser(32) <= \<const0>\;
  m_axis_eni_tuser(31) <= \<const0>\;
  m_axis_eni_tuser(30) <= \<const0>\;
  m_axis_eni_tuser(29) <= \<const0>\;
  m_axis_eni_tuser(28) <= \<const0>\;
  m_axis_eni_tuser(27) <= \<const0>\;
  m_axis_eni_tuser(26) <= \<const0>\;
  m_axis_eni_tuser(25) <= \<const0>\;
  m_axis_eni_tuser(24) <= \<const0>\;
  m_axis_eni_tuser(23) <= \<const0>\;
  m_axis_eni_tuser(22) <= \<const0>\;
  m_axis_eni_tuser(21) <= \<const0>\;
  m_axis_eni_tuser(20) <= \<const0>\;
  m_axis_eni_tuser(19) <= \<const0>\;
  m_axis_eni_tuser(18) <= \<const0>\;
  m_axis_eni_tuser(17) <= \<const0>\;
  m_axis_eni_tuser(16) <= \<const0>\;
  m_axis_eni_tuser(15) <= \<const0>\;
  m_axis_eni_tuser(14) <= \<const0>\;
  m_axis_eni_tuser(13) <= \<const0>\;
  m_axis_eni_tuser(12) <= \<const0>\;
  m_axis_eni_tuser(11) <= \<const0>\;
  m_axis_eni_tuser(10) <= \<const0>\;
  m_axis_eni_tuser(9) <= \<const0>\;
  m_axis_eni_tuser(8) <= \<const0>\;
  m_axis_eni_tuser(7) <= \<const0>\;
  m_axis_eni_tuser(6) <= \<const0>\;
  m_axis_eni_tuser(5) <= \<const0>\;
  m_axis_eni_tuser(4) <= \<const0>\;
  m_axis_eni_tuser(3) <= \<const0>\;
  m_axis_eni_tuser(2) <= \<const0>\;
  m_axis_eni_tuser(1) <= \<const0>\;
  m_axis_eni_tuser(0) <= \<const0>\;
  m_axis_eni_tvalid <= \<const0>\;
  m_axis_tuser(95 downto 72) <= \^m_axis_tuser\(95 downto 72);
  m_axis_tuser(71) <= \<const0>\;
  m_axis_tuser(70) <= \<const0>\;
  m_axis_tuser(69 downto 16) <= \^m_axis_tuser\(69 downto 16);
  m_axis_tuser(15) <= \<const0>\;
  m_axis_tuser(14) <= \<const0>\;
  m_axis_tuser(13) <= \<const0>\;
  m_axis_tuser(12) <= \<const0>\;
  m_axis_tuser(11) <= \<const0>\;
  m_axis_tuser(10) <= \<const0>\;
  m_axis_tuser(9) <= \<const0>\;
  m_axis_tuser(8) <= \<const0>\;
  m_axis_tuser(7) <= \<const0>\;
  m_axis_tuser(6) <= \<const0>\;
  m_axis_tuser(5) <= \<const0>\;
  m_axis_tuser(4) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1 downto 0) <= \^m_axis_tuser\(1 downto 0);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
\AXI_LITE.isr_cdc\: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc
     port map (
      D(1) => p_1_in(45),
      D(0) => p_1_in(43),
      E(1) => \AXI_LITE.reg_inf_n_15\,
      E(0) => isr_i0,
      \HSC2R_CDC[0].hsc2r_send_reg[0]_0\ => control_n_53,
      \HSC2R_CDC[10].hsc2r_send_reg[10]_0\ => control_n_58,
      \HSC2R_CDC[12].hsc2r_send_reg[12]_0\ => control_n_59,
      \HSC2R_CDC[14].hsc2r_send_reg[14]_0\ => control_n_60,
      \HSC2R_CDC[16].hsc2r_send_reg[16]_0\ => control_n_61,
      \HSC2R_CDC[18].hsc2r_send_reg[18]_0\ => control_n_62,
      \HSC2R_CDC[20].hsc2r_send_reg[20]_0\ => control_n_63,
      \HSC2R_CDC[22].hsc2r_send_reg[22]_0\ => control_n_64,
      \HSC2R_CDC[24].hsc2r_send_reg[24]_0\ => control_n_65,
      \HSC2R_CDC[26].hsc2r_send_reg[26]_0\ => control_n_66,
      \HSC2R_CDC[28].hsc2r_send_reg[28]_0\ => control_n_67,
      \HSC2R_CDC[2].hsc2r_send_reg[2]_0\ => control_n_54,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(15) => p_141_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(14) => p_29_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(13) => p_27_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(12) => p_25_in140_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(11) => p_23_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(10) => p_21_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(9) => p_19_in138_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(8) => p_17_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(7) => p_15_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(6) => p_13_in137_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(5) => p_11_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(4) => p_9_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(3) => p_7_in136_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(2) => p_5_in,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(1) => p_3_in_0,
      \HSC2R_CDC[30].hsc2r_send_reg[30]_0\(0) => control_n_90,
      \HSC2R_CDC[32].hsc2r_send_reg[32]_0\ => phecc_n_50,
      \HSC2R_CDC[35].hsc2r_send_reg[35]_0\ => control_n_74,
      \HSC2R_CDC[4].hsc2r_send_reg[4]_0\ => control_n_55,
      \HSC2R_CDC[6].hsc2r_send_reg[6]_0\ => control_n_56,
      \HSC2R_CDC[8].hsc2r_send_reg[8]_0\ => control_n_57,
      Q(1 downto 0) => phecc_status(2 downto 1),
      SR(0) => \p_0_in__0_6\,
      SS(0) => \AXI_LITE.reg_inf_n_5\,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      crc_done => crc_done,
      crc_status => crc_status,
      dest_out(1) => live_fifo_sts(2),
      dest_out(0) => live_fifo_sts(0),
      dest_pulse => wc_err_c2r,
      diwc_valid => diwc_valid,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_rxulpmesc => dl0_rxulpmesc,
      dl0_stopstate => dl0_stopstate,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_rxulpmesc => dl1_rxulpmesc,
      dl1_stopstate => dl1_stopstate,
      dl2_errcontrol => dl2_errcontrol,
      dl2_erresc => dl2_erresc,
      dl2_rxulpmesc => dl2_rxulpmesc,
      dl2_stopstate => dl2_stopstate,
      dl3_errcontrol => dl3_errcontrol,
      dl3_erresc => dl3_erresc,
      dl3_rxulpmesc => dl3_rxulpmesc,
      dl3_stopstate => dl3_stopstate,
      dout(4) => pkt_fifo_rdata(40),
      dout(3 downto 2) => pkt_fifo_rdata(19 downto 18),
      dout(1 downto 0) => pkt_fifo_rdata(9 downto 8),
      \ier_reg[3]\ => \AXI_LITE.isr_cdc_n_78\,
      interrupt_INST_0_i_3(2) => ier(9),
      interrupt_INST_0_i_3(1 downto 0) => ier(4 downto 3),
      isr_55 => isr_55,
      \isr_i_reg[0]_0\(0) => \AXI_LITE.reg_inf_n_12\,
      \isr_i_reg[46]_0\(36) => isr_o(46),
      \isr_i_reg[46]_0\(35) => isr_o(44),
      \isr_i_reg[46]_0\(34 downto 30) => isr_o(42 downto 38),
      \isr_i_reg[46]_0\(29 downto 27) => isr_o(36 downto 34),
      \isr_i_reg[46]_0\(26 downto 9) => isr_o(31 downto 14),
      \isr_i_reg[46]_0\(8 downto 6) => isr_o(9 downto 7),
      \isr_i_reg[46]_0\(5 downto 0) => isr_o(5 downto 0),
      \isr_i_reg[55]_0\(16) => p_3_in(23),
      \isr_i_reg[55]_0\(15 downto 11) => p_3_in(14 downto 10),
      \isr_i_reg[55]_0\(10 downto 9) => p_3_in(5 downto 4),
      \isr_i_reg[55]_0\(8 downto 7) => p_3_in(1 downto 0),
      \isr_i_reg[55]_0\(6 downto 3) => p_0_in(5 downto 2),
      \isr_i_reg[55]_0\(2) => \AXI_LITE.isr_cdc_n_75\,
      \isr_i_reg[55]_0\(1) => \AXI_LITE.isr_cdc_n_76\,
      \isr_i_reg[55]_0\(0) => \AXI_LITE.isr_cdc_n_77\,
      lx_info_all(7 downto 4) => lx_info_all(11 downto 8),
      lx_info_all(3 downto 0) => lx_info_all(5 downto 2),
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      p_0_in => p_0_in_1,
      p_0_in27_in => p_0_in27_in,
      p_0_in28_in => p_0_in28_in,
      p_0_in29_in => p_0_in29_in,
      p_0_in30_in => p_0_in30_in,
      p_0_in33_in => p_0_in33_in,
      p_0_in34_in => p_0_in34_in,
      p_0_in39_in => p_0_in39_in,
      p_0_in5_in => p_0_in5_in,
      p_0_in6_in => p_0_in6_in,
      p_0_in7_in => p_0_in7_in,
      p_0_in8_in => p_0_in8_in,
      phecc_done => phecc_done,
      pkt_valid => pkt_valid,
      s_axi_aclk => s_axi_aclk,
      \s_axi_rdata_reg[23]\(0) => soft_rst,
      s_axi_wdata(24) => s_axi_wdata(31),
      s_axi_wdata(23 downto 0) => s_axi_wdata(23 downto 0),
      \src_hsdata_ff_reg[0]\(39 downto 34) => reg_ppi_status(5 downto 0),
      \src_hsdata_ff_reg[0]\(33) => reg_crc_status,
      \src_hsdata_ff_reg[0]\(32) => reg_data_status,
      \src_hsdata_ff_reg[0]\(31 downto 0) => errframe_status(31 downto 0),
      \src_hsdata_ff_reg[0]_0\(0) => frame_rcvd,
      src_in(1) => spkt_fifo_full,
      src_in(0) => linebuf_full,
      \syncstages_ff_reg[2]\ => cl_info_all(1),
      vcx_err => vcx_err,
      wc_err => wc_err,
      wr2_isr1 => wr2_isr1,
      wr2_isr2 => wr2_isr2
    );
\AXI_LITE.reg_inf\: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf
     port map (
      D(1) => p_1_in(45),
      D(0) => p_1_in(43),
      E(1) => \AXI_LITE.reg_inf_n_15\,
      E(0) => isr_i0,
      Q(0) => soft_rst,
      SR(0) => \p_0_in__0_6\,
      SS(0) => \AXI_LITE.reg_inf_n_5\,
      \active_lanes_reg[1]_0\ => lane_merger_n_0,
      cl_enable => cl_enable,
      cl_info_reg_0 => cl_info_all(1),
      \core_config_reg[1]_0\(0) => \AXI_LITE.reg_inf_n_12\,
      dest_out => core_men_r2c,
      dest_pulse => wc_err_c2r,
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dl0_stopstate => dl0_stopstate,
      dl1_stopstate => dl1_stopstate,
      dl2_stopstate => dl2_stopstate,
      dl3_stopstate => dl3_stopstate,
      end_mem_wr2 => end_mem_wr2,
      errframedata_d1 => errframedata_d1,
      full => linebuf_full,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => spkt_fifo_full,
      \ier_reg[9]_0\(2) => ier(9),
      \ier_reg[9]_0\(1 downto 0) => ier(4 downto 3),
      img_send_reg_0 => phecc_n_0,
      interrupt => interrupt,
      interrupt_0(16) => p_3_in(23),
      interrupt_0(15 downto 11) => p_3_in(14 downto 10),
      interrupt_0(10 downto 9) => p_3_in(5 downto 4),
      interrupt_0(8 downto 7) => p_3_in(1 downto 0),
      interrupt_0(6 downto 3) => p_0_in(5 downto 2),
      interrupt_0(2) => \AXI_LITE.isr_cdc_n_75\,
      interrupt_0(1) => \AXI_LITE.isr_cdc_n_76\,
      interrupt_0(0) => \AXI_LITE.isr_cdc_n_77\,
      interrupt_1(36) => isr_o(46),
      interrupt_1(35) => isr_o(44),
      interrupt_1(34 downto 30) => isr_o(42 downto 38),
      interrupt_1(29 downto 27) => isr_o(36 downto 34),
      interrupt_1(26 downto 9) => isr_o(31 downto 14),
      interrupt_1(8 downto 6) => isr_o(9 downto 7),
      interrupt_1(5 downto 0) => isr_o(5 downto 0),
      interrupt_2 => \AXI_LITE.isr_cdc_n_78\,
      isr_55 => isr_55,
      lp_count_en(3 downto 0) => lp_count_en(3 downto 0),
      lp_data => lp_data,
      lx_info_all(7 downto 4) => lx_info_all(11 downto 8),
      lx_info_all(3 downto 0) => lx_info_all(5 downto 2),
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_aresetn_0 => \AXI_LITE.reg_inf_n_29\,
      \out\(3) => dl3_shutdown,
      \out\(2) => dl2_shutdown,
      \out\(1) => dl1_shutdown,
      \out\(0) => dl0_shutdown,
      p_0_in27_in => p_0_in27_in,
      p_0_in28_in => p_0_in28_in,
      p_0_in29_in => p_0_in29_in,
      p_0_in30_in => p_0_in30_in,
      p_0_in33_in => p_0_in33_in,
      p_0_in34_in => p_0_in34_in,
      p_0_in39_in => p_0_in39_in,
      p_0_in5_in => p_0_in5_in,
      p_0_in6_in => p_0_in6_in,
      p_0_in7_in => p_0_in7_in,
      p_0_in8_in => p_0_in8_in,
      pktnppi_fifo_rst_reg_0 => pktnppi_fifo_rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(5 downto 0) => s_axi_araddr(7 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(5 downto 0) => s_axi_awaddr(7 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_reg_0 => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_reg[20]_0\(1) => live_fifo_sts(2),
      \s_axi_rdata_reg[20]_0\(0) => live_fifo_sts(0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_reg_0 => s_axi_rvalid,
      s_axi_wdata(25 downto 23) => s_axi_wdata(31 downto 29),
      s_axi_wdata(22 downto 0) => s_axi_wdata(22 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \src_hsdata_ff_reg[25]\(25 downto 0) => diwc_corrected(25 downto 0),
      src_in(41 downto 36) => reg_ppi_status(5 downto 0),
      src_in(35 downto 34) => reg_status(35 downto 34),
      src_in(33) => reg_crc_status,
      src_in(32) => reg_data_status,
      src_in(31 downto 0) => errframe_status(31 downto 0),
      src_rcv => img_rcv,
      src_send => img_send,
      \syncstages_ff_reg[0]\ => data_shutdown,
      \syncstages_ff_reg[2]\ => \AXI_LITE.reg_inf_n_31\,
      vcx_err => vcx_err,
      wr2_isr1 => wr2_isr1,
      wr2_isr2 => wr2_isr2,
      wr_en => spkt_fifo_wen
    );
\AXI_LITE.xpm_single_fifo_rst\: entity work.\bd_91b0_rx_0_xpm_cdc_single__129\
     port map (
      dest_clk => m_axis_aclk,
      dest_out => fifo_rst_r2c,
      src_clk => s_axi_aclk,
      src_in => pktnppi_fifo_rst
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\LANE_1.ppi_fifo0\: entity work.\bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\
     port map (
      din(11 downto 0) => ppi_fifo_l0_wdata(11 downto 0),
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dout(11 downto 0) => ppi_fifo_l0_rdata(11 downto 0),
      empty => ppi_fifo_l0_empty,
      o_pkt_prcng_d1_reg => ppi_fifo_l1_empty,
      o_pkt_prcng_d1_reg_0(0) => ppi_fifo_l1_rdata(10),
      p_26_in => p_26_in,
      ppi_fifo_wen => ppi_fifo_l0_wen,
      rd_en => lane_merger_n_44,
      rst => ppi_fifo_rst
    );
\LANE_1.ppi_inf0\: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf
     port map (
      dest_arst => rstn_o1,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxvalidhs => dl0_rxvalidhs,
      pkt_wr_in_progress_d1_reg_0 => rstn_o0,
      ppi_fifo_wdata(11 downto 0) => ppi_fifo_l0_wdata(11 downto 0),
      ppi_fifo_wen => ppi_fifo_l0_wen
    );
\LANE_2.ppi_fifo1\: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo
     port map (
      din(11 downto 0) => ppi_fifo_l1_wdata(11 downto 0),
      dl1_rxbyteclkhs => dl1_rxbyteclkhs,
      dout(11 downto 0) => ppi_fifo_l1_rdata(11 downto 0),
      empty => ppi_fifo_l1_empty,
      ppi_fifo_wen => ppi_fifo_l1_wen,
      rd_en => lane_merger_n_45,
      rst => ppi_fifo_rst
    );
\LANE_2.ppi_inf1\: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0
     port map (
      dest_arst => rstn_o1,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxbyteclkhs => dl1_rxbyteclkhs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxvalidhs => dl1_rxvalidhs,
      pkt_wr_in_progress_d1_reg_0 => rstn_o0,
      ppi_fifo_wdata(11 downto 0) => ppi_fifo_l1_wdata(11 downto 0),
      ppi_fifo_wen => ppi_fifo_l1_wen
    );
\RX_1500M.line_buffer\: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer
     port map (
      D(67 downto 0) => mem_rdata(67 downto 0),
      SR(0) => \p_0_in__0_6\,
      almost_full => linebuf_almost_full,
      din(67 downto 0) => mem_wdata(67 downto 0),
      empty => mem_rempty,
      full => linebuf_full,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2) => \RX_1500M.line_buffer_n_71\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1) => \RX_1500M.line_buffer_n_72\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0) => \RX_1500M.line_buffer_n_73\,
      lbuf_blk_wen_i => lbuf_blk_wen_i,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      \mem_wdata_reg[66]\ => phecc_n_111,
      p_0_in(2 downto 0) => p_0_in_4(3 downto 1),
      rd_en => mem_ren,
      wr_en => mem_wen
    );
control: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control
     port map (
      D(0) => phecc_n_46,
      E(0) => mem_data_l320,
      \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ => control_n_53,
      \ERR_FRAME_DATA[10].errframedata_reg[10]_0\ => control_n_63,
      \ERR_FRAME_DATA[11].errframedata_reg[11]_0\ => control_n_64,
      \ERR_FRAME_DATA[12].errframedata_reg[12]_0\ => control_n_65,
      \ERR_FRAME_DATA[13].errframedata_reg[13]_0\ => control_n_66,
      \ERR_FRAME_DATA[14].errframedata_reg[14]_0\ => control_n_67,
      \ERR_FRAME_DATA[1].errframedata_reg[1]_0\ => control_n_54,
      \ERR_FRAME_DATA[2].errframedata_reg[2]_0\ => control_n_55,
      \ERR_FRAME_DATA[3].errframedata_reg[3]_0\ => control_n_56,
      \ERR_FRAME_DATA[4].errframedata_reg[4]_0\ => control_n_57,
      \ERR_FRAME_DATA[5].errframedata_reg[5]_0\ => control_n_58,
      \ERR_FRAME_DATA[6].errframedata_reg[6]_0\ => control_n_59,
      \ERR_FRAME_DATA[7].errframedata_reg[7]_0\ => control_n_60,
      \ERR_FRAME_DATA[8].errframedata_reg[8]_0\ => control_n_61,
      \ERR_FRAME_DATA[9].errframedata_reg[9]_0\ => control_n_62,
      \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\(0) => reg_ppi_status(0),
      \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_1\ => data_n_17,
      \ERR_FRAME_SYNC_ALL[10].errframesync_reg[10]_0\ => data_n_27,
      \ERR_FRAME_SYNC_ALL[11].errframesync_reg[11]_0\ => data_n_28,
      \ERR_FRAME_SYNC_ALL[12].errframesync_reg[12]_0\ => data_n_29,
      \ERR_FRAME_SYNC_ALL[13].errframesync_reg[13]_0\ => data_n_30,
      \ERR_FRAME_SYNC_ALL[14].errframesync_reg[14]_0\ => data_n_31,
      \ERR_FRAME_SYNC_ALL[15].errframesync_reg[15]_0\ => data_n_32,
      \ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]_0\ => data_n_18,
      \ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]_0\ => data_n_19,
      \ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]_0\ => data_n_20,
      \ERR_FRAME_SYNC_ALL[4].errframesync_reg[4]_0\ => data_n_21,
      \ERR_FRAME_SYNC_ALL[5].errframesync_reg[5]_0\ => data_n_22,
      \ERR_FRAME_SYNC_ALL[6].errframesync_reg[6]_0\ => data_n_23,
      \ERR_FRAME_SYNC_ALL[7].errframesync_reg[7]_0\ => data_n_24,
      \ERR_FRAME_SYNC_ALL[8].errframesync_reg[8]_0\ => data_n_25,
      \ERR_FRAME_SYNC_ALL[9].errframesync_reg[9]_0\ => data_n_26,
      \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]_0\ => control_n_1,
      \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]_1\ => phecc_n_158,
      \ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync_reg[10]_0\ => phecc_n_166,
      \ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync_reg[11]_0\ => phecc_n_169,
      \ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync_reg[12]_0\ => phecc_n_159,
      \ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync_reg[13]_0\ => phecc_n_162,
      \ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync_reg[14]_0\ => phecc_n_165,
      \ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync_reg[15]_0\ => phecc_n_168,
      \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]_0\ => phecc_n_157,
      \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]_0\ => phecc_n_156,
      \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]_0\ => phecc_n_155,
      \ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync_reg[4]_0\ => phecc_n_161,
      \ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync_reg[5]_0\ => phecc_n_164,
      \ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync_reg[6]_0\ => phecc_n_167,
      \ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync_reg[7]_0\ => phecc_n_170,
      \ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync_reg[8]_0\ => phecc_n_160,
      \ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync_reg[9]_0\ => phecc_n_163,
      \FSM_sequential_cur_state_reg[0]_0\ => control_n_73,
      \FSM_sequential_cur_state_reg[1]_0\ => control_n_71,
      \FSM_sequential_cur_state_reg[1]_1\ => control_n_98,
      \FSM_sequential_cur_state_reg[1]_2\ => phecc_n_48,
      \FSM_sequential_cur_state_reg[1]_3\ => phecc_n_47,
      \FSM_sequential_cur_state_reg[1]_4\(0) => phecc_status(2),
      \LINE_BUF_WR_64.mem_data_l32_reg[31]\ => data_n_12,
      \LINE_BUF_WR_64.mem_wdata_i_reg[0]\ => phecc_n_106,
      Q(1) => cur_state(2),
      Q(0) => cur_state(0),
      SR(0) => \p_0_in__0_6\,
      crc_done => crc_done,
      crc_en => crc_en,
      crc_rst => crc_rst,
      crc_start => crc_start,
      crc_start_d1_reg => phecc_n_44,
      crc_status => crc_status,
      crc_trig_d10 => crc_trig_d10,
      \cur_lp_vc_reg[3]_0\(5 downto 4) => diwc_corrected(25 downto 24),
      \cur_lp_vc_reg[3]_0\(3 downto 0) => diwc_corrected(7 downto 4),
      \cur_lp_vc_reg[3]_1\(0) => cur_lp_vc0,
      data_done => data_done,
      data_done_0 => data_done_3,
      data_wip_reg => data_wip_reg,
      dest_out => core_men_r2c,
      diwc_corrected_zero => diwc_corrected_zero,
      diwc_valid => diwc_valid,
      dout(2) => pkt_fifo_rdata(40),
      dout(1) => pkt_fifo_rdata(18),
      dout(0) => pkt_fifo_rdata(8),
      empty => pkt_fifo_empty,
      errframedata_d1 => errframedata_d1,
      \errframedata_d1_reg[15]_0\(15) => p_141_in,
      \errframedata_d1_reg[15]_0\(14) => p_29_in,
      \errframedata_d1_reg[15]_0\(13) => p_27_in,
      \errframedata_d1_reg[15]_0\(12) => p_25_in140_in,
      \errframedata_d1_reg[15]_0\(11) => p_23_in,
      \errframedata_d1_reg[15]_0\(10) => p_21_in,
      \errframedata_d1_reg[15]_0\(9) => p_19_in138_in,
      \errframedata_d1_reg[15]_0\(8) => p_17_in,
      \errframedata_d1_reg[15]_0\(7) => p_15_in,
      \errframedata_d1_reg[15]_0\(6) => p_13_in137_in,
      \errframedata_d1_reg[15]_0\(5) => p_11_in,
      \errframedata_d1_reg[15]_0\(4) => p_9_in,
      \errframedata_d1_reg[15]_0\(3) => p_7_in136_in,
      \errframedata_d1_reg[15]_0\(2) => p_5_in,
      \errframedata_d1_reg[15]_0\(1) => p_3_in_0,
      \errframedata_d1_reg[15]_0\(0) => control_n_90,
      lp_wc0 => lp_wc0,
      lp_wc0_i_reg_reg_0 => phecc_n_56,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      mem_data1 => mem_data1,
      p_0_in => p_0_in_1,
      p_1_in => p_1_in_2,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in19_in => p_1_in19_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in22_in => p_1_in22_in,
      p_1_in25_in => p_1_in25_in,
      p_1_in28_in => p_1_in28_in,
      p_1_in31_in => p_1_in31_in,
      p_1_in34_in => p_1_in34_in,
      p_1_in37_in => p_1_in37_in,
      p_1_in40_in => p_1_in40_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_50_out => p_50_out,
      p_52_out => p_52_out,
      p_54_out => p_54_out,
      p_56_out => p_56_out,
      p_58_out => p_58_out,
      p_60_out => p_60_out,
      p_62_out => p_62_out,
      p_64_out => p_64_out,
      p_66_out => p_66_out,
      p_68_out => p_68_out,
      p_70_out => p_70_out,
      p_72_out => p_72_out,
      p_74_out => p_74_out,
      p_76_out => p_76_out,
      p_78_out => p_78_out,
      p_80_out => p_80_out,
      phecc_done => phecc_done,
      phecc_start => phecc_start,
      pkt_rdvld_reg_0 => control_n_74,
      pkt_rdvld_reg_1 => control_n_93,
      pkt_rdvld_reg_2 => control_n_94,
      pkt_valid => pkt_valid,
      rd_en => pkt_fifo_ren,
      \reg_ecc_status_i_reg[2]_0\(1) => phecc_n_51,
      \reg_ecc_status_i_reg[2]_0\(0) => phecc_n_52,
      src_in(33 downto 32) => reg_status(35 downto 34),
      src_in(31 downto 0) => errframe_status(31 downto 0),
      wc_gt_pload => wc_gt_pload
    );
crc: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc
     port map (
      D(1) => exp_crc(9),
      D(0) => exp_crc(7),
      E(0) => data_p_strb,
      Q(15 downto 0) => exp_crc_i(15 downto 0),
      SR(0) => \p_0_in__0_6\,
      \c_data_reg[15]_0\(15 downto 0) => c_data(15 downto 0),
      crc_blk_sel(3 downto 0) => crc_blk_sel(3 downto 0),
      crc_done => crc_done,
      crc_en => crc_en,
      \crc_reg_out_reg[15]\(5) => crc_n_36,
      \crc_reg_out_reg[15]\(4) => crc_n_37,
      \crc_reg_out_reg[15]\(3) => crc_n_38,
      \crc_reg_out_reg[15]\(2) => crc_n_39,
      \crc_reg_out_reg[15]\(1) => crc_n_40,
      \crc_reg_out_reg[15]\(0) => crc_n_41,
      crc_rst => crc_rst,
      crc_start => crc_start,
      crc_start_d1 => crc_start_d1,
      crc_status => crc_status,
      \data_p_strb_reg[1]_0\(1) => crc_n_42,
      \data_p_strb_reg[1]_0\(0) => crc_n_43,
      \data_p_strb_reg[1]_1\(1) => data_n_133,
      \data_p_strb_reg[1]_1\(0) => data_n_134,
      dest_out => core_men_r2c,
      dout(31 downto 24) => pkt_fifo_rdata(37 downto 30),
      dout(23 downto 16) => pkt_fifo_rdata(27 downto 20),
      dout(15 downto 8) => pkt_fifo_rdata(17 downto 10),
      dout(7 downto 0) => pkt_fifo_rdata(7 downto 0),
      \exp_crc_i_reg[12]_0\(1) => data_n_135,
      \exp_crc_i_reg[12]_0\(0) => data_n_136,
      \exp_crc_i_reg[15]_0\(15 downto 0) => p_2_in(15 downto 0),
      lp_wc0 => lp_wc0,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      \src_ff_reg[33]\ => gen_pkt_fifo_n_73,
      \src_ff_reg[33]_0\ => gen_pkt_fifo_n_74,
      src_in(0) => reg_crc_status
    );
data: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data
     port map (
      CO(0) => phecc_n_154,
      D(31 downto 0) => mem_data(31 downto 0),
      DI(0) => phecc_n_138,
      E(0) => data_p_strb,
      \ERR_FRAME_SYNC[15].fe_hunt_reg[15]_0\ => \AXI_LITE.reg_inf_n_31\,
      \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]\ => control_n_1,
      \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\ => data_n_17,
      \ERR_FRAME_SYNC_ECCERR[10].ecc_errframesync_reg[10]\ => data_n_27,
      \ERR_FRAME_SYNC_ECCERR[11].ecc_errframesync_reg[11]\ => data_n_28,
      \ERR_FRAME_SYNC_ECCERR[12].ecc_errframesync_reg[12]\ => data_n_29,
      \ERR_FRAME_SYNC_ECCERR[13].ecc_errframesync_reg[13]\ => data_n_30,
      \ERR_FRAME_SYNC_ECCERR[14].ecc_errframesync_reg[14]\ => data_n_31,
      \ERR_FRAME_SYNC_ECCERR[15].ecc_errframesync_reg[15]\ => data_n_32,
      \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]\ => data_n_18,
      \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]\ => data_n_19,
      \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]\ => data_n_20,
      \ERR_FRAME_SYNC_ECCERR[4].ecc_errframesync_reg[4]\ => data_n_21,
      \ERR_FRAME_SYNC_ECCERR[5].ecc_errframesync_reg[5]\ => data_n_22,
      \ERR_FRAME_SYNC_ECCERR[6].ecc_errframesync_reg[6]\ => data_n_23,
      \ERR_FRAME_SYNC_ECCERR[7].ecc_errframesync_reg[7]\ => data_n_24,
      \ERR_FRAME_SYNC_ECCERR[8].ecc_errframesync_reg[8]\ => data_n_25,
      \ERR_FRAME_SYNC_ECCERR[9].ecc_errframesync_reg[9]\ => data_n_26,
      \FRAME_RCVD_GEN[2].frame_rcvd_i_reg[2]_0\(0) => frame_rcvd,
      \FSM_sequential_cur_state_reg[0]\ => data_n_153,
      \FSM_sequential_cur_state_reg[0]_0\(0) => cur_state(0),
      \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_0\ => phecc_n_108,
      \LINE_BUF_WR_64.mem_data_l32_reg[31]_0\(0) => mem_data_l320,
      \LINE_BUF_WR_64.mem_wdata_i_reg[0]_0\ => control_n_94,
      \LINE_BUF_WR_64.mem_wdata_i_reg[0]_1\ => control_n_93,
      \LINE_BUF_WR_64.mem_wdata_i_reg[0]_2\ => phecc_n_76,
      \LINE_BUF_WR_64.mem_wdata_i_reg[64]_0\ => phecc_n_110,
      \LINE_BUF_WR_64.mem_wdata_i_reg[65]_0\ => phecc_n_153,
      \LINE_BUF_WR_64.mem_wdata_i_reg[67]_0\(2 downto 0) => p_0_in_4(3 downto 1),
      \LINE_BUF_WR_64.mem_wdata_i_reg[67]_1\(1 downto 0) => \p_0_out__0\(3 downto 2),
      \LINE_BUF_WR_64.mem_wen_i_reg_0\ => phecc_n_106,
      \LINE_BUF_WR_64.str_fwd_reg_0\ => data_n_12,
      \LINE_BUF_WR_64.str_fwd_reg_1\ => phecc_n_109,
      Q(25 downto 0) => diwc_corrected(25 downto 0),
      S(6) => data_n_125,
      S(5) => data_n_126,
      S(4) => data_n_127,
      S(3) => data_n_128,
      S(2) => data_n_129,
      S(1) => data_n_130,
      S(0) => data_n_131,
      SR(0) => \p_0_in__0_6\,
      almost_full => linebuf_almost_full,
      crc_blk_sel(3 downto 0) => crc_blk_sel(3 downto 0),
      \crc_blk_sel_reg[0]_0\ => phecc_n_152,
      \crc_blk_sel_reg[1]_0\ => phecc_n_151,
      \crc_blk_sel_reg[2]_0\ => phecc_n_150,
      \crc_blk_sel_reg[3]_0\ => phecc_n_139,
      \crc_p_strb_reg[0]_0\(1) => data_n_133,
      \crc_p_strb_reg[0]_0\(0) => data_n_134,
      \crc_p_strb_reg[1]_0\(1) => phecc_n_148,
      \crc_p_strb_reg[1]_0\(0) => phecc_n_149,
      \crc_p_value_reg[15]_0\(15 downto 0) => p_2_in(15 downto 0),
      \crc_p_value_reg[15]_1\(15 downto 0) => p_1_in_5(15 downto 0),
      crc_partial0 => crc_partial0,
      crc_start_d1 => crc_start_d1,
      crc_start_d1_reg(1) => data_n_135,
      crc_start_d1_reg(0) => data_n_136,
      crc_trig_d10 => crc_trig_d10,
      crc_trig_d2 => crc_trig_d2,
      crc_trig_d2_reg_0 => data_n_34,
      \cur_byte_cnt_reg[15]_0\(15 downto 0) => byt_cnt_adj(15 downto 0),
      \cur_byte_cnt_reg[3]_0\(3 downto 0) => cur_byte_cnt(3 downto 0),
      \cur_byte_cnt_reg[8]_0\(3 downto 2) => \p_0_in__0\(11 downto 10),
      \cur_byte_cnt_reg[8]_0\(1 downto 0) => \p_0_in__0\(7 downto 6),
      data_done => data_done,
      data_done_0 => data_done_3,
      data_donei120_out => data_donei120_out,
      data_sdown_reg_reg_0 => data_shutdown,
      data_wip_reg => data_wip_reg,
      data_wip_reg_i_2_0(1 downto 0) => data_type(5 downto 4),
      dest_out => core_men_r2c,
      din(67 downto 0) => mem_wdata(67 downto 0),
      diwc_corrected_lte4 => diwc_corrected_lte4,
      diwc_corrected_zero => diwc_corrected_zero,
      dout(0) => pkt_fifo_rdata(41),
      end_mem_wr2 => end_mem_wr2,
      \exp_crc_i_reg[15]\(15 downto 0) => c_data(15 downto 0),
      \exp_crc_i_reg[8]\(1) => crc_n_42,
      \exp_crc_i_reg[8]\(0) => crc_n_43,
      \exp_crc_r_reg[15]_0\(15 downto 0) => exp_crc(15 downto 0),
      fsm_wip_reg_reg_0 => control_n_98,
      fsm_wip_reg_reg_1 => phecc_n_48,
      full => linebuf_full,
      lbuf_blk_wen_i => lbuf_blk_wen_i,
      lbuf_blk_wen_i_reg_0 => phecc_n_111,
      lp_count_en(3 downto 0) => lp_count_en(3 downto 0),
      lp_data => lp_data,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      mem_data1 => mem_data1,
      \mem_wdata_reg[5]_0\(5 downto 0) => exp_ecc(5 downto 0),
      \mem_wdata_reg[67]_0\(2) => \RX_1500M.line_buffer_n_71\,
      \mem_wdata_reg[67]_0\(1) => \RX_1500M.line_buffer_n_72\,
      \mem_wdata_reg[67]_0\(0) => \RX_1500M.line_buffer_n_73\,
      \out\(12 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(15 downto 3),
      p_1_in => p_1_in_2,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in19_in => p_1_in19_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in22_in => p_1_in22_in,
      p_1_in25_in => p_1_in25_in,
      p_1_in28_in => p_1_in28_in,
      p_1_in31_in => p_1_in31_in,
      p_1_in34_in => p_1_in34_in,
      p_1_in37_in => p_1_in37_in,
      p_1_in40_in => p_1_in40_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      phecc_start => phecc_start,
      phecc_start_d1 => phecc_start_d1,
      pkt_valid => pkt_valid,
      pre_byt_cnt1_reg_0(3) => phecc_n_115,
      pre_byt_cnt1_reg_0(2) => phecc_n_116,
      pre_byt_cnt1_reg_0(1) => phecc_n_117,
      pre_byt_cnt1_reg_0(0) => phecc_n_118,
      pre_byt_cnt2_reg_0(2) => phecc_n_135,
      pre_byt_cnt2_reg_0(1) => phecc_n_136,
      pre_byt_cnt2_reg_0(0) => phecc_n_137,
      pre_byt_cnt2_reg_i_2_0(15 downto 0) => byte_cnt(15 downto 0),
      wc_err => wc_err,
      wc_gt_pload => wc_gt_pload,
      wr_en => mem_wen
    );
fifo_arst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => fifo_rst_p2c,
      I1 => fifo_arst,
      I2 => m_axis_aresetn,
      I3 => fifo_rst_r2c,
      O => fifo_arst_i_1_n_0
    );
fifo_arst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fifo_arst_i_1_n_0,
      Q => fifo_arst,
      R => '0'
    );
frst_d2_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dl0_rxbyteclkhs,
      D => fifo_rst_c2p,
      Q => frst_d2_reg_srl2_n_0
    );
frst_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => frst_d2_reg_srl2_n_0,
      Q => frst_d3,
      R => '0'
    );
gen_pkt_fifo: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo
     port map (
      D(3 downto 0) => mem_data(31 downto 28),
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(5) => crc_n_36,
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(4) => crc_n_37,
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(3) => crc_n_38,
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(2) => crc_n_39,
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(1) => crc_n_40,
      \HSC2R_CDC[33].hsc2r_bus_cdc_i_2\(0) => crc_n_41,
      \LINE_BUF_WR_64.mem_data_l32_reg[28]\ => phecc_n_107,
      \LINE_BUF_WR_64.mem_data_l32_reg[28]_0\ => phecc_n_105,
      Q(1 downto 0) => byte_cnt(1 downto 0),
      \crc_reg_out_reg[12]\ => gen_pkt_fifo_n_73,
      \crc_reg_out_reg[15]\ => gen_pkt_fifo_n_74,
      dest_out => fifo_rst_c2p,
      din(41 downto 0) => pkt_fifo_wdata(41 downto 0),
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dout(37 downto 36) => pkt_fifo_rdata(41 downto 40),
      dout(35 downto 28) => pkt_fifo_rdata(37 downto 30),
      dout(27 downto 0) => pkt_fifo_rdata(27 downto 0),
      empty => pkt_fifo_empty,
      \exp_crc_r_reg[15]\(15 downto 0) => exp_crc_i(15 downto 0),
      \gen_rd_b.doutb_reg_reg[17]\(15 downto 0) => exp_crc(15 downto 0),
      \gen_rd_b.doutb_reg_reg[27]\(7 downto 0) => p_1_in_5(7 downto 0),
      lp_wc0 => lp_wc0,
      m_axis_aclk => m_axis_aclk,
      pkt_valid => pkt_valid,
      rd_en => pkt_fifo_ren,
      src_in(5 downto 0) => reg_ppi_status(5 downto 0),
      wr_en => pkt_fifo_wen
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vc_fixed(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vc_fixed(2)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vc_fixed(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vc_fixed(0)
    );
lane_merger: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger
     port map (
      \arststages_ff_reg[2]\ => lane_merger_n_0,
      \buf0_reg[9]_0\ => ppi_fifo_l0_empty,
      dest_arst => ppi_ss1,
      din(41 downto 0) => pkt_fifo_wdata(41 downto 0),
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dout(11 downto 0) => ppi_fifo_l0_rdata(11 downto 0),
      empty => ppi_fifo_l1_empty,
      l0_empty_reg_0 => lane_merger_n_45,
      l1_empty_reg_0(11 downto 0) => ppi_fifo_l1_rdata(11 downto 0),
      o_pkt_prcng_d1_reg_0 => rstn_o0,
      o_pkt_prcng_d1_reg_1 => rstn_o1,
      p_26_in => p_26_in,
      rd_en => lane_merger_n_44,
      rst => ppi_fifo_rst,
      wr_en => pkt_fifo_wen
    );
phecc: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc
     port map (
      CO(0) => phecc_n_154,
      D(0) => phecc_n_46,
      DI(0) => phecc_n_138,
      E(0) => phecc_start_d1,
      \FSM_sequential_cur_state_reg[0]\ => control_n_73,
      \FSM_sequential_cur_state_reg[0]_0\ => data_n_153,
      \FSM_sequential_cur_state_reg[0]_1\ => control_n_71,
      \LINE_BUF_WR_64.mem_wdata_i_reg[64]\ => \AXI_LITE.reg_inf_n_29\,
      \LINE_BUF_WR_64.mem_wdata_i_reg[64]_0\ => data_n_34,
      Q(0) => cur_state(2),
      S(6) => data_n_125,
      S(5) => data_n_126,
      S(4) => data_n_127,
      S(3) => data_n_128,
      S(2) => data_n_129,
      S(1) => data_n_130,
      S(0) => data_n_131,
      SR(0) => \p_0_in__0_6\,
      byt_cnt_adj(15 downto 0) => byt_cnt_adj(15 downto 0),
      \byt_cnt_adj_reg[11]_0\(3) => phecc_n_115,
      \byt_cnt_adj_reg[11]_0\(2) => phecc_n_116,
      \byt_cnt_adj_reg[11]_0\(1) => phecc_n_117,
      \byt_cnt_adj_reg[11]_0\(0) => phecc_n_118,
      byte_cnt(15 downto 0) => byte_cnt(15 downto 0),
      \byte_cnt_reg_reg[0]_0\(1) => phecc_n_148,
      \byte_cnt_reg_reg[0]_0\(0) => phecc_n_149,
      \byte_cnt_reg_reg[11]_0\(2) => phecc_n_135,
      \byte_cnt_reg_reg[11]_0\(1) => phecc_n_136,
      \byte_cnt_reg_reg[11]_0\(0) => phecc_n_137,
      \byte_cnt_reg_reg[1]_0\(7 downto 0) => p_1_in_5(15 downto 8),
      \byte_cnt_reg_reg[1]_1\ => phecc_n_150,
      \byte_cnt_reg_reg[1]_2\ => phecc_n_152,
      crc_partial0 => crc_partial0,
      crc_partial_reg => control_n_98,
      crc_trig_d2 => crc_trig_d2,
      crc_trig_d2_reg(1 downto 0) => \p_0_out__0\(3 downto 2),
      data_done => data_done_3,
      data_donei120_out => data_donei120_out,
      \data_type_reg_reg[0]_0\ => phecc_n_111,
      \data_type_reg_reg[5]_0\(1 downto 0) => data_type(5 downto 4),
      data_wip_reg => data_wip_reg,
      data_wip_reg_reg => phecc_n_105,
      dest_out => core_men_r2c,
      diwc_corrected(25 downto 0) => diwc_corrected(25 downto 0),
      diwc_corrected_lte4 => diwc_corrected_lte4,
      \diwc_corrected_reg[24]_0\ => phecc_n_160,
      \diwc_corrected_reg[24]_1\ => phecc_n_163,
      \diwc_corrected_reg[24]_2\ => phecc_n_166,
      \diwc_corrected_reg[24]_3\ => phecc_n_169,
      \diwc_corrected_reg[25]_0\ => phecc_n_158,
      \diwc_corrected_reg[25]_1\ => phecc_n_159,
      \diwc_corrected_reg[25]_2\ => phecc_n_161,
      \diwc_corrected_reg[25]_3\ => phecc_n_162,
      \diwc_corrected_reg[25]_4\ => phecc_n_164,
      \diwc_corrected_reg[25]_5\ => phecc_n_165,
      \diwc_corrected_reg[25]_6\ => phecc_n_167,
      \diwc_corrected_reg[25]_7\ => phecc_n_168,
      \diwc_corrected_reg[25]_8\ => phecc_n_170,
      \diwc_corrected_reg[3]_0\ => phecc_n_50,
      \diwc_corrected_reg[5]_0\ => phecc_n_44,
      \diwc_corrected_reg[6]_0\ => phecc_n_156,
      \diwc_corrected_reg[7]_0\ => phecc_n_155,
      \diwc_corrected_reg[7]_1\ => phecc_n_157,
      diwc_corrected_zero => diwc_corrected_zero,
      diwc_valid => diwc_valid,
      diwc_valid_reg_0(0) => cur_lp_vc0,
      diwc_valid_reg_1 => phecc_n_47,
      diwc_valid_reg_2 => phecc_n_48,
      diwc_valid_reg_3 => phecc_n_56,
      dout(31 downto 24) => pkt_fifo_rdata(37 downto 30),
      dout(23 downto 16) => pkt_fifo_rdata(27 downto 20),
      dout(15 downto 8) => pkt_fifo_rdata(17 downto 10),
      dout(7 downto 0) => pkt_fifo_rdata(7 downto 0),
      exp_ecc(5 downto 0) => exp_ecc(5 downto 0),
      \gen_rd_b.doutb_reg_reg[37]\(27 downto 0) => mem_data(27 downto 0),
      long_pkt_out_reg_0 => phecc_n_106,
      lp_wc0 => lp_wc0,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_aresetn_0 => phecc_n_0,
      m_axis_aresetn_1 => phecc_n_76,
      m_axis_aresetn_2 => phecc_n_107,
      m_axis_aresetn_3 => phecc_n_108,
      m_axis_aresetn_4 => phecc_n_109,
      m_axis_aresetn_5 => phecc_n_139,
      m_axis_aresetn_6 => phecc_n_151,
      mem_data1 => mem_data1,
      \out\(12 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(15 downto 3),
      p_50_out => p_50_out,
      p_52_out => p_52_out,
      p_54_out => p_54_out,
      p_56_out => p_56_out,
      p_58_out => p_58_out,
      p_60_out => p_60_out,
      p_62_out => p_62_out,
      p_64_out => p_64_out,
      p_66_out => p_66_out,
      p_68_out => p_68_out,
      p_70_out => p_70_out,
      p_72_out => p_72_out,
      p_74_out => p_74_out,
      p_76_out => p_76_out,
      p_78_out => p_78_out,
      p_80_out => p_80_out,
      phecc_done => phecc_done,
      phecc_status(1 downto 0) => phecc_status(2 downto 1),
      \phecc_status_reg[2]_0\(1) => phecc_n_51,
      \phecc_status_reg[2]_0\(0) => phecc_n_52,
      pkt_valid => pkt_valid,
      pre_byt_cnt1_reg_i_3(3 downto 0) => cur_byte_cnt(3 downto 0),
      pre_byt_cnt1_reg_i_3_0(3 downto 2) => \p_0_in__0\(11 downto 10),
      pre_byt_cnt1_reg_i_3_0(1 downto 0) => \p_0_in__0\(7 downto 6),
      short_pkt_reg_0 => phecc_n_110,
      short_pkt_reg_1 => phecc_n_153,
      src_in(0) => reg_data_status,
      src_rcv => img_rcv,
      src_send => img_send,
      vc_fixed(3 downto 0) => vc_fixed(3 downto 0),
      wr_en => spkt_fifo_wen
    );
stream: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream
     port map (
      SR(0) => \p_0_in__0_6\,
      empty => mem_rempty,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_tdata(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tdest(3 downto 0) => m_axis_tdest(3 downto 0),
      m_axis_tkeep(7 downto 0) => m_axis_tkeep(7 downto 0),
      m_axis_tlast_reg_0 => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(79 downto 56) => \^m_axis_tuser\(95 downto 72),
      m_axis_tuser(55 downto 2) => \^m_axis_tuser\(69 downto 16),
      m_axis_tuser(1 downto 0) => \^m_axis_tuser\(1 downto 0),
      m_axis_tvalid_reg_0 => m_axis_tvalid,
      mem_rdata(67 downto 0) => mem_rdata(67 downto 0),
      rd_en => mem_ren
    );
xpm_arst_01: entity work.bd_91b0_rx_0_xpm_cdc_async_rst
     port map (
      dest_arst => ppi_ss1,
      dest_clk => dl0_rxbyteclkhs,
      src_arst => m_axis_aresetn
    );
xpm_arst_04: entity work.\bd_91b0_rx_0_xpm_cdc_async_rst__2\
     port map (
      dest_arst => rstn_o0,
      dest_clk => dl0_rxbyteclkhs,
      src_arst => m_axis_aresetn
    );
xpm_arst_05: entity work.\bd_91b0_rx_0_xpm_cdc_async_rst__3\
     port map (
      dest_arst => rstn_o1,
      dest_clk => dl0_rxbyteclkhs,
      src_arst => rstn_i1
    );
xpm_arst_05_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pktnppi_fifo_rst,
      O => rstn_i1
    );
xpm_single_frst_c2p: entity work.\bd_91b0_rx_0_xpm_cdc_single__258\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => fifo_rst_c2p,
      src_clk => m_axis_aclk,
      src_in => fifo_arst
    );
xpm_single_frst_p2c: entity work.bd_91b0_rx_0_xpm_cdc_single
     port map (
      dest_clk => m_axis_aclk,
      dest_out => fifo_rst_p2c,
      src_clk => dl0_rxbyteclkhs,
      src_in => frst_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_rx_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    vfb_full : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl0_shutdown : out STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_errcontrol : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl1_shutdown : out STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    video_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mdt_tv : in STD_LOGIC;
    mdt_tr : in STD_LOGIC;
    sdt_tv : in STD_LOGIC;
    sdt_tr : in STD_LOGIC;
    vfb_tv : in STD_LOGIC;
    vfb_tr : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_91b0_rx_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_91b0_rx_0 : entity is "bd_91b0_rx_0,mipi_csi2_rx_ctrl_v1_0_8_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_rx_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_91b0_rx_0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_top,Vivado 2020.1";
end bd_91b0_rx_0;

architecture STRUCTURE of bd_91b0_rx_0 is
  signal NLW_inst_cl_stopstate_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_crc_status_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_disable_in_progress_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dl0_stopstate_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dl1_stopstate_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dl2_shutdown_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dl2_stopstate_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dl3_shutdown_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dl3_stopstate_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_errsoths_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_errsotsynchs_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_frame_rcvd_pulse_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_linebuffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ecc_status_intr_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axis_eni_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axis_eni_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_eni_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_eni_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 95 downto 0 );
  attribute AXIS_FIFO_DCNT_WIDTH : integer;
  attribute AXIS_FIFO_DCNT_WIDTH of inst : label is 11;
  attribute AXIS_FIFO_DEPTH : integer;
  attribute AXIS_FIFO_DEPTH of inst : label is 2048;
  attribute AXIS_TDATA_WIDTH : integer;
  attribute AXIS_TDATA_WIDTH of inst : label is 64;
  attribute AXIS_TDEST_WIDTH : integer;
  attribute AXIS_TDEST_WIDTH of inst : label is 4;
  attribute AXIS_TUSER_WIDTH : integer;
  attribute AXIS_TUSER_WIDTH of inst : label is 96;
  attribute CSI_EN_VC_SUPPORT : integer;
  attribute CSI_EN_VC_SUPPORT of inst : label is 1;
  attribute CSI_FIXED_VC : integer;
  attribute CSI_FIXED_VC of inst : label is 0;
  attribute CSI_INV_SHUTDOWN : integer;
  attribute CSI_INV_SHUTDOWN of inst : label is 1;
  attribute CSI_LANES : integer;
  attribute CSI_LANES of inst : label is 2;
  attribute CSI_OFFLOAD_NONIMAGE : integer;
  attribute CSI_OFFLOAD_NONIMAGE of inst : label is 0;
  attribute CSI_VC_OFF_0 : integer;
  attribute CSI_VC_OFF_0 of inst : label is 1;
  attribute CSI_VC_OFF_1 : integer;
  attribute CSI_VC_OFF_1 of inst : label is 2;
  attribute CSI_VC_OFF_10 : integer;
  attribute CSI_VC_OFF_10 of inst : label is 11;
  attribute CSI_VC_OFF_11 : integer;
  attribute CSI_VC_OFF_11 of inst : label is 12;
  attribute CSI_VC_OFF_12 : integer;
  attribute CSI_VC_OFF_12 of inst : label is 13;
  attribute CSI_VC_OFF_13 : integer;
  attribute CSI_VC_OFF_13 of inst : label is 14;
  attribute CSI_VC_OFF_14 : integer;
  attribute CSI_VC_OFF_14 of inst : label is 15;
  attribute CSI_VC_OFF_2 : integer;
  attribute CSI_VC_OFF_2 of inst : label is 3;
  attribute CSI_VC_OFF_3 : integer;
  attribute CSI_VC_OFF_3 of inst : label is 4;
  attribute CSI_VC_OFF_4 : integer;
  attribute CSI_VC_OFF_4 of inst : label is 5;
  attribute CSI_VC_OFF_5 : integer;
  attribute CSI_VC_OFF_5 of inst : label is 6;
  attribute CSI_VC_OFF_6 : integer;
  attribute CSI_VC_OFF_6 of inst : label is 7;
  attribute CSI_VC_OFF_7 : integer;
  attribute CSI_VC_OFF_7 of inst : label is 8;
  attribute CSI_VC_OFF_8 : integer;
  attribute CSI_VC_OFF_8 of inst : label is 9;
  attribute CSI_VC_OFF_9 : integer;
  attribute CSI_VC_OFF_9 of inst : label is 10;
  attribute C_CSI2RX_DBG : integer;
  attribute C_CSI2RX_DBG of inst : label is 0;
  attribute C_CSI_FILTER_USERDATATYPE : integer;
  attribute C_CSI_FILTER_USERDATATYPE of inst : label is 0;
  attribute C_CSI_OPT1_REGS : integer;
  attribute C_CSI_OPT1_REGS of inst : label is 0;
  attribute C_CSI_OPT2_CRC : integer;
  attribute C_CSI_OPT2_CRC of inst : label is 0;
  attribute C_CSI_OPT3_FIXEDLANES : integer;
  attribute C_CSI_OPT3_FIXEDLANES of inst : label is 1;
  attribute C_DISABLE_LITE : integer;
  attribute C_DISABLE_LITE of inst : label is 0;
  attribute C_EN_CSI_V2_0 : string;
  attribute C_EN_CSI_V2_0 of inst : label is "true";
  attribute C_EN_VCX : string;
  attribute C_EN_VCX of inst : label is "false";
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of inst : label is 280;
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of inst : label is 0;
  attribute C_MIPI_SLV_INT : integer;
  attribute C_MIPI_SLV_INT of inst : label is 0;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of inst : label is "false";
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of inst : label is "soft";
  attribute VC_H : integer;
  attribute VC_H of inst : label is 4;
  attribute VC_L : integer;
  attribute VC_L of inst : label is 0;
  attribute VC_NUMS : integer;
  attribute VC_NUMS of inst : label is 4;
  attribute VFB_FIFO : integer;
  attribute VFB_FIFO of inst : label is 16;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of cl_enable : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_ENABLE";
  attribute X_INTERFACE_INFO of cl_rxulpsclknot : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_RXULPSCLKNOT";
  attribute X_INTERFACE_INFO of cl_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_STOPSTATE";
  attribute X_INTERFACE_INFO of dl0_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl0_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRESC";
  attribute X_INTERFACE_INFO of dl0_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl0_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl0_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl0_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dl0_rxbyteclkhs : signal is "XIL_INTERFACENAME dl0_rxbyteclkhs, FREQ_HZ 35000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN bd_91b0_phy_0_rxbyteclkhs, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dl0_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXULPSESC";
  attribute X_INTERFACE_INFO of dl0_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl0_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ENABLE";
  attribute X_INTERFACE_INFO of dl0_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_STOPSTATE";
  attribute X_INTERFACE_INFO of dl1_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl1_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRESC";
  attribute X_INTERFACE_INFO of dl1_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl1_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl1_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl1_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl1_rxbyteclkhs : signal is "XIL_INTERFACENAME dl1_rxbyteclkhs, FREQ_HZ 35000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN bd_91b0_phy_0_rxbyteclkhs, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dl1_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXULPSESC";
  attribute X_INTERFACE_INFO of dl1_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl1_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ENABLE";
  attribute X_INTERFACE_INFO of dl1_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_STOPSTATE";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 signal_interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME signal_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of m_axis_aclk : signal is "XIL_INTERFACENAME m_axis_signal_clock, ASSOCIATED_BUSIF m_axis, ASSOCIATED_RESET m_axis_aresetn, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN cam_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axis_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of m_axis_aresetn : signal is "XIL_INTERFACENAME m_axis_signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_signal_clock, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN cam_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cam_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of video_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_eni_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of video_aclk : signal is "XIL_INTERFACENAME m_axis_eni_signal_clock, ASSOCIATED_BUSIF m_axis_eni, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN cam_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dl0_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXDATAHS";
  attribute X_INTERFACE_INFO of dl1_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXDATAHS";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 m_axis TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_tdest : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 0, TUSER_WIDTH 96, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN cam_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_INFO of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
inst: entity work.bd_91b0_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top
     port map (
      cl_enable => cl_enable,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      cl_stopstate_intr => NLW_inst_cl_stopstate_intr_UNCONNECTED,
      core_enable => '0',
      crc_status_intr => NLW_inst_crc_status_intr_UNCONNECTED,
      disable_in_progress => NLW_inst_disable_in_progress_UNCONNECTED,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxskewcalhs => '0',
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxulpmesc => dl0_rxulpmesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_shutdown => dl0_shutdown,
      dl0_stopstate => dl0_stopstate,
      dl0_stopstate_intr => NLW_inst_dl0_stopstate_intr_UNCONNECTED,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxbyteclkhs => dl1_rxbyteclkhs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxskewcalhs => '0',
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxulpmesc => dl1_rxulpmesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_shutdown => dl1_shutdown,
      dl1_stopstate => dl1_stopstate,
      dl1_stopstate_intr => NLW_inst_dl1_stopstate_intr_UNCONNECTED,
      dl2_errcontrol => '0',
      dl2_erresc => '0',
      dl2_errsoths => '0',
      dl2_errsotsynchs => '0',
      dl2_rxactivehs => '0',
      dl2_rxbyteclkhs => '0',
      dl2_rxdatahs(7 downto 0) => B"00000000",
      dl2_rxskewcalhs => '0',
      dl2_rxsynchs => '0',
      dl2_rxulpmesc => '0',
      dl2_rxvalidhs => '0',
      dl2_shutdown => NLW_inst_dl2_shutdown_UNCONNECTED,
      dl2_stopstate => '1',
      dl2_stopstate_intr => NLW_inst_dl2_stopstate_intr_UNCONNECTED,
      dl3_errcontrol => '0',
      dl3_erresc => '0',
      dl3_errsoths => '0',
      dl3_errsotsynchs => '0',
      dl3_rxactivehs => '0',
      dl3_rxbyteclkhs => '0',
      dl3_rxdatahs(7 downto 0) => B"00000000",
      dl3_rxskewcalhs => '0',
      dl3_rxsynchs => '0',
      dl3_rxulpmesc => '0',
      dl3_rxvalidhs => '0',
      dl3_shutdown => NLW_inst_dl3_shutdown_UNCONNECTED,
      dl3_stopstate => '1',
      dl3_stopstate_intr => NLW_inst_dl3_stopstate_intr_UNCONNECTED,
      ecc_status_intr(1 downto 0) => NLW_inst_ecc_status_intr_UNCONNECTED(1 downto 0),
      errsoths_intr => NLW_inst_errsoths_intr_UNCONNECTED,
      errsotsynchs_intr => NLW_inst_errsotsynchs_intr_UNCONNECTED,
      frame_rcvd_pulse_out => NLW_inst_frame_rcvd_pulse_out_UNCONNECTED,
      interrupt => interrupt,
      linebuffer_full => NLW_inst_linebuffer_full_UNCONNECTED,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_eni_tdata(63 downto 0) => NLW_inst_m_axis_eni_tdata_UNCONNECTED(63 downto 0),
      m_axis_eni_tdest(3 downto 0) => NLW_inst_m_axis_eni_tdest_UNCONNECTED(3 downto 0),
      m_axis_eni_tkeep(7 downto 0) => NLW_inst_m_axis_eni_tkeep_UNCONNECTED(7 downto 0),
      m_axis_eni_tlast => NLW_inst_m_axis_eni_tlast_UNCONNECTED,
      m_axis_eni_tready => '0',
      m_axis_eni_tuser(95 downto 0) => NLW_inst_m_axis_eni_tuser_UNCONNECTED(95 downto 0),
      m_axis_eni_tvalid => NLW_inst_m_axis_eni_tvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tdest(3 downto 0) => m_axis_tdest(3 downto 0),
      m_axis_tkeep(7 downto 0) => m_axis_tkeep(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(95 downto 0) => m_axis_tuser(95 downto 0),
      m_axis_tvalid => m_axis_tvalid,
      mdt_tr => mdt_tr,
      mdt_tv => mdt_tv,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sdt_tr => sdt_tr,
      sdt_tv => sdt_tv,
      vfb_full => vfb_full,
      vfb_tr => vfb_tr,
      vfb_tv => vfb_tv,
      video_aclk => video_aclk
    );
end STRUCTURE;
