synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 20 12:43:09 2016


Command Line:  synthesis -f VHDL_lcd_sender_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = lcd_sender.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/GITHUB/Lattice/vhdl-lcd_sender/impl1 (searchpath added)
-p Z:/GITHUB/Lattice/vhdl-lcd_sender (searchpath added)
VHDL library = work
VHDL design file = Z:/GITHUB/Lattice/vhdl-lcd_sender/lcd_sender.vhd
NGD file = VHDL_lcd_sender_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "Z:/GITHUB/Lattice/vhdl-lcd_sender/impl1". VHDL-1504
Analyzing VHDL file z:/github/lattice/vhdl-lcd_sender/lcd_sender.vhd. VHDL-1481
INFO - synthesis: z:/github/lattice/vhdl-lcd_sender/lcd_sender.vhd(8): analyzing entity lcd_sender. VHDL-1012
INFO - synthesis: z:/github/lattice/vhdl-lcd_sender/lcd_sender.vhd(23): analyzing architecture beh_lcd_sender. VHDL-1010
unit lcd_sender is not yet analyzed. VHDL-1485
z:/github/lattice/vhdl-lcd_sender/lcd_sender.vhd(8): executing lcd_sender(beh_lcd_sender)

WARNING - synthesis: z:/github/lattice/vhdl-lcd_sender/lcd_sender.vhd(21): replacing existing netlist lcd_sender(beh_lcd_sender). VHDL-1205
Top module name (VHDL): lcd_sender
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = lcd_sender.



GSR instance connected to net n235.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in lcd_sender_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file VHDL_lcd_sender_impl1.ngd.

################### Begin Area Report (lcd_sender)######################
Number of register bits => 22 of 7209 (0 % )
FD1P3AX => 20
FD1S3AX => 2
GSR => 1
IB => 20
LUT4 => 7
OB => 21
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 22
Clock Enable Nets
Number of Clock Enables: 4
Top 4 highest fanout Clock Enables:
  Net : clk_c_enable_18, loads : 17
  Net : fsm_state_ps_i_0, loads : 7
  Net : clk_c_enable_2, loads : 1
  Net : clk_c_enable_19, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_c_enable_18, loads : 17
  Net : fsm_state_c_1, loads : 7
  Net : fsm_state_ps_i_0, loads : 7
  Net : go_c, loads : 4
  Net : last_go, loads : 3
  Net : n263, loads : 2
  Net : command_data_c, loads : 1
  Net : rst_c, loads : 1
  Net : data_in_c_15, loads : 1
  Net : data_in_c_14, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|  254.323 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 70.406  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.919  secs
--------------------------------------------------------------
