Analysis & Synthesis report for DE2115
Mon Feb 14 17:14:41 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2115|top_level:Inst_top_level|fstate
 11. State Machine - |DE2115|top_level:Inst_top_level|SRAM_Controller:SRAM|fstate
 12. State Machine - |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|state
 13. State Machine - |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|state
 14. State Machine - |DE2115|top_level:Inst_top_level|LCD_Transmitter:lcd_entity|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated
 21. Parameter Settings for User Entity Instance: top_level:Inst_top_level|edge_detector:rising_edge0
 22. Parameter Settings for User Entity Instance: top_level:Inst_top_level|edge_detector:rising_edge1
 23. Parameter Settings for User Entity Instance: top_level:Inst_top_level|edge_detector:rising_edge2
 24. Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:en_1hz
 25. Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:en_60ns
 26. Parameter Settings for User Entity Instance: top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:count_60ns
 28. Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:count_1hz
 29. Parameter Settings for User Entity Instance: top_level:Inst_top_level|LCD_Transmitter:lcd_entity
 30. Parameter Settings for User Entity Instance: top_level:Inst_top_level|PWM:pwm_entity
 31. Parameter Settings for User Entity Instance: top_level:Inst_top_level|I2C_User:i2c_entity
 32. Parameter Settings for User Entity Instance: top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read
 33. Parameter Settings for User Entity Instance: top_level:Inst_top_level|SRAM_Controller:SRAM
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "top_level:Inst_top_level|SRAM_Controller:SRAM"
 36. Port Connectivity Checks: "top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read"
 37. Port Connectivity Checks: "top_level:Inst_top_level|LCD_Transmitter:lcd_entity"
 38. Port Connectivity Checks: "top_level:Inst_top_level|univ_bin_counter:count_1hz"
 39. Port Connectivity Checks: "top_level:Inst_top_level|univ_bin_counter:count_60ns"
 40. Port Connectivity Checks: "top_level:Inst_top_level"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 14 17:14:41 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2115                                           ;
; Top-level Entity Name              ; DE2115                                           ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 609                                              ;
;     Total combinational functions  ; 565                                              ;
;     Dedicated logic registers      ; 265                                              ;
; Total registers                    ; 265                                              ;
; Total pins                         ; 95                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 4,096                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2115             ; DE2115             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; I2C_User.vhd                     ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/I2C_User.vhd            ;         ;
; I2C_Master.vhd                   ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/I2C_Master.vhd          ;         ;
; univ_bin_counter.vhd             ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/univ_bin_counter.vhd    ;         ;
; top_level.vhd                    ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/top_level.vhd           ;         ;
; SRAM_Controller.vhd              ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/SRAM_Controller.vhd     ;         ;
; reset_delay.vhd                  ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/reset_delay.vhd         ;         ;
; PWM.vhd                          ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/PWM.vhd                 ;         ;
; LCD_Transmitter.vhd              ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/LCD_Transmitter.vhd     ;         ;
; edge_detector.vhd                ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/edge_detector.vhd       ;         ;
; DE2115.vhd                       ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/DE2115.vhd              ;         ;
; clk_enabler.vhd                  ; yes             ; User VHDL File                         ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/clk_enabler.vhd         ;         ;
; ROM1PORT.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/ROM1PORT.vhd            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/db/altsyncram_jp91.tdf  ;         ;
; sine.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/sine.mif                ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 609            ;
;                                             ;                ;
; Total combinational functions               ; 565            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 245            ;
;     -- 3 input functions                    ; 83             ;
;     -- <=2 input functions                  ; 237            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 417            ;
;     -- arithmetic mode                      ; 148            ;
;                                             ;                ;
; Total registers                             ; 265            ;
;     -- Dedicated logic registers            ; 265            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 95             ;
; Total memory bits                           ; 4096           ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 262            ;
; Total fan-out                               ; 2833           ;
; Average fan-out                             ; 2.58           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2115                                      ; 565 (1)           ; 265 (0)      ; 4096        ; 0            ; 0       ; 0         ; 95   ; 0            ; |DE2115                                                                                                              ; work         ;
;    |top_level:Inst_top_level|                ; 564 (60)          ; 265 (14)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level                                                                                     ; work         ;
;       |I2C_User:i2c_entity|                  ; 135 (56)          ; 62 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity                                                                 ; work         ;
;          |i2c_master:I2C_Transmit_Read|      ; 79 (79)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read                                    ; work         ;
;       |LCD_Transmitter:lcd_entity|           ; 212 (212)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|LCD_Transmitter:lcd_entity                                                          ; work         ;
;       |PWM:pwm_entity|                       ; 50 (50)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|PWM:pwm_entity                                                                      ; work         ;
;       |ROM1PORT:ROM_1port_0|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|ROM1PORT:ROM_1port_0                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_jp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated ; work         ;
;       |Reset_Delay:power_on_reset|           ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|Reset_Delay:power_on_reset                                                          ; work         ;
;       |SRAM_Controller:SRAM|                 ; 7 (7)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|SRAM_Controller:SRAM                                                                ; work         ;
;       |clk_enabler:en_1hz|                   ; 46 (46)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|clk_enabler:en_1hz                                                                  ; work         ;
;       |clk_enabler:en_60ns|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|clk_enabler:en_60ns                                                                 ; work         ;
;       |edge_detector:rising_edge0|           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|edge_detector:rising_edge0                                                          ; work         ;
;       |edge_detector:rising_edge1|           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|edge_detector:rising_edge1                                                          ; work         ;
;       |edge_detector:rising_edge2|           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|edge_detector:rising_edge2                                                          ; work         ;
;       |univ_bin_counter:count_1hz|           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|univ_bin_counter:count_1hz                                                          ; work         ;
;       |univ_bin_counter:count_60ns|          ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2115|top_level:Inst_top_level|univ_bin_counter:count_60ns                                                         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine.mif ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+--------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2115|top_level:Inst_top_level|ROM1PORT:ROM_1port_0 ; C:/Users/sixpe/Documents/quartus/EE316P2/Master/ROM1PORT.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE2115|top_level:Inst_top_level|fstate                                               ;
+---------------+---------------+--------------+-------------+--------------+-------------+-------------+
; Name          ; fstate.HZ1000 ; fstate.HZ120 ; fstate.HZ60 ; fstate.PAUSE ; fstate.TEST ; fstate.INIT ;
+---------------+---------------+--------------+-------------+--------------+-------------+-------------+
; fstate.INIT   ; 0             ; 0            ; 0           ; 0            ; 0           ; 0           ;
; fstate.TEST   ; 0             ; 0            ; 0           ; 0            ; 1           ; 1           ;
; fstate.PAUSE  ; 0             ; 0            ; 0           ; 1            ; 0           ; 1           ;
; fstate.HZ60   ; 0             ; 0            ; 1           ; 0            ; 0           ; 1           ;
; fstate.HZ120  ; 0             ; 1            ; 0           ; 0            ; 0           ; 1           ;
; fstate.HZ1000 ; 1             ; 0            ; 0           ; 0            ; 0           ; 1           ;
+---------------+---------------+--------------+-------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE2115|top_level:Inst_top_level|SRAM_Controller:SRAM|fstate               ;
+---------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; fstate.read2 ; fstate.read1 ; fstate.write2 ; fstate.write1 ; fstate.ready ;
+---------------+--------------+--------------+---------------+---------------+--------------+
; fstate.ready  ; 0            ; 0            ; 0             ; 0             ; 0            ;
; fstate.write1 ; 0            ; 0            ; 0             ; 1             ; 1            ;
; fstate.write2 ; 0            ; 0            ; 1             ; 0             ; 1            ;
; fstate.read1  ; 0            ; 1            ; 0             ; 0             ; 1            ;
; fstate.read2  ; 1            ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|state ;
+------------------+------------------+------------------+-------------------+
; Name             ; state.busy_state ; state.write_data ; state.start       ;
+------------------+------------------+------------------+-------------------+
; state.start      ; 0                ; 0                ; 0                 ;
; state.write_data ; 0                ; 1                ; 1                 ;
; state.busy_state ; 1                ; 0                ; 1                 ;
+------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|state                                          ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |DE2115|top_level:Inst_top_level|LCD_Transmitter:lcd_entity|state ;
+--------------+--------------+--------------+--------------------------------------+
; Name         ; state.repeat ; state.enable ; state.start                          ;
+--------------+--------------+--------------+--------------------------------------+
; state.start  ; 0            ; 0            ; 0                                    ;
; state.enable ; 0            ; 1            ; 1                                    ;
; state.repeat ; 1            ; 0            ; 1                                    ;
+--------------+--------------+--------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                               ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; top_level:Inst_top_level|I2C_User:i2c_entity|rw                                         ; Stuck at GND due to stuck port data_in                                                           ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|addr_rw[5..7] ; Merged with top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|addr_rw[1] ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|addr_rw[2..4] ; Merged with top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|addr_rw[0] ;
; top_level:Inst_top_level|PWM:pwm_entity|count32[0]                                      ; Stuck at GND due to stuck port data_in                                                           ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|addr_rw[0]    ; Stuck at GND due to stuck port data_in                                                           ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|addr_rw[1]    ; Stuck at VCC due to stuck port data_in                                                           ;
; top_level:Inst_top_level|I2C_User:i2c_entity|state.busy_state                           ; Lost fanout                                                                                      ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|data_tx[5,6]  ; Merged with top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|data_tx[4] ;
; top_level:Inst_top_level|clk_enabler:en_1hz|clk_cnt[0]                                  ; Merged with top_level:Inst_top_level|clk_enabler:en_60ns|clk_cnt[0]                              ;
; Total Number of Removed Registers = 14                                                  ;                                                                                                  ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                        ;
+-------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; top_level:Inst_top_level|I2C_User:i2c_entity|rw ; Stuck at GND              ; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|addr_rw[0] ;
;                                                 ; due to stuck port data_in ;                                                                                      ;
+-------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 139   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 116   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                   ;
+--------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------+---------+
; top_level:Inst_top_level|I2C_User:i2c_entity|count[1]                                ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[2]                                ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[3]                                ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[4]                                ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[5]                                ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[6]                                ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[7]                                ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[10]                               ; 2       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[11]                               ; 2       ;
; top_level:Inst_top_level|SRAM_Controller:SRAM|WE_n_reg                               ; 2       ;
; top_level:Inst_top_level|SRAM_Controller:SRAM|OE_n_reg                               ; 2       ;
; top_level:Inst_top_level|count_reset                                                 ; 16      ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|sda_int    ; 3       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|bit_cnt[2] ; 11      ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|bit_cnt[1] ; 16      ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|bit_cnt[0] ; 15      ;
; top_level:Inst_top_level|I2C_User:i2c_entity|count[0]                                ; 3       ;
; top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|busy       ; 3       ;
; Total number of inverted registers = 18                                              ;         ;
+--------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|data_tx[5] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read|bit_cnt[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2115|top_level:Inst_top_level|SRAM_Controller:SRAM|fstate                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |DE2115|top_level:Inst_top_level|I2C_User:i2c_entity|Mux6                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2115|top_level:Inst_top_level|SRAM_addr_i[4]                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|edge_detector:rising_edge0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; edge           ; '1'   ; Enumerated                                                              ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|edge_detector:rising_edge1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; edge           ; '1'   ; Enumerated                                                              ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|edge_detector:rising_edge2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; edge           ; '1'   ; Enumerated                                                              ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:en_1hz ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; cnt_max        ; 49999999 ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:en_60ns ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_max        ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; sine.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_jp91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:count_60ns ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; numofbits      ; 8     ; Signed Integer                                                           ;
; maxcount       ; 255   ; Signed Integer                                                           ;
; mincount       ; 0     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:count_1hz ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; numofbits      ; 8     ; Signed Integer                                                          ;
; maxcount       ; 255   ; Signed Integer                                                          ;
; mincount       ; 0     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|LCD_Transmitter:lcd_entity ;
+----------------+--------+------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                   ;
+----------------+--------+------------------------------------------------------------------------+
; cnt_max        ; 104166 ; Signed Integer                                                         ;
+----------------+--------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|PWM:pwm_entity ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|I2C_User:i2c_entity ;
+----------------+----------------------+---------------------------------------------------+
; Parameter Name ; Value                ; Type                                              ;
+----------------+----------------------+---------------------------------------------------+
; delay          ; 00000000110011111111 ; Unsigned Binary                                   ;
; input_clk      ; 50000000             ; Signed Integer                                    ;
; bus_clk        ; 50000                ; Signed Integer                                    ;
+----------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read ;
+----------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                       ;
+----------------+----------+--------------------------------------------------------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                                                                             ;
; bus_clk        ; 50000    ; Signed Integer                                                                             ;
+----------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|SRAM_Controller:SRAM ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                                    ;
; addrsize       ; 20    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                             ;
; Entity Instance                           ; top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 16                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|SRAM_Controller:SRAM"                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_i[19..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[6..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_rd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|LCD_Transmitter:lcd_entity" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                       ;
+---------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|univ_bin_counter:count_1hz" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; up   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|univ_bin_counter:count_60ns" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; up   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level"                                                                                         ;
+------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity         ; Details                                                                                             ;
+------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; lcd_data_o ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
+------------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Feb 14 17:14:30 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2115 -c DE2115
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file i2c_user.vhd
    Info (12022): Found design unit 1: i2c_user-logic
    Info (12023): Found entity 1: I2C_User
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic
    Info (12023): Found entity 1: i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd
    Info (12022): Found design unit 1: univ_bin_counter-arch
    Info (12023): Found entity 1: univ_bin_counter
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-Behavioral
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file sram_controller.vhd
    Info (12022): Found design unit 1: SRAM_Controller-behv
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: Reset_Delay-Arch
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: PWM-arch
    Info (12023): Found entity 1: PWM
Info (12021): Found 2 design units, including 1 entities, in source file lcd_transmitter.vhd
    Info (12022): Found design unit 1: LCD_Transmitter-user_logic
    Info (12023): Found entity 1: LCD_Transmitter
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-Arch
    Info (12023): Found entity 1: edge_detector
Info (12021): Found 2 design units, including 1 entities, in source file de2115.vhd
    Info (12022): Found design unit 1: DE2115-structural
    Info (12023): Found entity 1: DE2115
Info (12021): Found 2 design units, including 1 entities, in source file clk_enabler.vhd
    Info (12022): Found design unit 1: clk_enabler-behv
    Info (12023): Found entity 1: clk_enabler
Info (12021): Found 2 design units, including 1 entities, in source file rom1port.vhd
    Info (12022): Found design unit 1: rom1port-SYN
    Info (12023): Found entity 1: ROM1PORT
Info (12127): Elaborating entity "DE2115" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at DE2115.vhd(75): used explicit default value for signal "LCD_ON" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DE2115.vhd(76): used explicit default value for signal "LCD_BLON" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DE2115.vhd(77): used explicit default value for signal "LCD_RW" because signal was never assigned a value
Info (12128): Elaborating entity "top_level" for hierarchy "top_level:Inst_top_level"
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(163): object "SRAM_busy_flag" assigned a value but never read
Warning (10631): VHDL Process Statement warning at top_level.vhd(333): inferring latch(es) for signal or variable "count_direction_60ns", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at top_level.vhd(333): inferring latch(es) for signal or variable "count_direction_1hz", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "count_direction_1hz" at top_level.vhd(333)
Info (10041): Inferred latch for "count_direction_60ns" at top_level.vhd(333)
Info (12128): Elaborating entity "edge_detector" for hierarchy "top_level:Inst_top_level|edge_detector:rising_edge0"
Warning (10492): VHDL Process Statement warning at edge_detector.vhd(39): signal "reg_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at edge_detector.vhd(39): signal "reg_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "top_level:Inst_top_level|Reset_Delay:power_on_reset"
Info (12128): Elaborating entity "clk_enabler" for hierarchy "top_level:Inst_top_level|clk_enabler:en_1hz"
Info (12128): Elaborating entity "clk_enabler" for hierarchy "top_level:Inst_top_level|clk_enabler:en_60ns"
Info (12128): Elaborating entity "ROM1PORT" for hierarchy "top_level:Inst_top_level|ROM1PORT:ROM_1port_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jp91.tdf
    Info (12023): Found entity 1: altsyncram_jp91
Info (12128): Elaborating entity "altsyncram_jp91" for hierarchy "top_level:Inst_top_level|ROM1PORT:ROM_1port_0|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "top_level:Inst_top_level|univ_bin_counter:count_60ns"
Warning (10036): Verilog HDL or VHDL warning at univ_bin_counter.vhd(24): object "max_tick" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at univ_bin_counter.vhd(24): object "min_tick" assigned a value but never read
Warning (10492): VHDL Process Statement warning at univ_bin_counter.vhd(31): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "LCD_Transmitter" for hierarchy "top_level:Inst_top_level|LCD_Transmitter:lcd_entity"
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(151): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(151): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(152): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(152): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(153): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(153): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(154): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(154): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(155): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(155): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(156): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(156): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(157): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(157): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(158): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(158): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(159): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(159): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(160): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(160): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(161): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(161): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(162): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(162): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(163): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(163): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(164): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(164): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(165): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(165): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(166): signal "first_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(166): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(168): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(168): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(169): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(169): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(170): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(170): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(171): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(171): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(172): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(172): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(173): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(173): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(174): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(174): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(175): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(175): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(176): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(176): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(177): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(177): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(178): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(178): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(179): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(179): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(180): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(180): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(181): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(181): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(182): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(182): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(183): signal "second_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(183): signal "selectMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "PWM" for hierarchy "top_level:Inst_top_level|PWM:pwm_entity"
Info (12128): Elaborating entity "I2C_User" for hierarchy "top_level:Inst_top_level|I2C_User:i2c_entity"
Warning (10540): VHDL Signal Declaration warning at I2C_User.vhd(50): used explicit default value for signal "addr_reg" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at I2C_User.vhd(59): object "data_rd" assigned a value but never read
Warning (10492): VHDL Process Statement warning at I2C_User.vhd(93): signal "data_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2C_User.vhd(94): signal "data_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2C_User.vhd(95): signal "data_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2C_User.vhd(96): signal "data_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "i2c_master" for hierarchy "top_level:Inst_top_level|I2C_User:i2c_entity|i2c_master:I2C_Transmit_Read"
Warning (10036): Verilog HDL or VHDL warning at I2C_Master.vhd(58): object "data_clk_m" assigned a value but never read
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "top_level:Inst_top_level|SRAM_Controller:SRAM"
Warning (10540): VHDL Signal Declaration warning at SRAM_Controller.vhd(37): used explicit default value for signal "CE_n_reg" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at SRAM_Controller.vhd(38): used explicit default value for signal "UB_n_reg" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at SRAM_Controller.vhd(39): used explicit default value for signal "LB_n_reg" because signal was never assigned a value
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
    Warning (13010): Node "GPIO[2]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 739 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 60 bidirectional pins
    Info (21061): Implemented 628 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 159 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Mon Feb 14 17:14:41 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:06


