# NOT Gate Project

## Description
This folder contains the VHDL implementation of a NOT gate (inverter).

## Files
- `not_gate.vhd` - Main VHDL source code (to be uploaded)
- `not_gate_tb.vhd` - Testbench for simulation (to be uploaded)
- `README.md` - This documentation file

## Truth Table
| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

## Status
Placeholder created. Source and testbench files pending upload.
