
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//unshare_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401988 <.init>:
  401988:	stp	x29, x30, [sp, #-16]!
  40198c:	mov	x29, sp
  401990:	bl	401f30 <ferror@plt+0x60>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 418000 <ferror@plt+0x16130>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17130>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <_exit@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17130>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <setuid@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17130>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <strtoul@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17130>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <strlen@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <exit@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <dup@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <mount@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <__libc_current_sigrtmax@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <execl@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <strtoimax@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <getegid@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <strtod@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17130>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <geteuid@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <pipe@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <__cxa_atexit@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <fputc@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <kill@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <unshare@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <fork@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <snprintf@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <localeconv@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <capset@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <fileno@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <fclose@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <getpid@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <fopen@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <malloc@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <open@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17130>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <__isoc99_fscanf@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <strncmp@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <bindtextdomain@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <__libc_current_sigrtmin@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <__libc_start_main@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <fgetc@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <memset@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <__xpg_basename@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <strcasecmp@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <strdup@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <close@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <__gmon_start__@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <write@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <strtoumax@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <abort@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <setgid@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17130>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <textdomain@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <getopt_long@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <execvp@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <strcmp@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <warn@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <__ctype_b_loc@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <strtol@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <chdir@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <free@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <strncasecmp@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <nanosleep@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <vasprintf@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <strndup@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <strspn@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <strchr@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <setgroups@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x17130>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <fflush@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <strcpy@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <chroot@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <warnx@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <read@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <capget@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <errx@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <strcspn@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <printf@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <__assert_fail@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <__errno_location@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <getenv@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

0000000000401e60 <__xstat@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e64:	ldr	x17, [x16, #592]
  401e68:	add	x16, x16, #0x250
  401e6c:	br	x17

0000000000401e70 <prctl@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e74:	ldr	x17, [x16, #600]
  401e78:	add	x16, x16, #0x258
  401e7c:	br	x17

0000000000401e80 <waitpid@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e84:	ldr	x17, [x16, #608]
  401e88:	add	x16, x16, #0x260
  401e8c:	br	x17

0000000000401e90 <gettext@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x17130>
  401e94:	ldr	x17, [x16, #616]
  401e98:	add	x16, x16, #0x268
  401e9c:	br	x17

0000000000401ea0 <fprintf@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ea4:	ldr	x17, [x16, #624]
  401ea8:	add	x16, x16, #0x270
  401eac:	br	x17

0000000000401eb0 <err@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401eb4:	ldr	x17, [x16, #632]
  401eb8:	add	x16, x16, #0x278
  401ebc:	br	x17

0000000000401ec0 <setlocale@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ec4:	ldr	x17, [x16, #640]
  401ec8:	add	x16, x16, #0x280
  401ecc:	br	x17

0000000000401ed0 <ferror@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x17130>
  401ed4:	ldr	x17, [x16, #648]
  401ed8:	add	x16, x16, #0x288
  401edc:	br	x17

Disassembly of section .text:

0000000000401ee0 <.text>:
  401ee0:	mov	x29, #0x0                   	// #0
  401ee4:	mov	x30, #0x0                   	// #0
  401ee8:	mov	x5, x0
  401eec:	ldr	x1, [sp]
  401ef0:	add	x2, sp, #0x8
  401ef4:	mov	x6, sp
  401ef8:	movz	x0, #0x0, lsl #48
  401efc:	movk	x0, #0x0, lsl #32
  401f00:	movk	x0, #0x40, lsl #16
  401f04:	movk	x0, #0x2e34
  401f08:	movz	x3, #0x0, lsl #48
  401f0c:	movk	x3, #0x0, lsl #32
  401f10:	movk	x3, #0x40, lsl #16
  401f14:	movk	x3, #0x6be0
  401f18:	movz	x4, #0x0, lsl #48
  401f1c:	movk	x4, #0x0, lsl #32
  401f20:	movk	x4, #0x40, lsl #16
  401f24:	movk	x4, #0x6c60
  401f28:	bl	401be0 <__libc_start_main@plt>
  401f2c:	bl	401c80 <abort@plt>
  401f30:	adrp	x0, 418000 <ferror@plt+0x16130>
  401f34:	ldr	x0, [x0, #4064]
  401f38:	cbz	x0, 401f40 <ferror@plt+0x70>
  401f3c:	b	401c50 <__gmon_start__@plt>
  401f40:	ret
  401f44:	stp	x29, x30, [sp, #-32]!
  401f48:	mov	x29, sp
  401f4c:	adrp	x0, 419000 <ferror@plt+0x17130>
  401f50:	add	x0, x0, #0x390
  401f54:	str	x0, [sp, #24]
  401f58:	ldr	x0, [sp, #24]
  401f5c:	str	x0, [sp, #24]
  401f60:	ldr	x1, [sp, #24]
  401f64:	adrp	x0, 419000 <ferror@plt+0x17130>
  401f68:	add	x0, x0, #0x390
  401f6c:	cmp	x1, x0
  401f70:	b.eq	401fac <ferror@plt+0xdc>  // b.none
  401f74:	adrp	x0, 406000 <ferror@plt+0x4130>
  401f78:	add	x0, x0, #0xca0
  401f7c:	ldr	x0, [x0]
  401f80:	str	x0, [sp, #16]
  401f84:	ldr	x0, [sp, #16]
  401f88:	str	x0, [sp, #16]
  401f8c:	ldr	x0, [sp, #16]
  401f90:	cmp	x0, #0x0
  401f94:	b.eq	401fb0 <ferror@plt+0xe0>  // b.none
  401f98:	ldr	x1, [sp, #16]
  401f9c:	adrp	x0, 419000 <ferror@plt+0x17130>
  401fa0:	add	x0, x0, #0x390
  401fa4:	blr	x1
  401fa8:	b	401fb0 <ferror@plt+0xe0>
  401fac:	nop
  401fb0:	ldp	x29, x30, [sp], #32
  401fb4:	ret
  401fb8:	stp	x29, x30, [sp, #-48]!
  401fbc:	mov	x29, sp
  401fc0:	adrp	x0, 419000 <ferror@plt+0x17130>
  401fc4:	add	x0, x0, #0x390
  401fc8:	str	x0, [sp, #40]
  401fcc:	ldr	x0, [sp, #40]
  401fd0:	str	x0, [sp, #40]
  401fd4:	ldr	x1, [sp, #40]
  401fd8:	adrp	x0, 419000 <ferror@plt+0x17130>
  401fdc:	add	x0, x0, #0x390
  401fe0:	sub	x0, x1, x0
  401fe4:	asr	x0, x0, #3
  401fe8:	lsr	x1, x0, #63
  401fec:	add	x0, x1, x0
  401ff0:	asr	x0, x0, #1
  401ff4:	str	x0, [sp, #32]
  401ff8:	ldr	x0, [sp, #32]
  401ffc:	cmp	x0, #0x0
  402000:	b.eq	402040 <ferror@plt+0x170>  // b.none
  402004:	adrp	x0, 406000 <ferror@plt+0x4130>
  402008:	add	x0, x0, #0xca8
  40200c:	ldr	x0, [x0]
  402010:	str	x0, [sp, #24]
  402014:	ldr	x0, [sp, #24]
  402018:	str	x0, [sp, #24]
  40201c:	ldr	x0, [sp, #24]
  402020:	cmp	x0, #0x0
  402024:	b.eq	402044 <ferror@plt+0x174>  // b.none
  402028:	ldr	x2, [sp, #24]
  40202c:	ldr	x1, [sp, #32]
  402030:	adrp	x0, 419000 <ferror@plt+0x17130>
  402034:	add	x0, x0, #0x390
  402038:	blr	x2
  40203c:	b	402044 <ferror@plt+0x174>
  402040:	nop
  402044:	ldp	x29, x30, [sp], #48
  402048:	ret
  40204c:	stp	x29, x30, [sp, #-16]!
  402050:	mov	x29, sp
  402054:	adrp	x0, 419000 <ferror@plt+0x17130>
  402058:	add	x0, x0, #0x3b8
  40205c:	ldrb	w0, [x0]
  402060:	and	x0, x0, #0xff
  402064:	cmp	x0, #0x0
  402068:	b.ne	402084 <ferror@plt+0x1b4>  // b.any
  40206c:	bl	401f44 <ferror@plt+0x74>
  402070:	adrp	x0, 419000 <ferror@plt+0x17130>
  402074:	add	x0, x0, #0x3b8
  402078:	mov	w1, #0x1                   	// #1
  40207c:	strb	w1, [x0]
  402080:	b	402088 <ferror@plt+0x1b8>
  402084:	nop
  402088:	ldp	x29, x30, [sp], #16
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-16]!
  402094:	mov	x29, sp
  402098:	bl	401fb8 <ferror@plt+0xe8>
  40209c:	nop
  4020a0:	ldp	x29, x30, [sp], #16
  4020a4:	ret
  4020a8:	stp	x29, x30, [sp, #-48]!
  4020ac:	mov	x29, sp
  4020b0:	str	w0, [sp, #28]
  4020b4:	ldr	w1, [sp, #28]
  4020b8:	mov	w0, #0xde83                	// #56963
  4020bc:	movk	w0, #0x431b, lsl #16
  4020c0:	umull	x0, w1, w0
  4020c4:	lsr	x0, x0, #32
  4020c8:	lsr	w0, w0, #18
  4020cc:	mov	w0, w0
  4020d0:	str	x0, [sp, #32]
  4020d4:	ldr	w1, [sp, #28]
  4020d8:	mov	w0, #0xde83                	// #56963
  4020dc:	movk	w0, #0x431b, lsl #16
  4020e0:	umull	x0, w1, w0
  4020e4:	lsr	x0, x0, #32
  4020e8:	lsr	w0, w0, #18
  4020ec:	mov	w2, #0x4240                	// #16960
  4020f0:	movk	w2, #0xf, lsl #16
  4020f4:	mul	w0, w0, w2
  4020f8:	sub	w0, w1, w0
  4020fc:	mov	w1, w0
  402100:	mov	x0, x1
  402104:	lsl	x0, x0, #5
  402108:	sub	x0, x0, x1
  40210c:	lsl	x0, x0, #2
  402110:	add	x0, x0, x1
  402114:	lsl	x0, x0, #3
  402118:	str	x0, [sp, #40]
  40211c:	add	x0, sp, #0x20
  402120:	mov	x1, #0x0                   	// #0
  402124:	bl	401d40 <nanosleep@plt>
  402128:	ldp	x29, x30, [sp], #48
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-48]!
  402134:	mov	x29, sp
  402138:	str	x0, [sp, #24]
  40213c:	bl	401e40 <__errno_location@plt>
  402140:	str	wzr, [x0]
  402144:	ldr	x0, [sp, #24]
  402148:	bl	401ed0 <ferror@plt>
  40214c:	cmp	w0, #0x0
  402150:	b.ne	4021ac <ferror@plt+0x2dc>  // b.any
  402154:	ldr	x0, [sp, #24]
  402158:	bl	401da0 <fflush@plt>
  40215c:	cmp	w0, #0x0
  402160:	b.ne	4021ac <ferror@plt+0x2dc>  // b.any
  402164:	ldr	x0, [sp, #24]
  402168:	bl	401b40 <fileno@plt>
  40216c:	str	w0, [sp, #44]
  402170:	ldr	w0, [sp, #44]
  402174:	cmp	w0, #0x0
  402178:	b.lt	4021b4 <ferror@plt+0x2e4>  // b.tstop
  40217c:	ldr	w0, [sp, #44]
  402180:	bl	401a30 <dup@plt>
  402184:	str	w0, [sp, #44]
  402188:	ldr	w0, [sp, #44]
  40218c:	cmp	w0, #0x0
  402190:	b.lt	4021b4 <ferror@plt+0x2e4>  // b.tstop
  402194:	ldr	w0, [sp, #44]
  402198:	bl	401c40 <close@plt>
  40219c:	cmp	w0, #0x0
  4021a0:	b.ne	4021b4 <ferror@plt+0x2e4>  // b.any
  4021a4:	mov	w0, #0x0                   	// #0
  4021a8:	b	4021d4 <ferror@plt+0x304>
  4021ac:	nop
  4021b0:	b	4021b8 <ferror@plt+0x2e8>
  4021b4:	nop
  4021b8:	bl	401e40 <__errno_location@plt>
  4021bc:	ldr	w0, [x0]
  4021c0:	cmp	w0, #0x9
  4021c4:	b.ne	4021d0 <ferror@plt+0x300>  // b.any
  4021c8:	mov	w0, #0x0                   	// #0
  4021cc:	b	4021d4 <ferror@plt+0x304>
  4021d0:	mov	w0, #0xffffffff            	// #-1
  4021d4:	ldp	x29, x30, [sp], #48
  4021d8:	ret
  4021dc:	stp	x29, x30, [sp, #-16]!
  4021e0:	mov	x29, sp
  4021e4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4021e8:	add	x0, x0, #0x3a8
  4021ec:	ldr	x0, [x0]
  4021f0:	bl	402130 <ferror@plt+0x260>
  4021f4:	cmp	w0, #0x0
  4021f8:	b.eq	402248 <ferror@plt+0x378>  // b.none
  4021fc:	bl	401e40 <__errno_location@plt>
  402200:	ldr	w0, [x0]
  402204:	cmp	w0, #0x20
  402208:	b.eq	402248 <ferror@plt+0x378>  // b.none
  40220c:	bl	401e40 <__errno_location@plt>
  402210:	ldr	w0, [x0]
  402214:	cmp	w0, #0x0
  402218:	b.eq	402230 <ferror@plt+0x360>  // b.none
  40221c:	adrp	x0, 406000 <ferror@plt+0x4130>
  402220:	add	x0, x0, #0xcb0
  402224:	bl	401e90 <gettext@plt>
  402228:	bl	401ce0 <warn@plt>
  40222c:	b	402240 <ferror@plt+0x370>
  402230:	adrp	x0, 406000 <ferror@plt+0x4130>
  402234:	add	x0, x0, #0xcb0
  402238:	bl	401e90 <gettext@plt>
  40223c:	bl	401dd0 <warnx@plt>
  402240:	mov	w0, #0x1                   	// #1
  402244:	bl	4019d0 <_exit@plt>
  402248:	adrp	x0, 419000 <ferror@plt+0x17130>
  40224c:	add	x0, x0, #0x390
  402250:	ldr	x0, [x0]
  402254:	bl	402130 <ferror@plt+0x260>
  402258:	cmp	w0, #0x0
  40225c:	b.eq	402268 <ferror@plt+0x398>  // b.none
  402260:	mov	w0, #0x1                   	// #1
  402264:	bl	4019d0 <_exit@plt>
  402268:	nop
  40226c:	ldp	x29, x30, [sp], #16
  402270:	ret
  402274:	stp	x29, x30, [sp, #-16]!
  402278:	mov	x29, sp
  40227c:	adrp	x0, 402000 <ferror@plt+0x130>
  402280:	add	x0, x0, #0x1dc
  402284:	bl	406c68 <ferror@plt+0x4d98>
  402288:	nop
  40228c:	ldp	x29, x30, [sp], #16
  402290:	ret
  402294:	stp	x29, x30, [sp, #-288]!
  402298:	mov	x29, sp
  40229c:	str	x0, [sp, #56]
  4022a0:	str	x1, [sp, #48]
  4022a4:	str	x2, [sp, #240]
  4022a8:	str	x3, [sp, #248]
  4022ac:	str	x4, [sp, #256]
  4022b0:	str	x5, [sp, #264]
  4022b4:	str	x6, [sp, #272]
  4022b8:	str	x7, [sp, #280]
  4022bc:	str	q0, [sp, #112]
  4022c0:	str	q1, [sp, #128]
  4022c4:	str	q2, [sp, #144]
  4022c8:	str	q3, [sp, #160]
  4022cc:	str	q4, [sp, #176]
  4022d0:	str	q5, [sp, #192]
  4022d4:	str	q6, [sp, #208]
  4022d8:	str	q7, [sp, #224]
  4022dc:	add	x0, sp, #0x120
  4022e0:	str	x0, [sp, #72]
  4022e4:	add	x0, sp, #0x120
  4022e8:	str	x0, [sp, #80]
  4022ec:	add	x0, sp, #0xf0
  4022f0:	str	x0, [sp, #88]
  4022f4:	mov	w0, #0xffffffd0            	// #-48
  4022f8:	str	w0, [sp, #96]
  4022fc:	mov	w0, #0xffffff80            	// #-128
  402300:	str	w0, [sp, #100]
  402304:	add	x2, sp, #0x10
  402308:	add	x3, sp, #0x48
  40230c:	ldp	x0, x1, [x3]
  402310:	stp	x0, x1, [x2]
  402314:	ldp	x0, x1, [x3, #16]
  402318:	stp	x0, x1, [x2, #16]
  40231c:	add	x0, sp, #0x10
  402320:	mov	x2, x0
  402324:	ldr	x1, [sp, #48]
  402328:	ldr	x0, [sp, #56]
  40232c:	bl	401d50 <vasprintf@plt>
  402330:	str	w0, [sp, #108]
  402334:	ldr	w0, [sp, #108]
  402338:	cmp	w0, #0x0
  40233c:	b.ge	402350 <ferror@plt+0x480>  // b.tcont
  402340:	adrp	x0, 406000 <ferror@plt+0x4130>
  402344:	add	x1, x0, #0xcc0
  402348:	mov	w0, #0x1                   	// #1
  40234c:	bl	401eb0 <err@plt>
  402350:	ldr	w0, [sp, #108]
  402354:	ldp	x29, x30, [sp], #288
  402358:	ret
  40235c:	stp	x29, x30, [sp, #-64]!
  402360:	mov	x29, sp
  402364:	str	w0, [sp, #44]
  402368:	str	x1, [sp, #32]
  40236c:	str	x2, [sp, #24]
  402370:	b	402410 <ferror@plt+0x540>
  402374:	bl	401e40 <__errno_location@plt>
  402378:	str	wzr, [x0]
  40237c:	ldr	x2, [sp, #24]
  402380:	ldr	x1, [sp, #32]
  402384:	ldr	w0, [sp, #44]
  402388:	bl	401c60 <write@plt>
  40238c:	str	x0, [sp, #56]
  402390:	ldr	x0, [sp, #56]
  402394:	cmp	x0, #0x0
  402398:	b.le	4023cc <ferror@plt+0x4fc>
  40239c:	ldr	x0, [sp, #56]
  4023a0:	ldr	x1, [sp, #24]
  4023a4:	sub	x0, x1, x0
  4023a8:	str	x0, [sp, #24]
  4023ac:	ldr	x0, [sp, #24]
  4023b0:	cmp	x0, #0x0
  4023b4:	b.eq	4023f4 <ferror@plt+0x524>  // b.none
  4023b8:	ldr	x0, [sp, #56]
  4023bc:	ldr	x1, [sp, #32]
  4023c0:	add	x0, x1, x0
  4023c4:	str	x0, [sp, #32]
  4023c8:	b	4023f4 <ferror@plt+0x524>
  4023cc:	bl	401e40 <__errno_location@plt>
  4023d0:	ldr	w0, [x0]
  4023d4:	cmp	w0, #0x4
  4023d8:	b.eq	4023f4 <ferror@plt+0x524>  // b.none
  4023dc:	bl	401e40 <__errno_location@plt>
  4023e0:	ldr	w0, [x0]
  4023e4:	cmp	w0, #0xb
  4023e8:	b.eq	4023f4 <ferror@plt+0x524>  // b.none
  4023ec:	mov	w0, #0xffffffff            	// #-1
  4023f0:	b	402420 <ferror@plt+0x550>
  4023f4:	bl	401e40 <__errno_location@plt>
  4023f8:	ldr	w0, [x0]
  4023fc:	cmp	w0, #0xb
  402400:	b.ne	402410 <ferror@plt+0x540>  // b.any
  402404:	mov	w0, #0xd090                	// #53392
  402408:	movk	w0, #0x3, lsl #16
  40240c:	bl	4020a8 <ferror@plt+0x1d8>
  402410:	ldr	x0, [sp, #24]
  402414:	cmp	x0, #0x0
  402418:	b.ne	402374 <ferror@plt+0x4a4>  // b.any
  40241c:	mov	w0, #0x0                   	// #0
  402420:	ldp	x29, x30, [sp], #64
  402424:	ret
  402428:	stp	x29, x30, [sp, #-80]!
  40242c:	mov	x29, sp
  402430:	str	w0, [sp, #44]
  402434:	str	x1, [sp, #32]
  402438:	str	x2, [sp, #24]
  40243c:	str	xzr, [sp, #72]
  402440:	str	wzr, [sp, #68]
  402444:	ldr	x2, [sp, #24]
  402448:	mov	w1, #0x0                   	// #0
  40244c:	ldr	x0, [sp, #32]
  402450:	bl	401c00 <memset@plt>
  402454:	b	402518 <ferror@plt+0x648>
  402458:	ldr	x2, [sp, #24]
  40245c:	ldr	x1, [sp, #32]
  402460:	ldr	w0, [sp, #44]
  402464:	bl	401de0 <read@plt>
  402468:	str	x0, [sp, #56]
  40246c:	ldr	x0, [sp, #56]
  402470:	cmp	x0, #0x0
  402474:	b.gt	4024e4 <ferror@plt+0x614>
  402478:	ldr	x0, [sp, #56]
  40247c:	cmp	x0, #0x0
  402480:	b.ge	4024c8 <ferror@plt+0x5f8>  // b.tcont
  402484:	bl	401e40 <__errno_location@plt>
  402488:	ldr	w0, [x0]
  40248c:	cmp	w0, #0xb
  402490:	b.eq	4024a4 <ferror@plt+0x5d4>  // b.none
  402494:	bl	401e40 <__errno_location@plt>
  402498:	ldr	w0, [x0]
  40249c:	cmp	w0, #0x4
  4024a0:	b.ne	4024c8 <ferror@plt+0x5f8>  // b.any
  4024a4:	ldr	w0, [sp, #68]
  4024a8:	add	w1, w0, #0x1
  4024ac:	str	w1, [sp, #68]
  4024b0:	cmp	w0, #0x4
  4024b4:	b.gt	4024c8 <ferror@plt+0x5f8>
  4024b8:	mov	w0, #0xd090                	// #53392
  4024bc:	movk	w0, #0x3, lsl #16
  4024c0:	bl	4020a8 <ferror@plt+0x1d8>
  4024c4:	b	402518 <ferror@plt+0x648>
  4024c8:	ldr	x0, [sp, #72]
  4024cc:	cmp	x0, #0x0
  4024d0:	b.eq	4024dc <ferror@plt+0x60c>  // b.none
  4024d4:	ldr	x0, [sp, #72]
  4024d8:	b	402528 <ferror@plt+0x658>
  4024dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4024e0:	b	402528 <ferror@plt+0x658>
  4024e4:	str	wzr, [sp, #68]
  4024e8:	ldr	x0, [sp, #56]
  4024ec:	ldr	x1, [sp, #24]
  4024f0:	sub	x0, x1, x0
  4024f4:	str	x0, [sp, #24]
  4024f8:	ldr	x0, [sp, #56]
  4024fc:	ldr	x1, [sp, #32]
  402500:	add	x0, x1, x0
  402504:	str	x0, [sp, #32]
  402508:	ldr	x1, [sp, #72]
  40250c:	ldr	x0, [sp, #56]
  402510:	add	x0, x1, x0
  402514:	str	x0, [sp, #72]
  402518:	ldr	x0, [sp, #24]
  40251c:	cmp	x0, #0x0
  402520:	b.ne	402458 <ferror@plt+0x588>  // b.any
  402524:	ldr	x0, [sp, #72]
  402528:	ldp	x29, x30, [sp], #80
  40252c:	ret
  402530:	stp	x29, x30, [sp, #-48]!
  402534:	mov	x29, sp
  402538:	str	x0, [sp, #24]
  40253c:	str	xzr, [sp, #40]
  402540:	b	40257c <ferror@plt+0x6ac>
  402544:	adrp	x0, 419000 <ferror@plt+0x17130>
  402548:	add	x0, x0, #0x360
  40254c:	ldr	x1, [sp, #40]
  402550:	ldr	x0, [x0, x1, lsl #3]
  402554:	mov	x1, x0
  402558:	ldr	x0, [sp, #24]
  40255c:	bl	401cd0 <strcmp@plt>
  402560:	cmp	w0, #0x0
  402564:	b.ne	402570 <ferror@plt+0x6a0>  // b.any
  402568:	ldr	x0, [sp, #40]
  40256c:	b	4025a4 <ferror@plt+0x6d4>
  402570:	ldr	x0, [sp, #40]
  402574:	add	x0, x0, #0x1
  402578:	str	x0, [sp, #40]
  40257c:	ldr	x0, [sp, #40]
  402580:	cmp	x0, #0x1
  402584:	b.ls	402544 <ferror@plt+0x674>  // b.plast
  402588:	adrp	x0, 406000 <ferror@plt+0x4130>
  40258c:	add	x0, x0, #0xd28
  402590:	bl	401e90 <gettext@plt>
  402594:	ldr	x2, [sp, #24]
  402598:	mov	x1, x0
  40259c:	mov	w0, #0x1                   	// #1
  4025a0:	bl	401e00 <errx@plt>
  4025a4:	ldp	x29, x30, [sp], #48
  4025a8:	ret
  4025ac:	stp	x29, x30, [sp, #-64]!
  4025b0:	mov	x29, sp
  4025b4:	str	w0, [sp, #28]
  4025b8:	adrp	x0, 406000 <ferror@plt+0x4130>
  4025bc:	add	x0, x0, #0xd50
  4025c0:	str	x0, [sp, #56]
  4025c4:	ldr	w0, [sp, #28]
  4025c8:	cmp	w0, #0x0
  4025cc:	b.lt	402680 <ferror@plt+0x7b0>  // b.tstop
  4025d0:	ldr	w0, [sp, #28]
  4025d4:	cmp	w0, #0x1
  4025d8:	b.hi	402680 <ferror@plt+0x7b0>  // b.pmore
  4025dc:	adrp	x0, 419000 <ferror@plt+0x17130>
  4025e0:	add	x0, x0, #0x360
  4025e4:	ldrsw	x1, [sp, #28]
  4025e8:	ldr	x0, [x0, x1, lsl #3]
  4025ec:	str	x0, [sp, #48]
  4025f0:	mov	w1, #0x1                   	// #1
  4025f4:	ldr	x0, [sp, #56]
  4025f8:	bl	401b90 <open@plt>
  4025fc:	str	w0, [sp, #44]
  402600:	ldr	w0, [sp, #44]
  402604:	cmp	w0, #0x0
  402608:	b.ge	402638 <ferror@plt+0x768>  // b.tcont
  40260c:	bl	401e40 <__errno_location@plt>
  402610:	ldr	w0, [x0]
  402614:	cmp	w0, #0x2
  402618:	b.eq	402688 <ferror@plt+0x7b8>  // b.none
  40261c:	adrp	x0, 406000 <ferror@plt+0x4130>
  402620:	add	x0, x0, #0xd68
  402624:	bl	401e90 <gettext@plt>
  402628:	ldr	x2, [sp, #56]
  40262c:	mov	x1, x0
  402630:	mov	w0, #0x1                   	// #1
  402634:	bl	401eb0 <err@plt>
  402638:	ldr	x0, [sp, #48]
  40263c:	bl	401a00 <strlen@plt>
  402640:	mov	x2, x0
  402644:	ldr	x1, [sp, #48]
  402648:	ldr	w0, [sp, #44]
  40264c:	bl	40235c <ferror@plt+0x48c>
  402650:	cmp	w0, #0x0
  402654:	b.eq	402674 <ferror@plt+0x7a4>  // b.none
  402658:	adrp	x0, 406000 <ferror@plt+0x4130>
  40265c:	add	x0, x0, #0xd78
  402660:	bl	401e90 <gettext@plt>
  402664:	ldr	x2, [sp, #56]
  402668:	mov	x1, x0
  40266c:	mov	w0, #0x1                   	// #1
  402670:	bl	401eb0 <err@plt>
  402674:	ldr	w0, [sp, #44]
  402678:	bl	401c40 <close@plt>
  40267c:	b	40268c <ferror@plt+0x7bc>
  402680:	nop
  402684:	b	40268c <ferror@plt+0x7bc>
  402688:	nop
  40268c:	ldp	x29, x30, [sp], #64
  402690:	ret
  402694:	stp	x29, x30, [sp, #-64]!
  402698:	mov	x29, sp
  40269c:	str	x19, [sp, #16]
  4026a0:	str	x0, [sp, #40]
  4026a4:	str	w1, [sp, #36]
  4026a8:	str	w2, [sp, #32]
  4026ac:	mov	w1, #0x1                   	// #1
  4026b0:	ldr	x0, [sp, #40]
  4026b4:	bl	401b90 <open@plt>
  4026b8:	str	w0, [sp, #60]
  4026bc:	ldr	w0, [sp, #60]
  4026c0:	cmp	w0, #0x0
  4026c4:	b.ge	4026e4 <ferror@plt+0x814>  // b.tcont
  4026c8:	adrp	x0, 406000 <ferror@plt+0x4130>
  4026cc:	add	x0, x0, #0xd68
  4026d0:	bl	401e90 <gettext@plt>
  4026d4:	ldr	x2, [sp, #40]
  4026d8:	mov	x1, x0
  4026dc:	mov	w0, #0x1                   	// #1
  4026e0:	bl	401eb0 <err@plt>
  4026e4:	add	x4, sp, #0x30
  4026e8:	ldr	w3, [sp, #32]
  4026ec:	ldr	w2, [sp, #36]
  4026f0:	adrp	x0, 406000 <ferror@plt+0x4130>
  4026f4:	add	x1, x0, #0xd88
  4026f8:	mov	x0, x4
  4026fc:	bl	402294 <ferror@plt+0x3c4>
  402700:	ldr	x19, [sp, #48]
  402704:	ldr	x0, [sp, #48]
  402708:	bl	401a00 <strlen@plt>
  40270c:	mov	x2, x0
  402710:	mov	x1, x19
  402714:	ldr	w0, [sp, #60]
  402718:	bl	40235c <ferror@plt+0x48c>
  40271c:	cmp	w0, #0x0
  402720:	b.eq	402740 <ferror@plt+0x870>  // b.none
  402724:	adrp	x0, 406000 <ferror@plt+0x4130>
  402728:	add	x0, x0, #0xd78
  40272c:	bl	401e90 <gettext@plt>
  402730:	ldr	x2, [sp, #40]
  402734:	mov	x1, x0
  402738:	mov	w0, #0x1                   	// #1
  40273c:	bl	401eb0 <err@plt>
  402740:	ldr	x0, [sp, #48]
  402744:	bl	401d20 <free@plt>
  402748:	ldr	w0, [sp, #60]
  40274c:	bl	401c40 <close@plt>
  402750:	nop
  402754:	ldr	x19, [sp, #16]
  402758:	ldp	x29, x30, [sp], #64
  40275c:	ret
  402760:	stp	x29, x30, [sp, #-48]!
  402764:	mov	x29, sp
  402768:	str	x0, [sp, #24]
  40276c:	str	xzr, [sp, #40]
  402770:	b	4027c4 <ferror@plt+0x8f4>
  402774:	adrp	x0, 407000 <ferror@plt+0x5130>
  402778:	add	x1, x0, #0x948
  40277c:	ldr	x0, [sp, #40]
  402780:	lsl	x0, x0, #4
  402784:	add	x0, x1, x0
  402788:	ldr	x0, [x0]
  40278c:	ldr	x1, [sp, #24]
  402790:	bl	401cd0 <strcmp@plt>
  402794:	cmp	w0, #0x0
  402798:	b.ne	4027b8 <ferror@plt+0x8e8>  // b.any
  40279c:	adrp	x0, 407000 <ferror@plt+0x5130>
  4027a0:	add	x1, x0, #0x948
  4027a4:	ldr	x0, [sp, #40]
  4027a8:	lsl	x0, x0, #4
  4027ac:	add	x0, x1, x0
  4027b0:	ldr	x0, [x0, #8]
  4027b4:	b	4027ec <ferror@plt+0x91c>
  4027b8:	ldr	x0, [sp, #40]
  4027bc:	add	x0, x0, #0x1
  4027c0:	str	x0, [sp, #40]
  4027c4:	ldr	x0, [sp, #40]
  4027c8:	cmp	x0, #0x3
  4027cc:	b.ls	402774 <ferror@plt+0x8a4>  // b.plast
  4027d0:	adrp	x0, 406000 <ferror@plt+0x4130>
  4027d4:	add	x0, x0, #0xd90
  4027d8:	bl	401e90 <gettext@plt>
  4027dc:	ldr	x2, [sp, #24]
  4027e0:	mov	x1, x0
  4027e4:	mov	w0, #0x1                   	// #1
  4027e8:	bl	401e00 <errx@plt>
  4027ec:	ldp	x29, x30, [sp], #48
  4027f0:	ret
  4027f4:	stp	x29, x30, [sp, #-32]!
  4027f8:	mov	x29, sp
  4027fc:	str	x0, [sp, #24]
  402800:	ldr	x0, [sp, #24]
  402804:	cmp	x0, #0x0
  402808:	b.eq	40284c <ferror@plt+0x97c>  // b.none
  40280c:	mov	x4, #0x0                   	// #0
  402810:	ldr	x3, [sp, #24]
  402814:	mov	x2, #0x0                   	// #0
  402818:	adrp	x0, 406000 <ferror@plt+0x4130>
  40281c:	add	x1, x0, #0xdb8
  402820:	adrp	x0, 406000 <ferror@plt+0x4130>
  402824:	add	x0, x0, #0xdc0
  402828:	bl	401a40 <mount@plt>
  40282c:	cmp	w0, #0x0
  402830:	b.eq	402850 <ferror@plt+0x980>  // b.none
  402834:	adrp	x0, 406000 <ferror@plt+0x4130>
  402838:	add	x0, x0, #0xdc8
  40283c:	bl	401e90 <gettext@plt>
  402840:	mov	x1, x0
  402844:	mov	w0, #0x1                   	// #1
  402848:	bl	401eb0 <err@plt>
  40284c:	nop
  402850:	ldp	x29, x30, [sp], #32
  402854:	ret
  402858:	sub	sp, sp, #0x20
  40285c:	str	w0, [sp, #12]
  402860:	str	x1, [sp]
  402864:	adrp	x0, 419000 <ferror@plt+0x17130>
  402868:	add	x0, x0, #0x2a0
  40286c:	str	x0, [sp, #24]
  402870:	b	4028c8 <ferror@plt+0x9f8>
  402874:	ldr	x0, [sp, #24]
  402878:	ldr	w0, [x0]
  40287c:	ldr	w1, [sp, #12]
  402880:	cmp	w1, w0
  402884:	b.eq	402898 <ferror@plt+0x9c8>  // b.none
  402888:	ldr	x0, [sp, #24]
  40288c:	add	x0, x0, #0x18
  402890:	str	x0, [sp, #24]
  402894:	b	4028c8 <ferror@plt+0x9f8>
  402898:	ldr	x0, [sp, #24]
  40289c:	ldr	x1, [sp]
  4028a0:	str	x1, [x0, #16]
  4028a4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4028a8:	add	x0, x0, #0x3bc
  4028ac:	ldr	w0, [x0]
  4028b0:	add	w1, w0, #0x1
  4028b4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4028b8:	add	x0, x0, #0x3bc
  4028bc:	str	w1, [x0]
  4028c0:	mov	w0, #0x0                   	// #0
  4028c4:	b	4028dc <ferror@plt+0xa0c>
  4028c8:	ldr	x0, [sp, #24]
  4028cc:	ldr	x0, [x0, #8]
  4028d0:	cmp	x0, #0x0
  4028d4:	b.ne	402874 <ferror@plt+0x9a4>  // b.any
  4028d8:	mov	w0, #0xffffffea            	// #-22
  4028dc:	add	sp, sp, #0x20
  4028e0:	ret
  4028e4:	mov	x12, #0x1030                	// #4144
  4028e8:	sub	sp, sp, x12
  4028ec:	stp	x29, x30, [sp]
  4028f0:	mov	x29, sp
  4028f4:	str	w0, [sp, #28]
  4028f8:	adrp	x0, 419000 <ferror@plt+0x17130>
  4028fc:	add	x0, x0, #0x2a0
  402900:	str	x0, [sp, #4136]
  402904:	b	4029a8 <ferror@plt+0xad8>
  402908:	ldr	x0, [sp, #4136]
  40290c:	ldr	x0, [x0, #16]
  402910:	cmp	x0, #0x0
  402914:	b.eq	402998 <ferror@plt+0xac8>  // b.none
  402918:	ldr	w1, [sp, #28]
  40291c:	ldr	x0, [sp, #4136]
  402920:	ldr	x0, [x0, #8]
  402924:	add	x5, sp, #0x28
  402928:	mov	x4, x0
  40292c:	mov	w3, w1
  402930:	adrp	x0, 406000 <ferror@plt+0x4130>
  402934:	add	x2, x0, #0xdf8
  402938:	mov	x1, #0x1000                	// #4096
  40293c:	mov	x0, x5
  402940:	bl	401b10 <snprintf@plt>
  402944:	ldr	x0, [sp, #4136]
  402948:	ldr	x1, [x0, #16]
  40294c:	add	x0, sp, #0x28
  402950:	mov	x4, #0x0                   	// #0
  402954:	mov	x3, #0x1000                	// #4096
  402958:	mov	x2, #0x0                   	// #0
  40295c:	bl	401a40 <mount@plt>
  402960:	cmp	w0, #0x0
  402964:	b.eq	40299c <ferror@plt+0xacc>  // b.none
  402968:	adrp	x0, 406000 <ferror@plt+0x4130>
  40296c:	add	x0, x0, #0xe08
  402970:	bl	401e90 <gettext@plt>
  402974:	mov	x4, x0
  402978:	ldr	x0, [sp, #4136]
  40297c:	ldr	x1, [x0, #16]
  402980:	add	x0, sp, #0x28
  402984:	mov	x3, x1
  402988:	mov	x2, x0
  40298c:	mov	x1, x4
  402990:	mov	w0, #0x1                   	// #1
  402994:	bl	401eb0 <err@plt>
  402998:	nop
  40299c:	ldr	x0, [sp, #4136]
  4029a0:	add	x0, x0, #0x18
  4029a4:	str	x0, [sp, #4136]
  4029a8:	ldr	x0, [sp, #4136]
  4029ac:	ldr	x0, [x0, #8]
  4029b0:	cmp	x0, #0x0
  4029b4:	b.ne	402908 <ferror@plt+0xa38>  // b.any
  4029b8:	mov	w0, #0x0                   	// #0
  4029bc:	ldp	x29, x30, [sp]
  4029c0:	mov	x12, #0x1030                	// #4144
  4029c4:	add	sp, sp, x12
  4029c8:	ret
  4029cc:	mov	x12, #0x10a0                	// #4256
  4029d0:	sub	sp, sp, x12
  4029d4:	stp	x29, x30, [sp]
  4029d8:	mov	x29, sp
  4029dc:	str	w0, [sp, #28]
  4029e0:	ldr	w0, [sp, #28]
  4029e4:	add	x4, sp, #0x20
  4029e8:	mov	w3, w0
  4029ec:	adrp	x0, 406000 <ferror@plt+0x4130>
  4029f0:	add	x2, x0, #0xe20
  4029f4:	mov	x1, #0x1000                	// #4096
  4029f8:	mov	x0, x4
  4029fc:	bl	401b10 <snprintf@plt>
  402a00:	add	x1, sp, #0x1, lsl #12
  402a04:	add	x1, x1, #0x20
  402a08:	add	x0, sp, #0x20
  402a0c:	bl	406c78 <ferror@plt+0x4da8>
  402a10:	cmp	w0, #0x0
  402a14:	b.eq	402a38 <ferror@plt+0xb68>  // b.none
  402a18:	adrp	x0, 406000 <ferror@plt+0x4130>
  402a1c:	add	x0, x0, #0xe30
  402a20:	bl	401e90 <gettext@plt>
  402a24:	mov	x1, x0
  402a28:	add	x0, sp, #0x20
  402a2c:	mov	x2, x0
  402a30:	mov	w0, #0x1                   	// #1
  402a34:	bl	401eb0 <err@plt>
  402a38:	ldr	x0, [sp, #4136]
  402a3c:	ldp	x29, x30, [sp]
  402a40:	mov	x12, #0x10a0                	// #4256
  402a44:	add	sp, sp, x12
  402a48:	ret
  402a4c:	stp	x29, x30, [sp, #-64]!
  402a50:	mov	x29, sp
  402a54:	str	x0, [sp, #24]
  402a58:	str	x1, [sp, #16]
  402a5c:	bl	401b60 <getpid@plt>
  402a60:	str	w0, [sp, #60]
  402a64:	ldr	w0, [sp, #60]
  402a68:	bl	4029cc <ferror@plt+0xafc>
  402a6c:	str	x0, [sp, #48]
  402a70:	ldr	x0, [sp, #16]
  402a74:	bl	401ab0 <pipe@plt>
  402a78:	cmp	w0, #0x0
  402a7c:	b.ge	402a98 <ferror@plt+0xbc8>  // b.tcont
  402a80:	adrp	x0, 406000 <ferror@plt+0x4130>
  402a84:	add	x0, x0, #0xe40
  402a88:	bl	401e90 <gettext@plt>
  402a8c:	mov	x1, x0
  402a90:	mov	w0, #0x1                   	// #1
  402a94:	bl	401eb0 <err@plt>
  402a98:	bl	401b00 <fork@plt>
  402a9c:	mov	w1, w0
  402aa0:	ldr	x0, [sp, #24]
  402aa4:	str	w1, [x0]
  402aa8:	ldr	x0, [sp, #24]
  402aac:	ldr	w0, [x0]
  402ab0:	cmn	w0, #0x1
  402ab4:	b.eq	402ac4 <ferror@plt+0xbf4>  // b.none
  402ab8:	cmp	w0, #0x0
  402abc:	b.eq	402adc <ferror@plt+0xc0c>  // b.none
  402ac0:	b	402b6c <ferror@plt+0xc9c>
  402ac4:	adrp	x0, 406000 <ferror@plt+0x4130>
  402ac8:	add	x0, x0, #0xe50
  402acc:	bl	401e90 <gettext@plt>
  402ad0:	mov	x1, x0
  402ad4:	mov	w0, #0x1                   	// #1
  402ad8:	bl	401eb0 <err@plt>
  402adc:	ldr	x0, [sp, #16]
  402ae0:	add	x0, x0, #0x4
  402ae4:	ldr	w0, [x0]
  402ae8:	bl	401c40 <close@plt>
  402aec:	ldr	x0, [sp, #16]
  402af0:	add	x0, x0, #0x4
  402af4:	mov	w1, #0xffffffff            	// #-1
  402af8:	str	w1, [x0]
  402afc:	ldr	x0, [sp, #16]
  402b00:	ldr	w0, [x0]
  402b04:	add	x1, sp, #0x2f
  402b08:	mov	x2, #0x1                   	// #1
  402b0c:	bl	402428 <ferror@plt+0x558>
  402b10:	cmp	x0, #0x1
  402b14:	b.eq	402b3c <ferror@plt+0xc6c>  // b.none
  402b18:	ldrsb	w0, [sp, #47]
  402b1c:	cmp	w0, #0x6
  402b20:	b.eq	402b3c <ferror@plt+0xc6c>  // b.none
  402b24:	adrp	x0, 406000 <ferror@plt+0x4130>
  402b28:	add	x0, x0, #0xe60
  402b2c:	bl	401e90 <gettext@plt>
  402b30:	mov	x1, x0
  402b34:	mov	w0, #0x1                   	// #1
  402b38:	bl	401eb0 <err@plt>
  402b3c:	ldr	w0, [sp, #60]
  402b40:	bl	4029cc <ferror@plt+0xafc>
  402b44:	mov	x1, x0
  402b48:	ldr	x0, [sp, #48]
  402b4c:	cmp	x0, x1
  402b50:	b.ne	402b5c <ferror@plt+0xc8c>  // b.any
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	bl	401a20 <exit@plt>
  402b5c:	ldr	w0, [sp, #60]
  402b60:	bl	4028e4 <ferror@plt+0xa14>
  402b64:	mov	w0, #0x0                   	// #0
  402b68:	bl	401a20 <exit@plt>
  402b6c:	ldr	x0, [sp, #16]
  402b70:	ldr	w0, [x0]
  402b74:	bl	401c40 <close@plt>
  402b78:	ldr	x0, [sp, #16]
  402b7c:	mov	w1, #0xffffffff            	// #-1
  402b80:	str	w1, [x0]
  402b84:	nop
  402b88:	nop
  402b8c:	ldp	x29, x30, [sp], #64
  402b90:	ret
  402b94:	stp	x29, x30, [sp, #-48]!
  402b98:	mov	x29, sp
  402b9c:	str	x19, [sp, #16]
  402ba0:	adrp	x0, 419000 <ferror@plt+0x17130>
  402ba4:	add	x0, x0, #0x3a8
  402ba8:	ldr	x0, [x0]
  402bac:	str	x0, [sp, #40]
  402bb0:	adrp	x0, 406000 <ferror@plt+0x4130>
  402bb4:	add	x0, x0, #0xe78
  402bb8:	bl	401e90 <gettext@plt>
  402bbc:	ldr	x1, [sp, #40]
  402bc0:	bl	401a10 <fputs@plt>
  402bc4:	adrp	x0, 406000 <ferror@plt+0x4130>
  402bc8:	add	x0, x0, #0xe88
  402bcc:	bl	401e90 <gettext@plt>
  402bd0:	mov	x1, x0
  402bd4:	adrp	x0, 419000 <ferror@plt+0x17130>
  402bd8:	add	x0, x0, #0x3b0
  402bdc:	ldr	x0, [x0]
  402be0:	mov	x2, x0
  402be4:	ldr	x0, [sp, #40]
  402be8:	bl	401ea0 <fprintf@plt>
  402bec:	ldr	x1, [sp, #40]
  402bf0:	mov	w0, #0xa                   	// #10
  402bf4:	bl	401ad0 <fputc@plt>
  402bf8:	adrp	x0, 406000 <ferror@plt+0x4130>
  402bfc:	add	x0, x0, #0xeb8
  402c00:	bl	401e90 <gettext@plt>
  402c04:	ldr	x1, [sp, #40]
  402c08:	bl	401a10 <fputs@plt>
  402c0c:	adrp	x0, 406000 <ferror@plt+0x4130>
  402c10:	add	x0, x0, #0xef8
  402c14:	bl	401e90 <gettext@plt>
  402c18:	ldr	x1, [sp, #40]
  402c1c:	bl	401a10 <fputs@plt>
  402c20:	adrp	x0, 406000 <ferror@plt+0x4130>
  402c24:	add	x0, x0, #0xf08
  402c28:	bl	401e90 <gettext@plt>
  402c2c:	ldr	x1, [sp, #40]
  402c30:	bl	401a10 <fputs@plt>
  402c34:	adrp	x0, 406000 <ferror@plt+0x4130>
  402c38:	add	x0, x0, #0xf40
  402c3c:	bl	401e90 <gettext@plt>
  402c40:	ldr	x1, [sp, #40]
  402c44:	bl	401a10 <fputs@plt>
  402c48:	adrp	x0, 406000 <ferror@plt+0x4130>
  402c4c:	add	x0, x0, #0xf88
  402c50:	bl	401e90 <gettext@plt>
  402c54:	ldr	x1, [sp, #40]
  402c58:	bl	401a10 <fputs@plt>
  402c5c:	adrp	x0, 406000 <ferror@plt+0x4130>
  402c60:	add	x0, x0, #0xfc8
  402c64:	bl	401e90 <gettext@plt>
  402c68:	ldr	x1, [sp, #40]
  402c6c:	bl	401a10 <fputs@plt>
  402c70:	adrp	x0, 407000 <ferror@plt+0x5130>
  402c74:	add	x0, x0, #0x0
  402c78:	bl	401e90 <gettext@plt>
  402c7c:	ldr	x1, [sp, #40]
  402c80:	bl	401a10 <fputs@plt>
  402c84:	adrp	x0, 407000 <ferror@plt+0x5130>
  402c88:	add	x0, x0, #0x38
  402c8c:	bl	401e90 <gettext@plt>
  402c90:	ldr	x1, [sp, #40]
  402c94:	bl	401a10 <fputs@plt>
  402c98:	adrp	x0, 407000 <ferror@plt+0x5130>
  402c9c:	add	x0, x0, #0x70
  402ca0:	bl	401e90 <gettext@plt>
  402ca4:	ldr	x1, [sp, #40]
  402ca8:	bl	401a10 <fputs@plt>
  402cac:	ldr	x1, [sp, #40]
  402cb0:	mov	w0, #0xa                   	// #10
  402cb4:	bl	401ad0 <fputc@plt>
  402cb8:	adrp	x0, 407000 <ferror@plt+0x5130>
  402cbc:	add	x0, x0, #0xa8
  402cc0:	bl	401e90 <gettext@plt>
  402cc4:	ldr	x1, [sp, #40]
  402cc8:	bl	401a10 <fputs@plt>
  402ccc:	adrp	x0, 407000 <ferror@plt+0x5130>
  402cd0:	add	x0, x0, #0xe8
  402cd4:	bl	401e90 <gettext@plt>
  402cd8:	ldr	x1, [sp, #40]
  402cdc:	bl	401a10 <fputs@plt>
  402ce0:	adrp	x0, 407000 <ferror@plt+0x5130>
  402ce4:	add	x0, x0, #0x130
  402ce8:	bl	401e90 <gettext@plt>
  402cec:	ldr	x1, [sp, #40]
  402cf0:	bl	401a10 <fputs@plt>
  402cf4:	ldr	x1, [sp, #40]
  402cf8:	mov	w0, #0xa                   	// #10
  402cfc:	bl	401ad0 <fputc@plt>
  402d00:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d04:	add	x0, x0, #0x178
  402d08:	bl	401e90 <gettext@plt>
  402d0c:	ldr	x1, [sp, #40]
  402d10:	bl	401a10 <fputs@plt>
  402d14:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d18:	add	x0, x0, #0x1f8
  402d1c:	bl	401e90 <gettext@plt>
  402d20:	ldr	x1, [sp, #40]
  402d24:	bl	401a10 <fputs@plt>
  402d28:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d2c:	add	x0, x0, #0x248
  402d30:	bl	401e90 <gettext@plt>
  402d34:	ldr	x1, [sp, #40]
  402d38:	bl	401a10 <fputs@plt>
  402d3c:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d40:	add	x0, x0, #0x2c0
  402d44:	bl	401e90 <gettext@plt>
  402d48:	ldr	x1, [sp, #40]
  402d4c:	bl	401a10 <fputs@plt>
  402d50:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d54:	add	x0, x0, #0x310
  402d58:	bl	401e90 <gettext@plt>
  402d5c:	ldr	x1, [sp, #40]
  402d60:	bl	401a10 <fputs@plt>
  402d64:	ldr	x1, [sp, #40]
  402d68:	mov	w0, #0xa                   	// #10
  402d6c:	bl	401ad0 <fputc@plt>
  402d70:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d74:	add	x0, x0, #0x360
  402d78:	bl	401e90 <gettext@plt>
  402d7c:	ldr	x1, [sp, #40]
  402d80:	bl	401a10 <fputs@plt>
  402d84:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d88:	add	x0, x0, #0x3a8
  402d8c:	bl	401e90 <gettext@plt>
  402d90:	ldr	x1, [sp, #40]
  402d94:	bl	401a10 <fputs@plt>
  402d98:	adrp	x0, 407000 <ferror@plt+0x5130>
  402d9c:	add	x0, x0, #0x3e0
  402da0:	bl	401e90 <gettext@plt>
  402da4:	ldr	x1, [sp, #40]
  402da8:	bl	401a10 <fputs@plt>
  402dac:	adrp	x0, 407000 <ferror@plt+0x5130>
  402db0:	add	x0, x0, #0x418
  402db4:	bl	401e90 <gettext@plt>
  402db8:	ldr	x1, [sp, #40]
  402dbc:	bl	401a10 <fputs@plt>
  402dc0:	ldr	x1, [sp, #40]
  402dc4:	mov	w0, #0xa                   	// #10
  402dc8:	bl	401ad0 <fputc@plt>
  402dcc:	adrp	x0, 407000 <ferror@plt+0x5130>
  402dd0:	add	x0, x0, #0x450
  402dd4:	bl	401e90 <gettext@plt>
  402dd8:	mov	x19, x0
  402ddc:	adrp	x0, 407000 <ferror@plt+0x5130>
  402de0:	add	x0, x0, #0x468
  402de4:	bl	401e90 <gettext@plt>
  402de8:	mov	x4, x0
  402dec:	adrp	x0, 407000 <ferror@plt+0x5130>
  402df0:	add	x3, x0, #0x478
  402df4:	mov	x2, x19
  402df8:	adrp	x0, 407000 <ferror@plt+0x5130>
  402dfc:	add	x1, x0, #0x488
  402e00:	adrp	x0, 407000 <ferror@plt+0x5130>
  402e04:	add	x0, x0, #0x498
  402e08:	bl	401e20 <printf@plt>
  402e0c:	adrp	x0, 407000 <ferror@plt+0x5130>
  402e10:	add	x0, x0, #0x4b0
  402e14:	bl	401e90 <gettext@plt>
  402e18:	mov	x2, x0
  402e1c:	adrp	x0, 407000 <ferror@plt+0x5130>
  402e20:	add	x1, x0, #0x4d0
  402e24:	mov	x0, x2
  402e28:	bl	401e20 <printf@plt>
  402e2c:	mov	w0, #0x0                   	// #0
  402e30:	bl	401a20 <exit@plt>
  402e34:	stp	x29, x30, [sp, #-208]!
  402e38:	mov	x29, sp
  402e3c:	str	x19, [sp, #16]
  402e40:	str	w0, [sp, #44]
  402e44:	str	x1, [sp, #32]
  402e48:	mov	w0, #0xffffffff            	// #-1
  402e4c:	str	w0, [sp, #204]
  402e50:	str	wzr, [sp, #200]
  402e54:	str	wzr, [sp, #196]
  402e58:	str	wzr, [sp, #192]
  402e5c:	str	wzr, [sp, #188]
  402e60:	str	xzr, [sp, #176]
  402e64:	str	xzr, [sp, #168]
  402e68:	str	xzr, [sp, #160]
  402e6c:	str	wzr, [sp, #100]
  402e70:	mov	x0, #0x4000                	// #16384
  402e74:	movk	x0, #0x4, lsl #16
  402e78:	str	x0, [sp, #152]
  402e7c:	str	wzr, [sp, #148]
  402e80:	str	wzr, [sp, #144]
  402e84:	str	wzr, [sp, #140]
  402e88:	bl	401aa0 <geteuid@plt>
  402e8c:	str	w0, [sp, #124]
  402e90:	str	wzr, [sp, #136]
  402e94:	bl	401a80 <getegid@plt>
  402e98:	str	w0, [sp, #120]
  402e9c:	str	wzr, [sp, #132]
  402ea0:	adrp	x0, 407000 <ferror@plt+0x5130>
  402ea4:	add	x1, x0, #0x4e0
  402ea8:	mov	w0, #0x6                   	// #6
  402eac:	bl	401ec0 <setlocale@plt>
  402eb0:	adrp	x0, 407000 <ferror@plt+0x5130>
  402eb4:	add	x1, x0, #0x4e8
  402eb8:	adrp	x0, 407000 <ferror@plt+0x5130>
  402ebc:	add	x0, x0, #0x500
  402ec0:	bl	401bc0 <bindtextdomain@plt>
  402ec4:	adrp	x0, 407000 <ferror@plt+0x5130>
  402ec8:	add	x0, x0, #0x500
  402ecc:	bl	401ca0 <textdomain@plt>
  402ed0:	bl	402274 <ferror@plt+0x3a4>
  402ed4:	b	40331c <ferror@plt+0x144c>
  402ed8:	ldr	w0, [sp, #116]
  402edc:	sub	w0, w0, #0x43
  402ee0:	cmp	w0, #0x41
  402ee4:	b.hi	4032e0 <ferror@plt+0x1410>  // b.pmore
  402ee8:	adrp	x1, 407000 <ferror@plt+0x5130>
  402eec:	add	x1, x1, #0x818
  402ef0:	ldr	w0, [x1, w0, uxtw #2]
  402ef4:	adr	x1, 402f00 <ferror@plt+0x1030>
  402ef8:	add	x0, x1, w0, sxtw #2
  402efc:	br	x0
  402f00:	mov	w0, #0x1                   	// #1
  402f04:	str	w0, [sp, #196]
  402f08:	b	40331c <ferror@plt+0x144c>
  402f0c:	ldr	w0, [sp, #200]
  402f10:	orr	w0, w0, #0x20000
  402f14:	str	w0, [sp, #200]
  402f18:	adrp	x0, 419000 <ferror@plt+0x17130>
  402f1c:	add	x0, x0, #0x398
  402f20:	ldr	x0, [x0]
  402f24:	cmp	x0, #0x0
  402f28:	b.eq	40331c <ferror@plt+0x144c>  // b.none
  402f2c:	adrp	x0, 419000 <ferror@plt+0x17130>
  402f30:	add	x0, x0, #0x398
  402f34:	ldr	x0, [x0]
  402f38:	mov	x1, x0
  402f3c:	mov	w0, #0x20000               	// #131072
  402f40:	bl	402858 <ferror@plt+0x988>
  402f44:	b	40331c <ferror@plt+0x144c>
  402f48:	ldr	w0, [sp, #200]
  402f4c:	orr	w0, w0, #0x4000000
  402f50:	str	w0, [sp, #200]
  402f54:	adrp	x0, 419000 <ferror@plt+0x17130>
  402f58:	add	x0, x0, #0x398
  402f5c:	ldr	x0, [x0]
  402f60:	cmp	x0, #0x0
  402f64:	b.eq	40331c <ferror@plt+0x144c>  // b.none
  402f68:	adrp	x0, 419000 <ferror@plt+0x17130>
  402f6c:	add	x0, x0, #0x398
  402f70:	ldr	x0, [x0]
  402f74:	mov	x1, x0
  402f78:	mov	w0, #0x4000000             	// #67108864
  402f7c:	bl	402858 <ferror@plt+0x988>
  402f80:	b	40331c <ferror@plt+0x144c>
  402f84:	ldr	w0, [sp, #200]
  402f88:	orr	w0, w0, #0x8000000
  402f8c:	str	w0, [sp, #200]
  402f90:	adrp	x0, 419000 <ferror@plt+0x17130>
  402f94:	add	x0, x0, #0x398
  402f98:	ldr	x0, [x0]
  402f9c:	cmp	x0, #0x0
  402fa0:	b.eq	40331c <ferror@plt+0x144c>  // b.none
  402fa4:	adrp	x0, 419000 <ferror@plt+0x17130>
  402fa8:	add	x0, x0, #0x398
  402fac:	ldr	x0, [x0]
  402fb0:	mov	x1, x0
  402fb4:	mov	w0, #0x8000000             	// #134217728
  402fb8:	bl	402858 <ferror@plt+0x988>
  402fbc:	b	40331c <ferror@plt+0x144c>
  402fc0:	ldr	w0, [sp, #200]
  402fc4:	orr	w0, w0, #0x40000000
  402fc8:	str	w0, [sp, #200]
  402fcc:	adrp	x0, 419000 <ferror@plt+0x17130>
  402fd0:	add	x0, x0, #0x398
  402fd4:	ldr	x0, [x0]
  402fd8:	cmp	x0, #0x0
  402fdc:	b.eq	40331c <ferror@plt+0x144c>  // b.none
  402fe0:	adrp	x0, 419000 <ferror@plt+0x17130>
  402fe4:	add	x0, x0, #0x398
  402fe8:	ldr	x0, [x0]
  402fec:	mov	x1, x0
  402ff0:	mov	w0, #0x40000000            	// #1073741824
  402ff4:	bl	402858 <ferror@plt+0x988>
  402ff8:	b	40331c <ferror@plt+0x144c>
  402ffc:	ldr	w0, [sp, #200]
  403000:	orr	w0, w0, #0x20000000
  403004:	str	w0, [sp, #200]
  403008:	adrp	x0, 419000 <ferror@plt+0x17130>
  40300c:	add	x0, x0, #0x398
  403010:	ldr	x0, [x0]
  403014:	cmp	x0, #0x0
  403018:	b.eq	40331c <ferror@plt+0x144c>  // b.none
  40301c:	adrp	x0, 419000 <ferror@plt+0x17130>
  403020:	add	x0, x0, #0x398
  403024:	ldr	x0, [x0]
  403028:	mov	x1, x0
  40302c:	mov	w0, #0x20000000            	// #536870912
  403030:	bl	402858 <ferror@plt+0x988>
  403034:	b	40331c <ferror@plt+0x144c>
  403038:	ldr	w0, [sp, #200]
  40303c:	orr	w0, w0, #0x10000000
  403040:	str	w0, [sp, #200]
  403044:	adrp	x0, 419000 <ferror@plt+0x17130>
  403048:	add	x0, x0, #0x398
  40304c:	ldr	x0, [x0]
  403050:	cmp	x0, #0x0
  403054:	b.eq	40331c <ferror@plt+0x144c>  // b.none
  403058:	adrp	x0, 419000 <ferror@plt+0x17130>
  40305c:	add	x0, x0, #0x398
  403060:	ldr	x0, [x0]
  403064:	mov	x1, x0
  403068:	mov	w0, #0x10000000            	// #268435456
  40306c:	bl	402858 <ferror@plt+0x988>
  403070:	b	40331c <ferror@plt+0x144c>
  403074:	ldr	w0, [sp, #200]
  403078:	orr	w0, w0, #0x2000000
  40307c:	str	w0, [sp, #200]
  403080:	adrp	x0, 419000 <ferror@plt+0x17130>
  403084:	add	x0, x0, #0x398
  403088:	ldr	x0, [x0]
  40308c:	cmp	x0, #0x0
  403090:	b.eq	40331c <ferror@plt+0x144c>  // b.none
  403094:	adrp	x0, 419000 <ferror@plt+0x17130>
  403098:	add	x0, x0, #0x398
  40309c:	ldr	x0, [x0]
  4030a0:	mov	x1, x0
  4030a4:	mov	w0, #0x2000000             	// #33554432
  4030a8:	bl	402858 <ferror@plt+0x988>
  4030ac:	b	40331c <ferror@plt+0x144c>
  4030b0:	ldr	w0, [sp, #200]
  4030b4:	orr	w0, w0, #0x20000
  4030b8:	str	w0, [sp, #200]
  4030bc:	adrp	x0, 419000 <ferror@plt+0x17130>
  4030c0:	add	x0, x0, #0x398
  4030c4:	ldr	x0, [x0]
  4030c8:	cmp	x0, #0x0
  4030cc:	b.eq	4030e0 <ferror@plt+0x1210>  // b.none
  4030d0:	adrp	x0, 419000 <ferror@plt+0x17130>
  4030d4:	add	x0, x0, #0x398
  4030d8:	ldr	x0, [x0]
  4030dc:	b	4030e8 <ferror@plt+0x1218>
  4030e0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4030e4:	add	x0, x0, #0x510
  4030e8:	str	x0, [sp, #176]
  4030ec:	b	40331c <ferror@plt+0x144c>
  4030f0:	ldr	w0, [sp, #192]
  4030f4:	cmp	w0, #0x2
  4030f8:	b.ne	403114 <ferror@plt+0x1244>  // b.any
  4030fc:	adrp	x0, 407000 <ferror@plt+0x5130>
  403100:	add	x0, x0, #0x518
  403104:	bl	401e90 <gettext@plt>
  403108:	mov	x1, x0
  40310c:	mov	w0, #0x1                   	// #1
  403110:	bl	401e00 <errx@plt>
  403114:	ldr	w0, [sp, #200]
  403118:	orr	w0, w0, #0x10000000
  40311c:	str	w0, [sp, #200]
  403120:	mov	w0, #0x1                   	// #1
  403124:	str	w0, [sp, #192]
  403128:	b	40331c <ferror@plt+0x144c>
  40312c:	ldr	w0, [sp, #192]
  403130:	cmp	w0, #0x1
  403134:	b.ne	403150 <ferror@plt+0x1280>  // b.any
  403138:	adrp	x0, 407000 <ferror@plt+0x5130>
  40313c:	add	x0, x0, #0x518
  403140:	bl	401e90 <gettext@plt>
  403144:	mov	x1, x0
  403148:	mov	w0, #0x1                   	// #1
  40314c:	bl	401e00 <errx@plt>
  403150:	ldr	w0, [sp, #200]
  403154:	orr	w0, w0, #0x10000000
  403158:	str	w0, [sp, #200]
  40315c:	mov	w0, #0x2                   	// #2
  403160:	str	w0, [sp, #192]
  403164:	b	40331c <ferror@plt+0x144c>
  403168:	adrp	x0, 419000 <ferror@plt+0x17130>
  40316c:	add	x0, x0, #0x398
  403170:	ldr	x0, [x0]
  403174:	bl	402530 <ferror@plt+0x660>
  403178:	str	w0, [sp, #204]
  40317c:	b	40331c <ferror@plt+0x144c>
  403180:	adrp	x0, 419000 <ferror@plt+0x17130>
  403184:	add	x0, x0, #0x398
  403188:	ldr	x0, [x0]
  40318c:	bl	402760 <ferror@plt+0x890>
  403190:	str	x0, [sp, #152]
  403194:	b	40331c <ferror@plt+0x144c>
  403198:	mov	w0, #0x1                   	// #1
  40319c:	str	w0, [sp, #196]
  4031a0:	adrp	x0, 419000 <ferror@plt+0x17130>
  4031a4:	add	x0, x0, #0x398
  4031a8:	ldr	x0, [x0]
  4031ac:	cmp	x0, #0x0
  4031b0:	b.eq	4031fc <ferror@plt+0x132c>  // b.none
  4031b4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4031b8:	add	x0, x0, #0x398
  4031bc:	ldr	x0, [x0]
  4031c0:	bl	406950 <ferror@plt+0x4a80>
  4031c4:	str	w0, [sp, #188]
  4031c8:	ldr	w0, [sp, #188]
  4031cc:	cmp	w0, #0x0
  4031d0:	b.ge	40331c <ferror@plt+0x144c>  // b.tcont
  4031d4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4031d8:	add	x0, x0, #0x560
  4031dc:	bl	401e90 <gettext@plt>
  4031e0:	mov	x1, x0
  4031e4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4031e8:	add	x0, x0, #0x398
  4031ec:	ldr	x0, [x0]
  4031f0:	mov	x2, x0
  4031f4:	mov	w0, #0x1                   	// #1
  4031f8:	bl	401e00 <errx@plt>
  4031fc:	mov	w0, #0x9                   	// #9
  403200:	str	w0, [sp, #188]
  403204:	b	40331c <ferror@plt+0x144c>
  403208:	mov	w0, #0x1                   	// #1
  40320c:	str	w0, [sp, #132]
  403210:	bl	406b1c <ferror@plt+0x4c4c>
  403214:	b	40331c <ferror@plt+0x144c>
  403218:	adrp	x0, 419000 <ferror@plt+0x17130>
  40321c:	add	x0, x0, #0x398
  403220:	ldr	x19, [x0]
  403224:	adrp	x0, 407000 <ferror@plt+0x5130>
  403228:	add	x0, x0, #0x578
  40322c:	bl	401e90 <gettext@plt>
  403230:	mov	x1, x0
  403234:	mov	x0, x19
  403238:	bl	404c84 <ferror@plt+0x2db4>
  40323c:	str	w0, [sp, #140]
  403240:	mov	w0, #0x1                   	// #1
  403244:	str	w0, [sp, #148]
  403248:	b	40331c <ferror@plt+0x144c>
  40324c:	adrp	x0, 419000 <ferror@plt+0x17130>
  403250:	add	x0, x0, #0x398
  403254:	ldr	x19, [x0]
  403258:	adrp	x0, 407000 <ferror@plt+0x5130>
  40325c:	add	x0, x0, #0x590
  403260:	bl	401e90 <gettext@plt>
  403264:	mov	x1, x0
  403268:	mov	x0, x19
  40326c:	bl	404c84 <ferror@plt+0x2db4>
  403270:	str	w0, [sp, #136]
  403274:	mov	w0, #0x1                   	// #1
  403278:	str	w0, [sp, #144]
  40327c:	b	40331c <ferror@plt+0x144c>
  403280:	adrp	x0, 419000 <ferror@plt+0x17130>
  403284:	add	x0, x0, #0x398
  403288:	ldr	x0, [x0]
  40328c:	str	x0, [sp, #168]
  403290:	b	40331c <ferror@plt+0x144c>
  403294:	adrp	x0, 419000 <ferror@plt+0x17130>
  403298:	add	x0, x0, #0x398
  40329c:	ldr	x0, [x0]
  4032a0:	str	x0, [sp, #160]
  4032a4:	b	40331c <ferror@plt+0x144c>
  4032a8:	bl	402b94 <ferror@plt+0xcc4>
  4032ac:	adrp	x0, 407000 <ferror@plt+0x5130>
  4032b0:	add	x0, x0, #0x5a8
  4032b4:	bl	401e90 <gettext@plt>
  4032b8:	mov	x3, x0
  4032bc:	adrp	x0, 419000 <ferror@plt+0x17130>
  4032c0:	add	x0, x0, #0x3b0
  4032c4:	ldr	x1, [x0]
  4032c8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4032cc:	add	x2, x0, #0x5b8
  4032d0:	mov	x0, x3
  4032d4:	bl	401e20 <printf@plt>
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	bl	401a20 <exit@plt>
  4032e0:	adrp	x0, 419000 <ferror@plt+0x17130>
  4032e4:	add	x0, x0, #0x390
  4032e8:	ldr	x19, [x0]
  4032ec:	adrp	x0, 407000 <ferror@plt+0x5130>
  4032f0:	add	x0, x0, #0x5d0
  4032f4:	bl	401e90 <gettext@plt>
  4032f8:	mov	x1, x0
  4032fc:	adrp	x0, 419000 <ferror@plt+0x17130>
  403300:	add	x0, x0, #0x3b0
  403304:	ldr	x0, [x0]
  403308:	mov	x2, x0
  40330c:	mov	x0, x19
  403310:	bl	401ea0 <fprintf@plt>
  403314:	mov	w0, #0x1                   	// #1
  403318:	bl	401a20 <exit@plt>
  40331c:	mov	x4, #0x0                   	// #0
  403320:	adrp	x0, 407000 <ferror@plt+0x5130>
  403324:	add	x3, x0, #0xa70
  403328:	adrp	x0, 407000 <ferror@plt+0x5130>
  40332c:	add	x2, x0, #0x5f8
  403330:	ldr	x1, [sp, #32]
  403334:	ldr	w0, [sp, #44]
  403338:	bl	401cb0 <getopt_long@plt>
  40333c:	str	w0, [sp, #116]
  403340:	ldr	w0, [sp, #116]
  403344:	cmn	w0, #0x1
  403348:	b.ne	402ed8 <ferror@plt+0x1008>  // b.any
  40334c:	adrp	x0, 419000 <ferror@plt+0x17130>
  403350:	add	x0, x0, #0x3bc
  403354:	ldr	w0, [x0]
  403358:	cmp	w0, #0x0
  40335c:	b.eq	40337c <ferror@plt+0x14ac>  // b.none
  403360:	ldr	w0, [sp, #200]
  403364:	and	w0, w0, #0x20000
  403368:	cmp	w0, #0x0
  40336c:	b.eq	40337c <ferror@plt+0x14ac>  // b.none
  403370:	add	x1, sp, #0x58
  403374:	add	x0, sp, #0x64
  403378:	bl	402a4c <ferror@plt+0xb7c>
  40337c:	ldr	w0, [sp, #200]
  403380:	bl	401af0 <unshare@plt>
  403384:	cmn	w0, #0x1
  403388:	b.ne	4033a4 <ferror@plt+0x14d4>  // b.any
  40338c:	adrp	x0, 407000 <ferror@plt+0x5130>
  403390:	add	x0, x0, #0x610
  403394:	bl	401e90 <gettext@plt>
  403398:	mov	x1, x0
  40339c:	mov	w0, #0x1                   	// #1
  4033a0:	bl	401eb0 <err@plt>
  4033a4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4033a8:	add	x0, x0, #0x3bc
  4033ac:	ldr	w0, [x0]
  4033b0:	cmp	w0, #0x0
  4033b4:	b.eq	403494 <ferror@plt+0x15c4>  // b.none
  4033b8:	ldr	w0, [sp, #100]
  4033bc:	cmp	w0, #0x0
  4033c0:	b.eq	40348c <ferror@plt+0x15bc>  // b.none
  4033c4:	ldr	w0, [sp, #200]
  4033c8:	and	w0, w0, #0x20000
  4033cc:	cmp	w0, #0x0
  4033d0:	b.eq	40348c <ferror@plt+0x15bc>  // b.none
  4033d4:	mov	w0, #0x6                   	// #6
  4033d8:	strb	w0, [sp, #83]
  4033dc:	ldr	w0, [sp, #92]
  4033e0:	add	x1, sp, #0x53
  4033e4:	mov	x2, #0x1                   	// #1
  4033e8:	bl	40235c <ferror@plt+0x48c>
  4033ec:	ldr	w0, [sp, #92]
  4033f0:	bl	401c40 <close@plt>
  4033f4:	mov	w0, #0xffffffff            	// #-1
  4033f8:	str	w0, [sp, #92]
  4033fc:	ldr	w0, [sp, #100]
  403400:	add	x1, sp, #0x54
  403404:	mov	w2, #0x0                   	// #0
  403408:	bl	401e80 <waitpid@plt>
  40340c:	str	w0, [sp, #112]
  403410:	ldr	w0, [sp, #112]
  403414:	cmp	w0, #0x0
  403418:	b.ge	403444 <ferror@plt+0x1574>  // b.tcont
  40341c:	bl	401e40 <__errno_location@plt>
  403420:	ldr	w0, [x0]
  403424:	cmp	w0, #0x4
  403428:	b.eq	403478 <ferror@plt+0x15a8>  // b.none
  40342c:	adrp	x0, 407000 <ferror@plt+0x5130>
  403430:	add	x0, x0, #0x620
  403434:	bl	401e90 <gettext@plt>
  403438:	mov	x1, x0
  40343c:	mov	w0, #0x1                   	// #1
  403440:	bl	401eb0 <err@plt>
  403444:	ldr	w0, [sp, #84]
  403448:	and	w0, w0, #0x7f
  40344c:	cmp	w0, #0x0
  403450:	b.ne	40347c <ferror@plt+0x15ac>  // b.any
  403454:	ldr	w0, [sp, #84]
  403458:	asr	w0, w0, #8
  40345c:	and	w0, w0, #0xff
  403460:	cmp	w0, #0x0
  403464:	b.eq	40347c <ferror@plt+0x15ac>  // b.none
  403468:	ldr	w0, [sp, #84]
  40346c:	asr	w0, w0, #8
  403470:	and	w0, w0, #0xff
  403474:	b	403aa0 <ferror@plt+0x1bd0>
  403478:	nop
  40347c:	ldr	w0, [sp, #112]
  403480:	cmp	w0, #0x0
  403484:	b.lt	4033fc <ferror@plt+0x152c>  // b.tstop
  403488:	b	403494 <ferror@plt+0x15c4>
  40348c:	bl	401b60 <getpid@plt>
  403490:	bl	4028e4 <ferror@plt+0xa14>
  403494:	ldr	w0, [sp, #196]
  403498:	cmp	w0, #0x0
  40349c:	b.eq	403588 <ferror@plt+0x16b8>  // b.none
  4034a0:	bl	401b00 <fork@plt>
  4034a4:	str	w0, [sp, #100]
  4034a8:	ldr	w0, [sp, #100]
  4034ac:	cmn	w0, #0x1
  4034b0:	b.eq	4034c0 <ferror@plt+0x15f0>  // b.none
  4034b4:	cmp	w0, #0x0
  4034b8:	b.eq	403590 <ferror@plt+0x16c0>  // b.none
  4034bc:	b	4034d8 <ferror@plt+0x1608>
  4034c0:	adrp	x0, 406000 <ferror@plt+0x4130>
  4034c4:	add	x0, x0, #0xe50
  4034c8:	bl	401e90 <gettext@plt>
  4034cc:	mov	x1, x0
  4034d0:	mov	w0, #0x1                   	// #1
  4034d4:	bl	401eb0 <err@plt>
  4034d8:	ldr	w0, [sp, #100]
  4034dc:	add	x1, sp, #0x54
  4034e0:	mov	w2, #0x0                   	// #0
  4034e4:	bl	401e80 <waitpid@plt>
  4034e8:	cmn	w0, #0x1
  4034ec:	b.ne	403508 <ferror@plt+0x1638>  // b.any
  4034f0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4034f4:	add	x0, x0, #0x620
  4034f8:	bl	401e90 <gettext@plt>
  4034fc:	mov	x1, x0
  403500:	mov	w0, #0x1                   	// #1
  403504:	bl	401eb0 <err@plt>
  403508:	ldr	w0, [sp, #84]
  40350c:	and	w0, w0, #0x7f
  403510:	cmp	w0, #0x0
  403514:	b.ne	403528 <ferror@plt+0x1658>  // b.any
  403518:	ldr	w0, [sp, #84]
  40351c:	asr	w0, w0, #8
  403520:	and	w0, w0, #0xff
  403524:	b	403aa0 <ferror@plt+0x1bd0>
  403528:	ldr	w0, [sp, #84]
  40352c:	and	w0, w0, #0xff
  403530:	and	w0, w0, #0x7f
  403534:	and	w0, w0, #0xff
  403538:	add	w0, w0, #0x1
  40353c:	and	w0, w0, #0xff
  403540:	sxtb	w0, w0
  403544:	asr	w0, w0, #1
  403548:	sxtb	w0, w0
  40354c:	cmp	w0, #0x0
  403550:	b.le	403570 <ferror@plt+0x16a0>
  403554:	bl	401b60 <getpid@plt>
  403558:	mov	w2, w0
  40355c:	ldr	w0, [sp, #84]
  403560:	and	w0, w0, #0x7f
  403564:	mov	w1, w0
  403568:	mov	w0, w2
  40356c:	bl	401ae0 <kill@plt>
  403570:	adrp	x0, 407000 <ferror@plt+0x5130>
  403574:	add	x0, x0, #0x630
  403578:	bl	401e90 <gettext@plt>
  40357c:	mov	x1, x0
  403580:	mov	w0, #0x1                   	// #1
  403584:	bl	401eb0 <err@plt>
  403588:	nop
  40358c:	b	403594 <ferror@plt+0x16c4>
  403590:	nop
  403594:	ldr	w0, [sp, #188]
  403598:	cmp	w0, #0x0
  40359c:	b.eq	4035c4 <ferror@plt+0x16f4>  // b.none
  4035a0:	ldr	w1, [sp, #188]
  4035a4:	mov	w0, #0x1                   	// #1
  4035a8:	bl	401e70 <prctl@plt>
  4035ac:	cmp	w0, #0x0
  4035b0:	b.ge	4035c4 <ferror@plt+0x16f4>  // b.tcont
  4035b4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4035b8:	add	x1, x0, #0x648
  4035bc:	mov	w0, #0x1                   	// #1
  4035c0:	bl	401eb0 <err@plt>
  4035c4:	ldr	w0, [sp, #192]
  4035c8:	cmp	w0, #0x2
  4035cc:	b.eq	40364c <ferror@plt+0x177c>  // b.none
  4035d0:	ldr	w0, [sp, #192]
  4035d4:	cmp	w0, #0x2
  4035d8:	b.gt	4036b8 <ferror@plt+0x17e8>
  4035dc:	ldr	w0, [sp, #192]
  4035e0:	cmp	w0, #0x0
  4035e4:	b.eq	4036a4 <ferror@plt+0x17d4>  // b.none
  4035e8:	ldr	w0, [sp, #192]
  4035ec:	cmp	w0, #0x1
  4035f0:	b.ne	4036b8 <ferror@plt+0x17e8>  // b.any
  4035f4:	ldr	w0, [sp, #204]
  4035f8:	cmp	w0, #0x1
  4035fc:	b.ne	403618 <ferror@plt+0x1748>  // b.any
  403600:	adrp	x0, 407000 <ferror@plt+0x5130>
  403604:	add	x0, x0, #0x658
  403608:	bl	401e90 <gettext@plt>
  40360c:	mov	x1, x0
  403610:	mov	w0, #0x1                   	// #1
  403614:	bl	401e00 <errx@plt>
  403618:	mov	w0, #0x0                   	// #0
  40361c:	bl	4025ac <ferror@plt+0x6dc>
  403620:	ldr	w2, [sp, #124]
  403624:	mov	w1, #0x0                   	// #0
  403628:	adrp	x0, 407000 <ferror@plt+0x5130>
  40362c:	add	x0, x0, #0x6a0
  403630:	bl	402694 <ferror@plt+0x7c4>
  403634:	ldr	w2, [sp, #120]
  403638:	mov	w1, #0x0                   	// #0
  40363c:	adrp	x0, 407000 <ferror@plt+0x5130>
  403640:	add	x0, x0, #0x6b8
  403644:	bl	402694 <ferror@plt+0x7c4>
  403648:	b	4036b8 <ferror@plt+0x17e8>
  40364c:	ldr	w0, [sp, #204]
  403650:	cmp	w0, #0x1
  403654:	b.ne	403670 <ferror@plt+0x17a0>  // b.any
  403658:	adrp	x0, 407000 <ferror@plt+0x5130>
  40365c:	add	x0, x0, #0x6d0
  403660:	bl	401e90 <gettext@plt>
  403664:	mov	x1, x0
  403668:	mov	w0, #0x1                   	// #1
  40366c:	bl	401e00 <errx@plt>
  403670:	mov	w0, #0x0                   	// #0
  403674:	bl	4025ac <ferror@plt+0x6dc>
  403678:	ldr	w2, [sp, #124]
  40367c:	ldr	w1, [sp, #124]
  403680:	adrp	x0, 407000 <ferror@plt+0x5130>
  403684:	add	x0, x0, #0x6a0
  403688:	bl	402694 <ferror@plt+0x7c4>
  40368c:	ldr	w2, [sp, #120]
  403690:	ldr	w1, [sp, #120]
  403694:	adrp	x0, 407000 <ferror@plt+0x5130>
  403698:	add	x0, x0, #0x6b8
  40369c:	bl	402694 <ferror@plt+0x7c4>
  4036a0:	b	4036b8 <ferror@plt+0x17e8>
  4036a4:	ldr	w0, [sp, #204]
  4036a8:	cmn	w0, #0x1
  4036ac:	b.eq	4036b8 <ferror@plt+0x17e8>  // b.none
  4036b0:	ldr	w0, [sp, #204]
  4036b4:	bl	4025ac <ferror@plt+0x6dc>
  4036b8:	ldr	w0, [sp, #200]
  4036bc:	and	w0, w0, #0x20000
  4036c0:	cmp	w0, #0x0
  4036c4:	b.eq	4036dc <ferror@plt+0x180c>  // b.none
  4036c8:	ldr	x0, [sp, #152]
  4036cc:	cmp	x0, #0x0
  4036d0:	b.eq	4036dc <ferror@plt+0x180c>  // b.none
  4036d4:	ldr	x0, [sp, #152]
  4036d8:	bl	4027f4 <ferror@plt+0x924>
  4036dc:	ldr	x0, [sp, #168]
  4036e0:	cmp	x0, #0x0
  4036e4:	b.eq	40372c <ferror@plt+0x185c>  // b.none
  4036e8:	ldr	x0, [sp, #168]
  4036ec:	bl	401dc0 <chroot@plt>
  4036f0:	cmp	w0, #0x0
  4036f4:	b.eq	403714 <ferror@plt+0x1844>  // b.none
  4036f8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4036fc:	add	x0, x0, #0x718
  403700:	bl	401e90 <gettext@plt>
  403704:	ldr	x2, [sp, #168]
  403708:	mov	x1, x0
  40370c:	mov	w0, #0x1                   	// #1
  403710:	bl	401eb0 <err@plt>
  403714:	ldr	x0, [sp, #160]
  403718:	cmp	x0, #0x0
  40371c:	b.ne	403728 <ferror@plt+0x1858>  // b.any
  403720:	adrp	x0, 406000 <ferror@plt+0x4130>
  403724:	add	x0, x0, #0xdb8
  403728:	str	x0, [sp, #160]
  40372c:	ldr	x0, [sp, #160]
  403730:	cmp	x0, #0x0
  403734:	b.eq	403764 <ferror@plt+0x1894>  // b.none
  403738:	ldr	x0, [sp, #160]
  40373c:	bl	401d10 <chdir@plt>
  403740:	cmp	w0, #0x0
  403744:	b.eq	403764 <ferror@plt+0x1894>  // b.none
  403748:	adrp	x0, 407000 <ferror@plt+0x5130>
  40374c:	add	x0, x0, #0x740
  403750:	bl	401e90 <gettext@plt>
  403754:	ldr	x2, [sp, #160]
  403758:	mov	x1, x0
  40375c:	mov	w0, #0x1                   	// #1
  403760:	bl	401eb0 <err@plt>
  403764:	ldr	x0, [sp, #176]
  403768:	cmp	x0, #0x0
  40376c:	b.eq	403804 <ferror@plt+0x1934>  // b.none
  403770:	ldr	x0, [sp, #168]
  403774:	cmp	x0, #0x0
  403778:	b.ne	4037c0 <ferror@plt+0x18f0>  // b.any
  40377c:	mov	x4, #0x0                   	// #0
  403780:	mov	x3, #0x4000                	// #16384
  403784:	movk	x3, #0x4, lsl #16
  403788:	mov	x2, #0x0                   	// #0
  40378c:	ldr	x1, [sp, #176]
  403790:	adrp	x0, 406000 <ferror@plt+0x4130>
  403794:	add	x0, x0, #0xdc0
  403798:	bl	401a40 <mount@plt>
  40379c:	cmp	w0, #0x0
  4037a0:	b.eq	4037c0 <ferror@plt+0x18f0>  // b.none
  4037a4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4037a8:	add	x0, x0, #0x758
  4037ac:	bl	401e90 <gettext@plt>
  4037b0:	ldr	x2, [sp, #176]
  4037b4:	mov	x1, x0
  4037b8:	mov	w0, #0x1                   	// #1
  4037bc:	bl	401eb0 <err@plt>
  4037c0:	mov	x4, #0x0                   	// #0
  4037c4:	mov	x3, #0xe                   	// #14
  4037c8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4037cc:	add	x2, x0, #0x770
  4037d0:	ldr	x1, [sp, #176]
  4037d4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4037d8:	add	x0, x0, #0x770
  4037dc:	bl	401a40 <mount@plt>
  4037e0:	cmp	w0, #0x0
  4037e4:	b.eq	403804 <ferror@plt+0x1934>  // b.none
  4037e8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4037ec:	add	x0, x0, #0x778
  4037f0:	bl	401e90 <gettext@plt>
  4037f4:	ldr	x2, [sp, #176]
  4037f8:	mov	x1, x0
  4037fc:	mov	w0, #0x1                   	// #1
  403800:	bl	401eb0 <err@plt>
  403804:	ldr	w0, [sp, #144]
  403808:	cmp	w0, #0x0
  40380c:	b.eq	403864 <ferror@plt+0x1994>  // b.none
  403810:	mov	x1, #0x0                   	// #0
  403814:	mov	x0, #0x0                   	// #0
  403818:	bl	401d90 <setgroups@plt>
  40381c:	cmp	w0, #0x0
  403820:	b.eq	40383c <ferror@plt+0x196c>  // b.none
  403824:	adrp	x0, 407000 <ferror@plt+0x5130>
  403828:	add	x0, x0, #0x788
  40382c:	bl	401e90 <gettext@plt>
  403830:	mov	x1, x0
  403834:	mov	w0, #0x1                   	// #1
  403838:	bl	401eb0 <err@plt>
  40383c:	ldr	w0, [sp, #136]
  403840:	bl	401c90 <setgid@plt>
  403844:	cmp	w0, #0x0
  403848:	b.ge	403864 <ferror@plt+0x1994>  // b.tcont
  40384c:	adrp	x0, 407000 <ferror@plt+0x5130>
  403850:	add	x0, x0, #0x7a0
  403854:	bl	401e90 <gettext@plt>
  403858:	mov	x1, x0
  40385c:	mov	w0, #0x1                   	// #1
  403860:	bl	401eb0 <err@plt>
  403864:	ldr	w0, [sp, #148]
  403868:	cmp	w0, #0x0
  40386c:	b.eq	403898 <ferror@plt+0x19c8>  // b.none
  403870:	ldr	w0, [sp, #140]
  403874:	bl	4019e0 <setuid@plt>
  403878:	cmp	w0, #0x0
  40387c:	b.ge	403898 <ferror@plt+0x19c8>  // b.tcont
  403880:	adrp	x0, 407000 <ferror@plt+0x5130>
  403884:	add	x0, x0, #0x7b0
  403888:	bl	401e90 <gettext@plt>
  40388c:	mov	x1, x0
  403890:	mov	w0, #0x1                   	// #1
  403894:	bl	401eb0 <err@plt>
  403898:	ldr	w0, [sp, #132]
  40389c:	cmp	w0, #0x0
  4038a0:	b.eq	4039e0 <ferror@plt+0x1b10>  // b.none
  4038a4:	ldr	w0, [sp, #200]
  4038a8:	and	w0, w0, #0x10000000
  4038ac:	cmp	w0, #0x0
  4038b0:	b.eq	4039e0 <ferror@plt+0x1b10>  // b.none
  4038b4:	mov	w0, #0x522                 	// #1314
  4038b8:	movk	w0, #0x2008, lsl #16
  4038bc:	str	w0, [sp, #72]
  4038c0:	str	wzr, [sp, #76]
  4038c4:	stp	xzr, xzr, [sp, #48]
  4038c8:	str	xzr, [sp, #64]
  4038cc:	add	x1, sp, #0x30
  4038d0:	add	x0, sp, #0x48
  4038d4:	bl	401df0 <capget@plt>
  4038d8:	cmp	w0, #0x0
  4038dc:	b.ge	4038f8 <ferror@plt+0x1a28>  // b.tcont
  4038e0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4038e4:	add	x0, x0, #0x7c0
  4038e8:	bl	401e90 <gettext@plt>
  4038ec:	mov	x1, x0
  4038f0:	mov	w0, #0x1                   	// #1
  4038f4:	bl	401eb0 <err@plt>
  4038f8:	ldr	w0, [sp, #52]
  4038fc:	str	w0, [sp, #56]
  403900:	ldr	w0, [sp, #64]
  403904:	str	w0, [sp, #68]
  403908:	add	x1, sp, #0x30
  40390c:	add	x0, sp, #0x48
  403910:	bl	401b30 <capset@plt>
  403914:	cmp	w0, #0x0
  403918:	b.ge	403934 <ferror@plt+0x1a64>  // b.tcont
  40391c:	adrp	x0, 407000 <ferror@plt+0x5130>
  403920:	add	x0, x0, #0x7d0
  403924:	bl	401e90 <gettext@plt>
  403928:	mov	x1, x0
  40392c:	mov	w0, #0x1                   	// #1
  403930:	bl	401eb0 <err@plt>
  403934:	ldr	w0, [sp, #60]
  403938:	mov	w0, w0
  40393c:	lsl	x1, x0, #32
  403940:	ldr	w0, [sp, #48]
  403944:	mov	w0, w0
  403948:	orr	x0, x1, x0
  40394c:	str	x0, [sp, #104]
  403950:	str	wzr, [sp, #128]
  403954:	b	4039d4 <ferror@plt+0x1b04>
  403958:	bl	406b1c <ferror@plt+0x4c4c>
  40395c:	mov	w1, w0
  403960:	ldr	w0, [sp, #128]
  403964:	cmp	w0, w1
  403968:	b.gt	4039c4 <ferror@plt+0x1af4>
  40396c:	ldr	w0, [sp, #128]
  403970:	mov	w1, #0x1                   	// #1
  403974:	lsl	w0, w1, w0
  403978:	sxtw	x1, w0
  40397c:	ldr	x0, [sp, #104]
  403980:	and	x0, x1, x0
  403984:	cmp	x0, #0x0
  403988:	b.eq	4039c8 <ferror@plt+0x1af8>  // b.none
  40398c:	mov	w4, #0x0                   	// #0
  403990:	mov	w3, #0x0                   	// #0
  403994:	ldr	w2, [sp, #128]
  403998:	mov	w1, #0x2                   	// #2
  40399c:	mov	w0, #0x2f                  	// #47
  4039a0:	bl	401e70 <prctl@plt>
  4039a4:	cmp	w0, #0x0
  4039a8:	b.ge	4039c8 <ferror@plt+0x1af8>  // b.tcont
  4039ac:	adrp	x0, 407000 <ferror@plt+0x5130>
  4039b0:	add	x0, x0, #0x7e0
  4039b4:	bl	401e90 <gettext@plt>
  4039b8:	mov	x1, x0
  4039bc:	mov	w0, #0x1                   	// #1
  4039c0:	bl	401eb0 <err@plt>
  4039c4:	nop
  4039c8:	ldr	w0, [sp, #128]
  4039cc:	add	w0, w0, #0x1
  4039d0:	str	w0, [sp, #128]
  4039d4:	ldr	w0, [sp, #128]
  4039d8:	cmp	w0, #0x3f
  4039dc:	b.le	403958 <ferror@plt+0x1a88>
  4039e0:	adrp	x0, 419000 <ferror@plt+0x17130>
  4039e4:	add	x0, x0, #0x3a0
  4039e8:	ldr	w0, [x0]
  4039ec:	ldr	w1, [sp, #44]
  4039f0:	cmp	w1, w0
  4039f4:	b.le	403a9c <ferror@plt+0x1bcc>
  4039f8:	adrp	x0, 419000 <ferror@plt+0x17130>
  4039fc:	add	x0, x0, #0x3a0
  403a00:	ldr	w0, [x0]
  403a04:	sxtw	x0, w0
  403a08:	lsl	x0, x0, #3
  403a0c:	ldr	x1, [sp, #32]
  403a10:	add	x0, x1, x0
  403a14:	ldr	x2, [x0]
  403a18:	adrp	x0, 419000 <ferror@plt+0x17130>
  403a1c:	add	x0, x0, #0x3a0
  403a20:	ldr	w0, [x0]
  403a24:	sxtw	x0, w0
  403a28:	lsl	x0, x0, #3
  403a2c:	ldr	x1, [sp, #32]
  403a30:	add	x0, x1, x0
  403a34:	mov	x1, x0
  403a38:	mov	x0, x2
  403a3c:	bl	401cc0 <execvp@plt>
  403a40:	bl	401e40 <__errno_location@plt>
  403a44:	ldr	w0, [x0]
  403a48:	cmp	w0, #0x2
  403a4c:	b.ne	403a58 <ferror@plt+0x1b88>  // b.any
  403a50:	mov	w19, #0x7f                  	// #127
  403a54:	b	403a5c <ferror@plt+0x1b8c>
  403a58:	mov	w19, #0x7e                  	// #126
  403a5c:	adrp	x0, 407000 <ferror@plt+0x5130>
  403a60:	add	x0, x0, #0x800
  403a64:	bl	401e90 <gettext@plt>
  403a68:	mov	x3, x0
  403a6c:	adrp	x0, 419000 <ferror@plt+0x17130>
  403a70:	add	x0, x0, #0x3a0
  403a74:	ldr	w0, [x0]
  403a78:	sxtw	x0, w0
  403a7c:	lsl	x0, x0, #3
  403a80:	ldr	x1, [sp, #32]
  403a84:	add	x0, x1, x0
  403a88:	ldr	x0, [x0]
  403a8c:	mov	x2, x0
  403a90:	mov	x1, x3
  403a94:	mov	w0, w19
  403a98:	bl	401eb0 <err@plt>
  403a9c:	bl	406718 <ferror@plt+0x4848>
  403aa0:	ldr	x19, [sp, #16]
  403aa4:	ldp	x29, x30, [sp], #208
  403aa8:	ret
  403aac:	sub	sp, sp, #0x10
  403ab0:	str	w0, [sp, #12]
  403ab4:	adrp	x0, 419000 <ferror@plt+0x17130>
  403ab8:	add	x0, x0, #0x370
  403abc:	ldr	w1, [sp, #12]
  403ac0:	str	w1, [x0]
  403ac4:	nop
  403ac8:	add	sp, sp, #0x10
  403acc:	ret
  403ad0:	sub	sp, sp, #0x10
  403ad4:	str	x0, [sp, #8]
  403ad8:	str	w1, [sp, #4]
  403adc:	str	w2, [sp]
  403ae0:	b	403b30 <ferror@plt+0x1c60>
  403ae4:	ldr	x0, [sp, #8]
  403ae8:	ldr	x1, [x0]
  403aec:	ldrsw	x0, [sp, #4]
  403af0:	mov	x2, #0x0                   	// #0
  403af4:	umulh	x0, x1, x0
  403af8:	cmp	x0, #0x0
  403afc:	b.eq	403b04 <ferror@plt+0x1c34>  // b.none
  403b00:	mov	x2, #0x1                   	// #1
  403b04:	mov	x0, x2
  403b08:	cmp	x0, #0x0
  403b0c:	b.eq	403b18 <ferror@plt+0x1c48>  // b.none
  403b10:	mov	w0, #0xffffffde            	// #-34
  403b14:	b	403b48 <ferror@plt+0x1c78>
  403b18:	ldr	x0, [sp, #8]
  403b1c:	ldr	x1, [x0]
  403b20:	ldrsw	x0, [sp, #4]
  403b24:	mul	x1, x1, x0
  403b28:	ldr	x0, [sp, #8]
  403b2c:	str	x1, [x0]
  403b30:	ldr	w0, [sp]
  403b34:	sub	w1, w0, #0x1
  403b38:	str	w1, [sp]
  403b3c:	cmp	w0, #0x0
  403b40:	b.ne	403ae4 <ferror@plt+0x1c14>  // b.any
  403b44:	mov	w0, #0x0                   	// #0
  403b48:	add	sp, sp, #0x10
  403b4c:	ret
  403b50:	stp	x29, x30, [sp, #-192]!
  403b54:	mov	x29, sp
  403b58:	str	x0, [sp, #40]
  403b5c:	str	x1, [sp, #32]
  403b60:	str	x2, [sp, #24]
  403b64:	str	xzr, [sp, #176]
  403b68:	mov	w0, #0x400                 	// #1024
  403b6c:	str	w0, [sp, #172]
  403b70:	str	wzr, [sp, #168]
  403b74:	str	wzr, [sp, #164]
  403b78:	str	wzr, [sp, #160]
  403b7c:	ldr	x0, [sp, #32]
  403b80:	str	xzr, [x0]
  403b84:	ldr	x0, [sp, #40]
  403b88:	cmp	x0, #0x0
  403b8c:	b.eq	403ba0 <ferror@plt+0x1cd0>  // b.none
  403b90:	ldr	x0, [sp, #40]
  403b94:	ldrsb	w0, [x0]
  403b98:	cmp	w0, #0x0
  403b9c:	b.ne	403bac <ferror@plt+0x1cdc>  // b.any
  403ba0:	mov	w0, #0xffffffea            	// #-22
  403ba4:	str	w0, [sp, #168]
  403ba8:	b	404194 <ferror@plt+0x22c4>
  403bac:	ldr	x0, [sp, #40]
  403bb0:	str	x0, [sp, #184]
  403bb4:	b	403bc4 <ferror@plt+0x1cf4>
  403bb8:	ldr	x0, [sp, #184]
  403bbc:	add	x0, x0, #0x1
  403bc0:	str	x0, [sp, #184]
  403bc4:	bl	401cf0 <__ctype_b_loc@plt>
  403bc8:	ldr	x1, [x0]
  403bcc:	ldr	x0, [sp, #184]
  403bd0:	ldrsb	w0, [x0]
  403bd4:	and	w0, w0, #0xff
  403bd8:	and	x0, x0, #0xff
  403bdc:	lsl	x0, x0, #1
  403be0:	add	x0, x1, x0
  403be4:	ldrh	w0, [x0]
  403be8:	and	w0, w0, #0x2000
  403bec:	cmp	w0, #0x0
  403bf0:	b.ne	403bb8 <ferror@plt+0x1ce8>  // b.any
  403bf4:	ldr	x0, [sp, #184]
  403bf8:	ldrsb	w0, [x0]
  403bfc:	cmp	w0, #0x2d
  403c00:	b.ne	403c10 <ferror@plt+0x1d40>  // b.any
  403c04:	mov	w0, #0xffffffea            	// #-22
  403c08:	str	w0, [sp, #168]
  403c0c:	b	404194 <ferror@plt+0x22c4>
  403c10:	bl	401e40 <__errno_location@plt>
  403c14:	str	wzr, [x0]
  403c18:	str	xzr, [sp, #72]
  403c1c:	add	x0, sp, #0x48
  403c20:	mov	w2, #0x0                   	// #0
  403c24:	mov	x1, x0
  403c28:	ldr	x0, [sp, #40]
  403c2c:	bl	401c70 <strtoumax@plt>
  403c30:	str	x0, [sp, #64]
  403c34:	ldr	x0, [sp, #72]
  403c38:	ldr	x1, [sp, #40]
  403c3c:	cmp	x1, x0
  403c40:	b.eq	403c6c <ferror@plt+0x1d9c>  // b.none
  403c44:	bl	401e40 <__errno_location@plt>
  403c48:	ldr	w0, [x0]
  403c4c:	cmp	w0, #0x0
  403c50:	b.eq	403c98 <ferror@plt+0x1dc8>  // b.none
  403c54:	ldr	x0, [sp, #64]
  403c58:	cmn	x0, #0x1
  403c5c:	b.eq	403c6c <ferror@plt+0x1d9c>  // b.none
  403c60:	ldr	x0, [sp, #64]
  403c64:	cmp	x0, #0x0
  403c68:	b.ne	403c98 <ferror@plt+0x1dc8>  // b.any
  403c6c:	bl	401e40 <__errno_location@plt>
  403c70:	ldr	w0, [x0]
  403c74:	cmp	w0, #0x0
  403c78:	b.eq	403c8c <ferror@plt+0x1dbc>  // b.none
  403c7c:	bl	401e40 <__errno_location@plt>
  403c80:	ldr	w0, [x0]
  403c84:	neg	w0, w0
  403c88:	b	403c90 <ferror@plt+0x1dc0>
  403c8c:	mov	w0, #0xffffffea            	// #-22
  403c90:	str	w0, [sp, #168]
  403c94:	b	404194 <ferror@plt+0x22c4>
  403c98:	ldr	x0, [sp, #72]
  403c9c:	cmp	x0, #0x0
  403ca0:	b.eq	40417c <ferror@plt+0x22ac>  // b.none
  403ca4:	ldr	x0, [sp, #72]
  403ca8:	ldrsb	w0, [x0]
  403cac:	cmp	w0, #0x0
  403cb0:	b.eq	40417c <ferror@plt+0x22ac>  // b.none
  403cb4:	ldr	x0, [sp, #72]
  403cb8:	str	x0, [sp, #184]
  403cbc:	ldr	x0, [sp, #184]
  403cc0:	add	x0, x0, #0x1
  403cc4:	ldrsb	w0, [x0]
  403cc8:	cmp	w0, #0x69
  403ccc:	b.ne	403d18 <ferror@plt+0x1e48>  // b.any
  403cd0:	ldr	x0, [sp, #184]
  403cd4:	add	x0, x0, #0x2
  403cd8:	ldrsb	w0, [x0]
  403cdc:	cmp	w0, #0x42
  403ce0:	b.eq	403cf8 <ferror@plt+0x1e28>  // b.none
  403ce4:	ldr	x0, [sp, #184]
  403ce8:	add	x0, x0, #0x2
  403cec:	ldrsb	w0, [x0]
  403cf0:	cmp	w0, #0x62
  403cf4:	b.ne	403d18 <ferror@plt+0x1e48>  // b.any
  403cf8:	ldr	x0, [sp, #184]
  403cfc:	add	x0, x0, #0x3
  403d00:	ldrsb	w0, [x0]
  403d04:	cmp	w0, #0x0
  403d08:	b.ne	403d18 <ferror@plt+0x1e48>  // b.any
  403d0c:	mov	w0, #0x400                 	// #1024
  403d10:	str	w0, [sp, #172]
  403d14:	b	403f50 <ferror@plt+0x2080>
  403d18:	ldr	x0, [sp, #184]
  403d1c:	add	x0, x0, #0x1
  403d20:	ldrsb	w0, [x0]
  403d24:	cmp	w0, #0x42
  403d28:	b.eq	403d40 <ferror@plt+0x1e70>  // b.none
  403d2c:	ldr	x0, [sp, #184]
  403d30:	add	x0, x0, #0x1
  403d34:	ldrsb	w0, [x0]
  403d38:	cmp	w0, #0x62
  403d3c:	b.ne	403d60 <ferror@plt+0x1e90>  // b.any
  403d40:	ldr	x0, [sp, #184]
  403d44:	add	x0, x0, #0x2
  403d48:	ldrsb	w0, [x0]
  403d4c:	cmp	w0, #0x0
  403d50:	b.ne	403d60 <ferror@plt+0x1e90>  // b.any
  403d54:	mov	w0, #0x3e8                 	// #1000
  403d58:	str	w0, [sp, #172]
  403d5c:	b	403f50 <ferror@plt+0x2080>
  403d60:	ldr	x0, [sp, #184]
  403d64:	add	x0, x0, #0x1
  403d68:	ldrsb	w0, [x0]
  403d6c:	cmp	w0, #0x0
  403d70:	b.eq	403f50 <ferror@plt+0x2080>  // b.none
  403d74:	bl	401b20 <localeconv@plt>
  403d78:	str	x0, [sp, #128]
  403d7c:	ldr	x0, [sp, #128]
  403d80:	cmp	x0, #0x0
  403d84:	b.eq	403d94 <ferror@plt+0x1ec4>  // b.none
  403d88:	ldr	x0, [sp, #128]
  403d8c:	ldr	x0, [x0]
  403d90:	b	403d98 <ferror@plt+0x1ec8>
  403d94:	mov	x0, #0x0                   	// #0
  403d98:	str	x0, [sp, #120]
  403d9c:	ldr	x0, [sp, #120]
  403da0:	cmp	x0, #0x0
  403da4:	b.eq	403db4 <ferror@plt+0x1ee4>  // b.none
  403da8:	ldr	x0, [sp, #120]
  403dac:	bl	401a00 <strlen@plt>
  403db0:	b	403db8 <ferror@plt+0x1ee8>
  403db4:	mov	x0, #0x0                   	// #0
  403db8:	str	x0, [sp, #112]
  403dbc:	ldr	x0, [sp, #176]
  403dc0:	cmp	x0, #0x0
  403dc4:	b.ne	403f44 <ferror@plt+0x2074>  // b.any
  403dc8:	ldr	x0, [sp, #184]
  403dcc:	ldrsb	w0, [x0]
  403dd0:	cmp	w0, #0x0
  403dd4:	b.eq	403f44 <ferror@plt+0x2074>  // b.none
  403dd8:	ldr	x0, [sp, #120]
  403ddc:	cmp	x0, #0x0
  403de0:	b.eq	403f44 <ferror@plt+0x2074>  // b.none
  403de4:	ldr	x2, [sp, #112]
  403de8:	ldr	x1, [sp, #184]
  403dec:	ldr	x0, [sp, #120]
  403df0:	bl	401bb0 <strncmp@plt>
  403df4:	cmp	w0, #0x0
  403df8:	b.ne	403f44 <ferror@plt+0x2074>  // b.any
  403dfc:	ldr	x1, [sp, #184]
  403e00:	ldr	x0, [sp, #112]
  403e04:	add	x0, x1, x0
  403e08:	str	x0, [sp, #104]
  403e0c:	ldr	x0, [sp, #104]
  403e10:	str	x0, [sp, #184]
  403e14:	b	403e30 <ferror@plt+0x1f60>
  403e18:	ldr	w0, [sp, #160]
  403e1c:	add	w0, w0, #0x1
  403e20:	str	w0, [sp, #160]
  403e24:	ldr	x0, [sp, #184]
  403e28:	add	x0, x0, #0x1
  403e2c:	str	x0, [sp, #184]
  403e30:	ldr	x0, [sp, #184]
  403e34:	ldrsb	w0, [x0]
  403e38:	cmp	w0, #0x30
  403e3c:	b.eq	403e18 <ferror@plt+0x1f48>  // b.none
  403e40:	ldr	x0, [sp, #184]
  403e44:	str	x0, [sp, #104]
  403e48:	bl	401cf0 <__ctype_b_loc@plt>
  403e4c:	ldr	x1, [x0]
  403e50:	ldr	x0, [sp, #104]
  403e54:	ldrsb	w0, [x0]
  403e58:	sxtb	x0, w0
  403e5c:	lsl	x0, x0, #1
  403e60:	add	x0, x1, x0
  403e64:	ldrh	w0, [x0]
  403e68:	and	w0, w0, #0x800
  403e6c:	cmp	w0, #0x0
  403e70:	b.eq	403efc <ferror@plt+0x202c>  // b.none
  403e74:	bl	401e40 <__errno_location@plt>
  403e78:	str	wzr, [x0]
  403e7c:	str	xzr, [sp, #72]
  403e80:	add	x0, sp, #0x48
  403e84:	mov	w2, #0x0                   	// #0
  403e88:	mov	x1, x0
  403e8c:	ldr	x0, [sp, #104]
  403e90:	bl	401c70 <strtoumax@plt>
  403e94:	str	x0, [sp, #176]
  403e98:	ldr	x0, [sp, #72]
  403e9c:	ldr	x1, [sp, #104]
  403ea0:	cmp	x1, x0
  403ea4:	b.eq	403ed0 <ferror@plt+0x2000>  // b.none
  403ea8:	bl	401e40 <__errno_location@plt>
  403eac:	ldr	w0, [x0]
  403eb0:	cmp	w0, #0x0
  403eb4:	b.eq	403f04 <ferror@plt+0x2034>  // b.none
  403eb8:	ldr	x0, [sp, #176]
  403ebc:	cmn	x0, #0x1
  403ec0:	b.eq	403ed0 <ferror@plt+0x2000>  // b.none
  403ec4:	ldr	x0, [sp, #176]
  403ec8:	cmp	x0, #0x0
  403ecc:	b.ne	403f04 <ferror@plt+0x2034>  // b.any
  403ed0:	bl	401e40 <__errno_location@plt>
  403ed4:	ldr	w0, [x0]
  403ed8:	cmp	w0, #0x0
  403edc:	b.eq	403ef0 <ferror@plt+0x2020>  // b.none
  403ee0:	bl	401e40 <__errno_location@plt>
  403ee4:	ldr	w0, [x0]
  403ee8:	neg	w0, w0
  403eec:	b	403ef4 <ferror@plt+0x2024>
  403ef0:	mov	w0, #0xffffffea            	// #-22
  403ef4:	str	w0, [sp, #168]
  403ef8:	b	404194 <ferror@plt+0x22c4>
  403efc:	ldr	x0, [sp, #184]
  403f00:	str	x0, [sp, #72]
  403f04:	ldr	x0, [sp, #176]
  403f08:	cmp	x0, #0x0
  403f0c:	b.eq	403f38 <ferror@plt+0x2068>  // b.none
  403f10:	ldr	x0, [sp, #72]
  403f14:	cmp	x0, #0x0
  403f18:	b.eq	403f2c <ferror@plt+0x205c>  // b.none
  403f1c:	ldr	x0, [sp, #72]
  403f20:	ldrsb	w0, [x0]
  403f24:	cmp	w0, #0x0
  403f28:	b.ne	403f38 <ferror@plt+0x2068>  // b.any
  403f2c:	mov	w0, #0xffffffea            	// #-22
  403f30:	str	w0, [sp, #168]
  403f34:	b	404194 <ferror@plt+0x22c4>
  403f38:	ldr	x0, [sp, #72]
  403f3c:	str	x0, [sp, #184]
  403f40:	b	403cbc <ferror@plt+0x1dec>
  403f44:	mov	w0, #0xffffffea            	// #-22
  403f48:	str	w0, [sp, #168]
  403f4c:	b	404194 <ferror@plt+0x22c4>
  403f50:	adrp	x0, 419000 <ferror@plt+0x17130>
  403f54:	add	x0, x0, #0x378
  403f58:	ldr	x2, [x0]
  403f5c:	ldr	x0, [sp, #184]
  403f60:	ldrsb	w0, [x0]
  403f64:	mov	w1, w0
  403f68:	mov	x0, x2
  403f6c:	bl	401d80 <strchr@plt>
  403f70:	str	x0, [sp, #96]
  403f74:	ldr	x0, [sp, #96]
  403f78:	cmp	x0, #0x0
  403f7c:	b.eq	403fa0 <ferror@plt+0x20d0>  // b.none
  403f80:	adrp	x0, 419000 <ferror@plt+0x17130>
  403f84:	add	x0, x0, #0x378
  403f88:	ldr	x0, [x0]
  403f8c:	ldr	x1, [sp, #96]
  403f90:	sub	x0, x1, x0
  403f94:	add	w0, w0, #0x1
  403f98:	str	w0, [sp, #164]
  403f9c:	b	403ffc <ferror@plt+0x212c>
  403fa0:	adrp	x0, 419000 <ferror@plt+0x17130>
  403fa4:	add	x0, x0, #0x380
  403fa8:	ldr	x2, [x0]
  403fac:	ldr	x0, [sp, #184]
  403fb0:	ldrsb	w0, [x0]
  403fb4:	mov	w1, w0
  403fb8:	mov	x0, x2
  403fbc:	bl	401d80 <strchr@plt>
  403fc0:	str	x0, [sp, #96]
  403fc4:	ldr	x0, [sp, #96]
  403fc8:	cmp	x0, #0x0
  403fcc:	b.eq	403ff0 <ferror@plt+0x2120>  // b.none
  403fd0:	adrp	x0, 419000 <ferror@plt+0x17130>
  403fd4:	add	x0, x0, #0x380
  403fd8:	ldr	x0, [x0]
  403fdc:	ldr	x1, [sp, #96]
  403fe0:	sub	x0, x1, x0
  403fe4:	add	w0, w0, #0x1
  403fe8:	str	w0, [sp, #164]
  403fec:	b	403ffc <ferror@plt+0x212c>
  403ff0:	mov	w0, #0xffffffea            	// #-22
  403ff4:	str	w0, [sp, #168]
  403ff8:	b	404194 <ferror@plt+0x22c4>
  403ffc:	add	x0, sp, #0x40
  404000:	ldr	w2, [sp, #164]
  404004:	ldr	w1, [sp, #172]
  404008:	bl	403ad0 <ferror@plt+0x1c00>
  40400c:	str	w0, [sp, #168]
  404010:	ldr	x0, [sp, #24]
  404014:	cmp	x0, #0x0
  404018:	b.eq	404028 <ferror@plt+0x2158>  // b.none
  40401c:	ldr	x0, [sp, #24]
  404020:	ldr	w1, [sp, #164]
  404024:	str	w1, [x0]
  404028:	ldr	x0, [sp, #176]
  40402c:	cmp	x0, #0x0
  404030:	b.eq	404184 <ferror@plt+0x22b4>  // b.none
  404034:	ldr	w0, [sp, #164]
  404038:	cmp	w0, #0x0
  40403c:	b.eq	404184 <ferror@plt+0x22b4>  // b.none
  404040:	mov	x0, #0xa                   	// #10
  404044:	str	x0, [sp, #144]
  404048:	mov	x0, #0x1                   	// #1
  40404c:	str	x0, [sp, #136]
  404050:	mov	x0, #0x1                   	// #1
  404054:	str	x0, [sp, #56]
  404058:	add	x0, sp, #0x38
  40405c:	ldr	w2, [sp, #164]
  404060:	ldr	w1, [sp, #172]
  404064:	bl	403ad0 <ferror@plt+0x1c00>
  404068:	b	404084 <ferror@plt+0x21b4>
  40406c:	ldr	x1, [sp, #144]
  404070:	mov	x0, x1
  404074:	lsl	x0, x0, #2
  404078:	add	x0, x0, x1
  40407c:	lsl	x0, x0, #1
  404080:	str	x0, [sp, #144]
  404084:	ldr	x1, [sp, #144]
  404088:	ldr	x0, [sp, #176]
  40408c:	cmp	x1, x0
  404090:	b.cc	40406c <ferror@plt+0x219c>  // b.lo, b.ul, b.last
  404094:	str	wzr, [sp, #156]
  404098:	b	4040c0 <ferror@plt+0x21f0>
  40409c:	ldr	x1, [sp, #144]
  4040a0:	mov	x0, x1
  4040a4:	lsl	x0, x0, #2
  4040a8:	add	x0, x0, x1
  4040ac:	lsl	x0, x0, #1
  4040b0:	str	x0, [sp, #144]
  4040b4:	ldr	w0, [sp, #156]
  4040b8:	add	w0, w0, #0x1
  4040bc:	str	w0, [sp, #156]
  4040c0:	ldr	w1, [sp, #156]
  4040c4:	ldr	w0, [sp, #160]
  4040c8:	cmp	w1, w0
  4040cc:	b.lt	40409c <ferror@plt+0x21cc>  // b.tstop
  4040d0:	ldr	x2, [sp, #176]
  4040d4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4040d8:	movk	x0, #0xcccd
  4040dc:	umulh	x0, x2, x0
  4040e0:	lsr	x1, x0, #3
  4040e4:	mov	x0, x1
  4040e8:	lsl	x0, x0, #2
  4040ec:	add	x0, x0, x1
  4040f0:	lsl	x0, x0, #1
  4040f4:	sub	x1, x2, x0
  4040f8:	mov	w0, w1
  4040fc:	str	w0, [sp, #92]
  404100:	ldr	x1, [sp, #144]
  404104:	ldr	x0, [sp, #136]
  404108:	udiv	x0, x1, x0
  40410c:	str	x0, [sp, #80]
  404110:	ldr	x1, [sp, #176]
  404114:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404118:	movk	x0, #0xcccd
  40411c:	umulh	x0, x1, x0
  404120:	lsr	x0, x0, #3
  404124:	str	x0, [sp, #176]
  404128:	ldr	x1, [sp, #136]
  40412c:	mov	x0, x1
  404130:	lsl	x0, x0, #2
  404134:	add	x0, x0, x1
  404138:	lsl	x0, x0, #1
  40413c:	str	x0, [sp, #136]
  404140:	ldr	w0, [sp, #92]
  404144:	cmp	w0, #0x0
  404148:	b.eq	40416c <ferror@plt+0x229c>  // b.none
  40414c:	ldr	x1, [sp, #56]
  404150:	ldr	w0, [sp, #92]
  404154:	ldr	x2, [sp, #80]
  404158:	udiv	x0, x2, x0
  40415c:	udiv	x1, x1, x0
  404160:	ldr	x0, [sp, #64]
  404164:	add	x0, x1, x0
  404168:	str	x0, [sp, #64]
  40416c:	ldr	x0, [sp, #176]
  404170:	cmp	x0, #0x0
  404174:	b.ne	4040d0 <ferror@plt+0x2200>  // b.any
  404178:	b	404188 <ferror@plt+0x22b8>
  40417c:	nop
  404180:	b	404188 <ferror@plt+0x22b8>
  404184:	nop
  404188:	ldr	x1, [sp, #64]
  40418c:	ldr	x0, [sp, #32]
  404190:	str	x1, [x0]
  404194:	ldr	w0, [sp, #168]
  404198:	cmp	w0, #0x0
  40419c:	b.ge	4041b4 <ferror@plt+0x22e4>  // b.tcont
  4041a0:	bl	401e40 <__errno_location@plt>
  4041a4:	mov	x1, x0
  4041a8:	ldr	w0, [sp, #168]
  4041ac:	neg	w0, w0
  4041b0:	str	w0, [x1]
  4041b4:	ldr	w0, [sp, #168]
  4041b8:	ldp	x29, x30, [sp], #192
  4041bc:	ret
  4041c0:	stp	x29, x30, [sp, #-32]!
  4041c4:	mov	x29, sp
  4041c8:	str	x0, [sp, #24]
  4041cc:	str	x1, [sp, #16]
  4041d0:	mov	x2, #0x0                   	// #0
  4041d4:	ldr	x1, [sp, #16]
  4041d8:	ldr	x0, [sp, #24]
  4041dc:	bl	403b50 <ferror@plt+0x1c80>
  4041e0:	ldp	x29, x30, [sp], #32
  4041e4:	ret
  4041e8:	stp	x29, x30, [sp, #-48]!
  4041ec:	mov	x29, sp
  4041f0:	str	x0, [sp, #24]
  4041f4:	str	x1, [sp, #16]
  4041f8:	ldr	x0, [sp, #24]
  4041fc:	str	x0, [sp, #40]
  404200:	b	404210 <ferror@plt+0x2340>
  404204:	ldr	x0, [sp, #40]
  404208:	add	x0, x0, #0x1
  40420c:	str	x0, [sp, #40]
  404210:	ldr	x0, [sp, #40]
  404214:	cmp	x0, #0x0
  404218:	b.eq	40425c <ferror@plt+0x238c>  // b.none
  40421c:	ldr	x0, [sp, #40]
  404220:	ldrsb	w0, [x0]
  404224:	cmp	w0, #0x0
  404228:	b.eq	40425c <ferror@plt+0x238c>  // b.none
  40422c:	bl	401cf0 <__ctype_b_loc@plt>
  404230:	ldr	x1, [x0]
  404234:	ldr	x0, [sp, #40]
  404238:	ldrsb	w0, [x0]
  40423c:	and	w0, w0, #0xff
  404240:	and	x0, x0, #0xff
  404244:	lsl	x0, x0, #1
  404248:	add	x0, x1, x0
  40424c:	ldrh	w0, [x0]
  404250:	and	w0, w0, #0x800
  404254:	cmp	w0, #0x0
  404258:	b.ne	404204 <ferror@plt+0x2334>  // b.any
  40425c:	ldr	x0, [sp, #16]
  404260:	cmp	x0, #0x0
  404264:	b.eq	404274 <ferror@plt+0x23a4>  // b.none
  404268:	ldr	x0, [sp, #16]
  40426c:	ldr	x1, [sp, #40]
  404270:	str	x1, [x0]
  404274:	ldr	x0, [sp, #40]
  404278:	cmp	x0, #0x0
  40427c:	b.eq	4042a8 <ferror@plt+0x23d8>  // b.none
  404280:	ldr	x1, [sp, #40]
  404284:	ldr	x0, [sp, #24]
  404288:	cmp	x1, x0
  40428c:	b.ls	4042a8 <ferror@plt+0x23d8>  // b.plast
  404290:	ldr	x0, [sp, #40]
  404294:	ldrsb	w0, [x0]
  404298:	cmp	w0, #0x0
  40429c:	b.ne	4042a8 <ferror@plt+0x23d8>  // b.any
  4042a0:	mov	w0, #0x1                   	// #1
  4042a4:	b	4042ac <ferror@plt+0x23dc>
  4042a8:	mov	w0, #0x0                   	// #0
  4042ac:	ldp	x29, x30, [sp], #48
  4042b0:	ret
  4042b4:	stp	x29, x30, [sp, #-48]!
  4042b8:	mov	x29, sp
  4042bc:	str	x0, [sp, #24]
  4042c0:	str	x1, [sp, #16]
  4042c4:	ldr	x0, [sp, #24]
  4042c8:	str	x0, [sp, #40]
  4042cc:	b	4042dc <ferror@plt+0x240c>
  4042d0:	ldr	x0, [sp, #40]
  4042d4:	add	x0, x0, #0x1
  4042d8:	str	x0, [sp, #40]
  4042dc:	ldr	x0, [sp, #40]
  4042e0:	cmp	x0, #0x0
  4042e4:	b.eq	404328 <ferror@plt+0x2458>  // b.none
  4042e8:	ldr	x0, [sp, #40]
  4042ec:	ldrsb	w0, [x0]
  4042f0:	cmp	w0, #0x0
  4042f4:	b.eq	404328 <ferror@plt+0x2458>  // b.none
  4042f8:	bl	401cf0 <__ctype_b_loc@plt>
  4042fc:	ldr	x1, [x0]
  404300:	ldr	x0, [sp, #40]
  404304:	ldrsb	w0, [x0]
  404308:	and	w0, w0, #0xff
  40430c:	and	x0, x0, #0xff
  404310:	lsl	x0, x0, #1
  404314:	add	x0, x1, x0
  404318:	ldrh	w0, [x0]
  40431c:	and	w0, w0, #0x1000
  404320:	cmp	w0, #0x0
  404324:	b.ne	4042d0 <ferror@plt+0x2400>  // b.any
  404328:	ldr	x0, [sp, #16]
  40432c:	cmp	x0, #0x0
  404330:	b.eq	404340 <ferror@plt+0x2470>  // b.none
  404334:	ldr	x0, [sp, #16]
  404338:	ldr	x1, [sp, #40]
  40433c:	str	x1, [x0]
  404340:	ldr	x0, [sp, #40]
  404344:	cmp	x0, #0x0
  404348:	b.eq	404374 <ferror@plt+0x24a4>  // b.none
  40434c:	ldr	x1, [sp, #40]
  404350:	ldr	x0, [sp, #24]
  404354:	cmp	x1, x0
  404358:	b.ls	404374 <ferror@plt+0x24a4>  // b.plast
  40435c:	ldr	x0, [sp, #40]
  404360:	ldrsb	w0, [x0]
  404364:	cmp	w0, #0x0
  404368:	b.ne	404374 <ferror@plt+0x24a4>  // b.any
  40436c:	mov	w0, #0x1                   	// #1
  404370:	b	404378 <ferror@plt+0x24a8>
  404374:	mov	w0, #0x0                   	// #0
  404378:	ldp	x29, x30, [sp], #48
  40437c:	ret
  404380:	stp	x29, x30, [sp, #-256]!
  404384:	mov	x29, sp
  404388:	str	x0, [sp, #24]
  40438c:	str	x1, [sp, #16]
  404390:	str	x2, [sp, #208]
  404394:	str	x3, [sp, #216]
  404398:	str	x4, [sp, #224]
  40439c:	str	x5, [sp, #232]
  4043a0:	str	x6, [sp, #240]
  4043a4:	str	x7, [sp, #248]
  4043a8:	str	q0, [sp, #80]
  4043ac:	str	q1, [sp, #96]
  4043b0:	str	q2, [sp, #112]
  4043b4:	str	q3, [sp, #128]
  4043b8:	str	q4, [sp, #144]
  4043bc:	str	q5, [sp, #160]
  4043c0:	str	q6, [sp, #176]
  4043c4:	str	q7, [sp, #192]
  4043c8:	add	x0, sp, #0x100
  4043cc:	str	x0, [sp, #32]
  4043d0:	add	x0, sp, #0x100
  4043d4:	str	x0, [sp, #40]
  4043d8:	add	x0, sp, #0xd0
  4043dc:	str	x0, [sp, #48]
  4043e0:	mov	w0, #0xffffffd0            	// #-48
  4043e4:	str	w0, [sp, #56]
  4043e8:	mov	w0, #0xffffff80            	// #-128
  4043ec:	str	w0, [sp, #60]
  4043f0:	ldr	w1, [sp, #56]
  4043f4:	ldr	x0, [sp, #32]
  4043f8:	cmp	w1, #0x0
  4043fc:	b.lt	404410 <ferror@plt+0x2540>  // b.tstop
  404400:	add	x1, x0, #0xf
  404404:	and	x1, x1, #0xfffffffffffffff8
  404408:	str	x1, [sp, #32]
  40440c:	b	404440 <ferror@plt+0x2570>
  404410:	add	w2, w1, #0x8
  404414:	str	w2, [sp, #56]
  404418:	ldr	w2, [sp, #56]
  40441c:	cmp	w2, #0x0
  404420:	b.le	404434 <ferror@plt+0x2564>
  404424:	add	x1, x0, #0xf
  404428:	and	x1, x1, #0xfffffffffffffff8
  40442c:	str	x1, [sp, #32]
  404430:	b	404440 <ferror@plt+0x2570>
  404434:	ldr	x2, [sp, #40]
  404438:	sxtw	x0, w1
  40443c:	add	x0, x2, x0
  404440:	ldr	x0, [x0]
  404444:	str	x0, [sp, #72]
  404448:	ldr	x0, [sp, #72]
  40444c:	cmp	x0, #0x0
  404450:	b.eq	4044f0 <ferror@plt+0x2620>  // b.none
  404454:	ldr	w1, [sp, #56]
  404458:	ldr	x0, [sp, #32]
  40445c:	cmp	w1, #0x0
  404460:	b.lt	404474 <ferror@plt+0x25a4>  // b.tstop
  404464:	add	x1, x0, #0xf
  404468:	and	x1, x1, #0xfffffffffffffff8
  40446c:	str	x1, [sp, #32]
  404470:	b	4044a4 <ferror@plt+0x25d4>
  404474:	add	w2, w1, #0x8
  404478:	str	w2, [sp, #56]
  40447c:	ldr	w2, [sp, #56]
  404480:	cmp	w2, #0x0
  404484:	b.le	404498 <ferror@plt+0x25c8>
  404488:	add	x1, x0, #0xf
  40448c:	and	x1, x1, #0xfffffffffffffff8
  404490:	str	x1, [sp, #32]
  404494:	b	4044a4 <ferror@plt+0x25d4>
  404498:	ldr	x2, [sp, #40]
  40449c:	sxtw	x0, w1
  4044a0:	add	x0, x2, x0
  4044a4:	ldr	x0, [x0]
  4044a8:	str	x0, [sp, #64]
  4044ac:	ldr	x0, [sp, #64]
  4044b0:	cmp	x0, #0x0
  4044b4:	b.eq	4044f8 <ferror@plt+0x2628>  // b.none
  4044b8:	ldr	x1, [sp, #72]
  4044bc:	ldr	x0, [sp, #24]
  4044c0:	bl	401cd0 <strcmp@plt>
  4044c4:	cmp	w0, #0x0
  4044c8:	b.ne	4044d4 <ferror@plt+0x2604>  // b.any
  4044cc:	mov	w0, #0x1                   	// #1
  4044d0:	b	404520 <ferror@plt+0x2650>
  4044d4:	ldr	x1, [sp, #64]
  4044d8:	ldr	x0, [sp, #24]
  4044dc:	bl	401cd0 <strcmp@plt>
  4044e0:	cmp	w0, #0x0
  4044e4:	b.ne	4043f0 <ferror@plt+0x2520>  // b.any
  4044e8:	mov	w0, #0x0                   	// #0
  4044ec:	b	404520 <ferror@plt+0x2650>
  4044f0:	nop
  4044f4:	b	4044fc <ferror@plt+0x262c>
  4044f8:	nop
  4044fc:	adrp	x0, 419000 <ferror@plt+0x17130>
  404500:	add	x0, x0, #0x370
  404504:	ldr	w4, [x0]
  404508:	ldr	x3, [sp, #24]
  40450c:	ldr	x2, [sp, #16]
  404510:	adrp	x0, 407000 <ferror@plt+0x5130>
  404514:	add	x1, x0, #0xd30
  404518:	mov	w0, w4
  40451c:	bl	401e00 <errx@plt>
  404520:	ldp	x29, x30, [sp], #256
  404524:	ret
  404528:	sub	sp, sp, #0x20
  40452c:	str	x0, [sp, #24]
  404530:	str	x1, [sp, #16]
  404534:	str	w2, [sp, #12]
  404538:	b	404568 <ferror@plt+0x2698>
  40453c:	ldr	x0, [sp, #24]
  404540:	ldrsb	w1, [x0]
  404544:	ldr	w0, [sp, #12]
  404548:	sxtb	w0, w0
  40454c:	cmp	w1, w0
  404550:	b.ne	40455c <ferror@plt+0x268c>  // b.any
  404554:	ldr	x0, [sp, #24]
  404558:	b	404590 <ferror@plt+0x26c0>
  40455c:	ldr	x0, [sp, #24]
  404560:	add	x0, x0, #0x1
  404564:	str	x0, [sp, #24]
  404568:	ldr	x0, [sp, #16]
  40456c:	sub	x1, x0, #0x1
  404570:	str	x1, [sp, #16]
  404574:	cmp	x0, #0x0
  404578:	b.eq	40458c <ferror@plt+0x26bc>  // b.none
  40457c:	ldr	x0, [sp, #24]
  404580:	ldrsb	w0, [x0]
  404584:	cmp	w0, #0x0
  404588:	b.ne	40453c <ferror@plt+0x266c>  // b.any
  40458c:	mov	x0, #0x0                   	// #0
  404590:	add	sp, sp, #0x20
  404594:	ret
  404598:	stp	x29, x30, [sp, #-48]!
  40459c:	mov	x29, sp
  4045a0:	str	x0, [sp, #24]
  4045a4:	str	x1, [sp, #16]
  4045a8:	ldr	x1, [sp, #16]
  4045ac:	ldr	x0, [sp, #24]
  4045b0:	bl	4046ec <ferror@plt+0x281c>
  4045b4:	str	w0, [sp, #44]
  4045b8:	ldr	w0, [sp, #44]
  4045bc:	cmn	w0, #0x8, lsl #12
  4045c0:	b.lt	4045d4 <ferror@plt+0x2704>  // b.tstop
  4045c4:	ldr	w1, [sp, #44]
  4045c8:	mov	w0, #0x7fff                	// #32767
  4045cc:	cmp	w1, w0
  4045d0:	b.le	404608 <ferror@plt+0x2738>
  4045d4:	bl	401e40 <__errno_location@plt>
  4045d8:	mov	x1, x0
  4045dc:	mov	w0, #0x22                  	// #34
  4045e0:	str	w0, [x1]
  4045e4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4045e8:	add	x0, x0, #0x370
  4045ec:	ldr	w4, [x0]
  4045f0:	ldr	x3, [sp, #24]
  4045f4:	ldr	x2, [sp, #16]
  4045f8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4045fc:	add	x1, x0, #0xd30
  404600:	mov	w0, w4
  404604:	bl	401eb0 <err@plt>
  404608:	ldr	w0, [sp, #44]
  40460c:	sxth	w0, w0
  404610:	ldp	x29, x30, [sp], #48
  404614:	ret
  404618:	stp	x29, x30, [sp, #-64]!
  40461c:	mov	x29, sp
  404620:	str	x0, [sp, #40]
  404624:	str	x1, [sp, #32]
  404628:	str	w2, [sp, #28]
  40462c:	ldr	w2, [sp, #28]
  404630:	ldr	x1, [sp, #32]
  404634:	ldr	x0, [sp, #40]
  404638:	bl	40476c <ferror@plt+0x289c>
  40463c:	str	w0, [sp, #60]
  404640:	ldr	w1, [sp, #60]
  404644:	mov	w0, #0xffff                	// #65535
  404648:	cmp	w1, w0
  40464c:	b.ls	404684 <ferror@plt+0x27b4>  // b.plast
  404650:	bl	401e40 <__errno_location@plt>
  404654:	mov	x1, x0
  404658:	mov	w0, #0x22                  	// #34
  40465c:	str	w0, [x1]
  404660:	adrp	x0, 419000 <ferror@plt+0x17130>
  404664:	add	x0, x0, #0x370
  404668:	ldr	w4, [x0]
  40466c:	ldr	x3, [sp, #40]
  404670:	ldr	x2, [sp, #32]
  404674:	adrp	x0, 407000 <ferror@plt+0x5130>
  404678:	add	x1, x0, #0xd30
  40467c:	mov	w0, w4
  404680:	bl	401eb0 <err@plt>
  404684:	ldr	w0, [sp, #60]
  404688:	and	w0, w0, #0xffff
  40468c:	ldp	x29, x30, [sp], #64
  404690:	ret
  404694:	stp	x29, x30, [sp, #-32]!
  404698:	mov	x29, sp
  40469c:	str	x0, [sp, #24]
  4046a0:	str	x1, [sp, #16]
  4046a4:	mov	w2, #0xa                   	// #10
  4046a8:	ldr	x1, [sp, #16]
  4046ac:	ldr	x0, [sp, #24]
  4046b0:	bl	404618 <ferror@plt+0x2748>
  4046b4:	and	w0, w0, #0xffff
  4046b8:	ldp	x29, x30, [sp], #32
  4046bc:	ret
  4046c0:	stp	x29, x30, [sp, #-32]!
  4046c4:	mov	x29, sp
  4046c8:	str	x0, [sp, #24]
  4046cc:	str	x1, [sp, #16]
  4046d0:	mov	w2, #0x10                  	// #16
  4046d4:	ldr	x1, [sp, #16]
  4046d8:	ldr	x0, [sp, #24]
  4046dc:	bl	404618 <ferror@plt+0x2748>
  4046e0:	and	w0, w0, #0xffff
  4046e4:	ldp	x29, x30, [sp], #32
  4046e8:	ret
  4046ec:	stp	x29, x30, [sp, #-48]!
  4046f0:	mov	x29, sp
  4046f4:	str	x0, [sp, #24]
  4046f8:	str	x1, [sp, #16]
  4046fc:	ldr	x1, [sp, #16]
  404700:	ldr	x0, [sp, #24]
  404704:	bl	404834 <ferror@plt+0x2964>
  404708:	str	x0, [sp, #40]
  40470c:	ldr	x1, [sp, #40]
  404710:	mov	x0, #0xffffffff80000000    	// #-2147483648
  404714:	cmp	x1, x0
  404718:	b.lt	40472c <ferror@plt+0x285c>  // b.tstop
  40471c:	ldr	x1, [sp, #40]
  404720:	mov	x0, #0x7fffffff            	// #2147483647
  404724:	cmp	x1, x0
  404728:	b.le	404760 <ferror@plt+0x2890>
  40472c:	bl	401e40 <__errno_location@plt>
  404730:	mov	x1, x0
  404734:	mov	w0, #0x22                  	// #34
  404738:	str	w0, [x1]
  40473c:	adrp	x0, 419000 <ferror@plt+0x17130>
  404740:	add	x0, x0, #0x370
  404744:	ldr	w4, [x0]
  404748:	ldr	x3, [sp, #24]
  40474c:	ldr	x2, [sp, #16]
  404750:	adrp	x0, 407000 <ferror@plt+0x5130>
  404754:	add	x1, x0, #0xd30
  404758:	mov	w0, w4
  40475c:	bl	401eb0 <err@plt>
  404760:	ldr	x0, [sp, #40]
  404764:	ldp	x29, x30, [sp], #48
  404768:	ret
  40476c:	stp	x29, x30, [sp, #-64]!
  404770:	mov	x29, sp
  404774:	str	x0, [sp, #40]
  404778:	str	x1, [sp, #32]
  40477c:	str	w2, [sp, #28]
  404780:	ldr	w2, [sp, #28]
  404784:	ldr	x1, [sp, #32]
  404788:	ldr	x0, [sp, #40]
  40478c:	bl	404934 <ferror@plt+0x2a64>
  404790:	str	x0, [sp, #56]
  404794:	ldr	x1, [sp, #56]
  404798:	mov	x0, #0xffffffff            	// #4294967295
  40479c:	cmp	x1, x0
  4047a0:	b.ls	4047d8 <ferror@plt+0x2908>  // b.plast
  4047a4:	bl	401e40 <__errno_location@plt>
  4047a8:	mov	x1, x0
  4047ac:	mov	w0, #0x22                  	// #34
  4047b0:	str	w0, [x1]
  4047b4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4047b8:	add	x0, x0, #0x370
  4047bc:	ldr	w4, [x0]
  4047c0:	ldr	x3, [sp, #40]
  4047c4:	ldr	x2, [sp, #32]
  4047c8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4047cc:	add	x1, x0, #0xd30
  4047d0:	mov	w0, w4
  4047d4:	bl	401eb0 <err@plt>
  4047d8:	ldr	x0, [sp, #56]
  4047dc:	ldp	x29, x30, [sp], #64
  4047e0:	ret
  4047e4:	stp	x29, x30, [sp, #-32]!
  4047e8:	mov	x29, sp
  4047ec:	str	x0, [sp, #24]
  4047f0:	str	x1, [sp, #16]
  4047f4:	mov	w2, #0xa                   	// #10
  4047f8:	ldr	x1, [sp, #16]
  4047fc:	ldr	x0, [sp, #24]
  404800:	bl	40476c <ferror@plt+0x289c>
  404804:	ldp	x29, x30, [sp], #32
  404808:	ret
  40480c:	stp	x29, x30, [sp, #-32]!
  404810:	mov	x29, sp
  404814:	str	x0, [sp, #24]
  404818:	str	x1, [sp, #16]
  40481c:	mov	w2, #0x10                  	// #16
  404820:	ldr	x1, [sp, #16]
  404824:	ldr	x0, [sp, #24]
  404828:	bl	40476c <ferror@plt+0x289c>
  40482c:	ldp	x29, x30, [sp], #32
  404830:	ret
  404834:	stp	x29, x30, [sp, #-48]!
  404838:	mov	x29, sp
  40483c:	str	x0, [sp, #24]
  404840:	str	x1, [sp, #16]
  404844:	str	xzr, [sp, #32]
  404848:	bl	401e40 <__errno_location@plt>
  40484c:	str	wzr, [x0]
  404850:	ldr	x0, [sp, #24]
  404854:	cmp	x0, #0x0
  404858:	b.eq	4048c8 <ferror@plt+0x29f8>  // b.none
  40485c:	ldr	x0, [sp, #24]
  404860:	ldrsb	w0, [x0]
  404864:	cmp	w0, #0x0
  404868:	b.eq	4048c8 <ferror@plt+0x29f8>  // b.none
  40486c:	add	x0, sp, #0x20
  404870:	mov	w2, #0xa                   	// #10
  404874:	mov	x1, x0
  404878:	ldr	x0, [sp, #24]
  40487c:	bl	401a70 <strtoimax@plt>
  404880:	str	x0, [sp, #40]
  404884:	bl	401e40 <__errno_location@plt>
  404888:	ldr	w0, [x0]
  40488c:	cmp	w0, #0x0
  404890:	b.ne	4048d0 <ferror@plt+0x2a00>  // b.any
  404894:	ldr	x0, [sp, #32]
  404898:	ldr	x1, [sp, #24]
  40489c:	cmp	x1, x0
  4048a0:	b.eq	4048d0 <ferror@plt+0x2a00>  // b.none
  4048a4:	ldr	x0, [sp, #32]
  4048a8:	cmp	x0, #0x0
  4048ac:	b.eq	4048c0 <ferror@plt+0x29f0>  // b.none
  4048b0:	ldr	x0, [sp, #32]
  4048b4:	ldrsb	w0, [x0]
  4048b8:	cmp	w0, #0x0
  4048bc:	b.ne	4048d0 <ferror@plt+0x2a00>  // b.any
  4048c0:	ldr	x0, [sp, #40]
  4048c4:	b	40492c <ferror@plt+0x2a5c>
  4048c8:	nop
  4048cc:	b	4048d4 <ferror@plt+0x2a04>
  4048d0:	nop
  4048d4:	bl	401e40 <__errno_location@plt>
  4048d8:	ldr	w0, [x0]
  4048dc:	cmp	w0, #0x22
  4048e0:	b.ne	404908 <ferror@plt+0x2a38>  // b.any
  4048e4:	adrp	x0, 419000 <ferror@plt+0x17130>
  4048e8:	add	x0, x0, #0x370
  4048ec:	ldr	w4, [x0]
  4048f0:	ldr	x3, [sp, #24]
  4048f4:	ldr	x2, [sp, #16]
  4048f8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4048fc:	add	x1, x0, #0xd30
  404900:	mov	w0, w4
  404904:	bl	401eb0 <err@plt>
  404908:	adrp	x0, 419000 <ferror@plt+0x17130>
  40490c:	add	x0, x0, #0x370
  404910:	ldr	w4, [x0]
  404914:	ldr	x3, [sp, #24]
  404918:	ldr	x2, [sp, #16]
  40491c:	adrp	x0, 407000 <ferror@plt+0x5130>
  404920:	add	x1, x0, #0xd30
  404924:	mov	w0, w4
  404928:	bl	401e00 <errx@plt>
  40492c:	ldp	x29, x30, [sp], #48
  404930:	ret
  404934:	stp	x29, x30, [sp, #-64]!
  404938:	mov	x29, sp
  40493c:	str	x0, [sp, #40]
  404940:	str	x1, [sp, #32]
  404944:	str	w2, [sp, #28]
  404948:	str	xzr, [sp, #48]
  40494c:	bl	401e40 <__errno_location@plt>
  404950:	str	wzr, [x0]
  404954:	ldr	x0, [sp, #40]
  404958:	cmp	x0, #0x0
  40495c:	b.eq	4049cc <ferror@plt+0x2afc>  // b.none
  404960:	ldr	x0, [sp, #40]
  404964:	ldrsb	w0, [x0]
  404968:	cmp	w0, #0x0
  40496c:	b.eq	4049cc <ferror@plt+0x2afc>  // b.none
  404970:	add	x0, sp, #0x30
  404974:	ldr	w2, [sp, #28]
  404978:	mov	x1, x0
  40497c:	ldr	x0, [sp, #40]
  404980:	bl	401c70 <strtoumax@plt>
  404984:	str	x0, [sp, #56]
  404988:	bl	401e40 <__errno_location@plt>
  40498c:	ldr	w0, [x0]
  404990:	cmp	w0, #0x0
  404994:	b.ne	4049d4 <ferror@plt+0x2b04>  // b.any
  404998:	ldr	x0, [sp, #48]
  40499c:	ldr	x1, [sp, #40]
  4049a0:	cmp	x1, x0
  4049a4:	b.eq	4049d4 <ferror@plt+0x2b04>  // b.none
  4049a8:	ldr	x0, [sp, #48]
  4049ac:	cmp	x0, #0x0
  4049b0:	b.eq	4049c4 <ferror@plt+0x2af4>  // b.none
  4049b4:	ldr	x0, [sp, #48]
  4049b8:	ldrsb	w0, [x0]
  4049bc:	cmp	w0, #0x0
  4049c0:	b.ne	4049d4 <ferror@plt+0x2b04>  // b.any
  4049c4:	ldr	x0, [sp, #56]
  4049c8:	b	404a30 <ferror@plt+0x2b60>
  4049cc:	nop
  4049d0:	b	4049d8 <ferror@plt+0x2b08>
  4049d4:	nop
  4049d8:	bl	401e40 <__errno_location@plt>
  4049dc:	ldr	w0, [x0]
  4049e0:	cmp	w0, #0x22
  4049e4:	b.ne	404a0c <ferror@plt+0x2b3c>  // b.any
  4049e8:	adrp	x0, 419000 <ferror@plt+0x17130>
  4049ec:	add	x0, x0, #0x370
  4049f0:	ldr	w4, [x0]
  4049f4:	ldr	x3, [sp, #40]
  4049f8:	ldr	x2, [sp, #32]
  4049fc:	adrp	x0, 407000 <ferror@plt+0x5130>
  404a00:	add	x1, x0, #0xd30
  404a04:	mov	w0, w4
  404a08:	bl	401eb0 <err@plt>
  404a0c:	adrp	x0, 419000 <ferror@plt+0x17130>
  404a10:	add	x0, x0, #0x370
  404a14:	ldr	w4, [x0]
  404a18:	ldr	x3, [sp, #40]
  404a1c:	ldr	x2, [sp, #32]
  404a20:	adrp	x0, 407000 <ferror@plt+0x5130>
  404a24:	add	x1, x0, #0xd30
  404a28:	mov	w0, w4
  404a2c:	bl	401e00 <errx@plt>
  404a30:	ldp	x29, x30, [sp], #64
  404a34:	ret
  404a38:	stp	x29, x30, [sp, #-32]!
  404a3c:	mov	x29, sp
  404a40:	str	x0, [sp, #24]
  404a44:	str	x1, [sp, #16]
  404a48:	mov	w2, #0xa                   	// #10
  404a4c:	ldr	x1, [sp, #16]
  404a50:	ldr	x0, [sp, #24]
  404a54:	bl	404934 <ferror@plt+0x2a64>
  404a58:	ldp	x29, x30, [sp], #32
  404a5c:	ret
  404a60:	stp	x29, x30, [sp, #-32]!
  404a64:	mov	x29, sp
  404a68:	str	x0, [sp, #24]
  404a6c:	str	x1, [sp, #16]
  404a70:	mov	w2, #0x10                  	// #16
  404a74:	ldr	x1, [sp, #16]
  404a78:	ldr	x0, [sp, #24]
  404a7c:	bl	404934 <ferror@plt+0x2a64>
  404a80:	ldp	x29, x30, [sp], #32
  404a84:	ret
  404a88:	stp	x29, x30, [sp, #-48]!
  404a8c:	mov	x29, sp
  404a90:	str	x0, [sp, #24]
  404a94:	str	x1, [sp, #16]
  404a98:	str	xzr, [sp, #32]
  404a9c:	bl	401e40 <__errno_location@plt>
  404aa0:	str	wzr, [x0]
  404aa4:	ldr	x0, [sp, #24]
  404aa8:	cmp	x0, #0x0
  404aac:	b.eq	404b18 <ferror@plt+0x2c48>  // b.none
  404ab0:	ldr	x0, [sp, #24]
  404ab4:	ldrsb	w0, [x0]
  404ab8:	cmp	w0, #0x0
  404abc:	b.eq	404b18 <ferror@plt+0x2c48>  // b.none
  404ac0:	add	x0, sp, #0x20
  404ac4:	mov	x1, x0
  404ac8:	ldr	x0, [sp, #24]
  404acc:	bl	401a90 <strtod@plt>
  404ad0:	str	d0, [sp, #40]
  404ad4:	bl	401e40 <__errno_location@plt>
  404ad8:	ldr	w0, [x0]
  404adc:	cmp	w0, #0x0
  404ae0:	b.ne	404b20 <ferror@plt+0x2c50>  // b.any
  404ae4:	ldr	x0, [sp, #32]
  404ae8:	ldr	x1, [sp, #24]
  404aec:	cmp	x1, x0
  404af0:	b.eq	404b20 <ferror@plt+0x2c50>  // b.none
  404af4:	ldr	x0, [sp, #32]
  404af8:	cmp	x0, #0x0
  404afc:	b.eq	404b10 <ferror@plt+0x2c40>  // b.none
  404b00:	ldr	x0, [sp, #32]
  404b04:	ldrsb	w0, [x0]
  404b08:	cmp	w0, #0x0
  404b0c:	b.ne	404b20 <ferror@plt+0x2c50>  // b.any
  404b10:	ldr	d0, [sp, #40]
  404b14:	b	404b7c <ferror@plt+0x2cac>
  404b18:	nop
  404b1c:	b	404b24 <ferror@plt+0x2c54>
  404b20:	nop
  404b24:	bl	401e40 <__errno_location@plt>
  404b28:	ldr	w0, [x0]
  404b2c:	cmp	w0, #0x22
  404b30:	b.ne	404b58 <ferror@plt+0x2c88>  // b.any
  404b34:	adrp	x0, 419000 <ferror@plt+0x17130>
  404b38:	add	x0, x0, #0x370
  404b3c:	ldr	w4, [x0]
  404b40:	ldr	x3, [sp, #24]
  404b44:	ldr	x2, [sp, #16]
  404b48:	adrp	x0, 407000 <ferror@plt+0x5130>
  404b4c:	add	x1, x0, #0xd30
  404b50:	mov	w0, w4
  404b54:	bl	401eb0 <err@plt>
  404b58:	adrp	x0, 419000 <ferror@plt+0x17130>
  404b5c:	add	x0, x0, #0x370
  404b60:	ldr	w4, [x0]
  404b64:	ldr	x3, [sp, #24]
  404b68:	ldr	x2, [sp, #16]
  404b6c:	adrp	x0, 407000 <ferror@plt+0x5130>
  404b70:	add	x1, x0, #0xd30
  404b74:	mov	w0, w4
  404b78:	bl	401e00 <errx@plt>
  404b7c:	ldp	x29, x30, [sp], #48
  404b80:	ret
  404b84:	stp	x29, x30, [sp, #-48]!
  404b88:	mov	x29, sp
  404b8c:	str	x0, [sp, #24]
  404b90:	str	x1, [sp, #16]
  404b94:	str	xzr, [sp, #32]
  404b98:	bl	401e40 <__errno_location@plt>
  404b9c:	str	wzr, [x0]
  404ba0:	ldr	x0, [sp, #24]
  404ba4:	cmp	x0, #0x0
  404ba8:	b.eq	404c18 <ferror@plt+0x2d48>  // b.none
  404bac:	ldr	x0, [sp, #24]
  404bb0:	ldrsb	w0, [x0]
  404bb4:	cmp	w0, #0x0
  404bb8:	b.eq	404c18 <ferror@plt+0x2d48>  // b.none
  404bbc:	add	x0, sp, #0x20
  404bc0:	mov	w2, #0xa                   	// #10
  404bc4:	mov	x1, x0
  404bc8:	ldr	x0, [sp, #24]
  404bcc:	bl	401d00 <strtol@plt>
  404bd0:	str	x0, [sp, #40]
  404bd4:	bl	401e40 <__errno_location@plt>
  404bd8:	ldr	w0, [x0]
  404bdc:	cmp	w0, #0x0
  404be0:	b.ne	404c20 <ferror@plt+0x2d50>  // b.any
  404be4:	ldr	x0, [sp, #32]
  404be8:	ldr	x1, [sp, #24]
  404bec:	cmp	x1, x0
  404bf0:	b.eq	404c20 <ferror@plt+0x2d50>  // b.none
  404bf4:	ldr	x0, [sp, #32]
  404bf8:	cmp	x0, #0x0
  404bfc:	b.eq	404c10 <ferror@plt+0x2d40>  // b.none
  404c00:	ldr	x0, [sp, #32]
  404c04:	ldrsb	w0, [x0]
  404c08:	cmp	w0, #0x0
  404c0c:	b.ne	404c20 <ferror@plt+0x2d50>  // b.any
  404c10:	ldr	x0, [sp, #40]
  404c14:	b	404c7c <ferror@plt+0x2dac>
  404c18:	nop
  404c1c:	b	404c24 <ferror@plt+0x2d54>
  404c20:	nop
  404c24:	bl	401e40 <__errno_location@plt>
  404c28:	ldr	w0, [x0]
  404c2c:	cmp	w0, #0x22
  404c30:	b.ne	404c58 <ferror@plt+0x2d88>  // b.any
  404c34:	adrp	x0, 419000 <ferror@plt+0x17130>
  404c38:	add	x0, x0, #0x370
  404c3c:	ldr	w4, [x0]
  404c40:	ldr	x3, [sp, #24]
  404c44:	ldr	x2, [sp, #16]
  404c48:	adrp	x0, 407000 <ferror@plt+0x5130>
  404c4c:	add	x1, x0, #0xd30
  404c50:	mov	w0, w4
  404c54:	bl	401eb0 <err@plt>
  404c58:	adrp	x0, 419000 <ferror@plt+0x17130>
  404c5c:	add	x0, x0, #0x370
  404c60:	ldr	w4, [x0]
  404c64:	ldr	x3, [sp, #24]
  404c68:	ldr	x2, [sp, #16]
  404c6c:	adrp	x0, 407000 <ferror@plt+0x5130>
  404c70:	add	x1, x0, #0xd30
  404c74:	mov	w0, w4
  404c78:	bl	401e00 <errx@plt>
  404c7c:	ldp	x29, x30, [sp], #48
  404c80:	ret
  404c84:	stp	x29, x30, [sp, #-48]!
  404c88:	mov	x29, sp
  404c8c:	str	x0, [sp, #24]
  404c90:	str	x1, [sp, #16]
  404c94:	str	xzr, [sp, #32]
  404c98:	bl	401e40 <__errno_location@plt>
  404c9c:	str	wzr, [x0]
  404ca0:	ldr	x0, [sp, #24]
  404ca4:	cmp	x0, #0x0
  404ca8:	b.eq	404d18 <ferror@plt+0x2e48>  // b.none
  404cac:	ldr	x0, [sp, #24]
  404cb0:	ldrsb	w0, [x0]
  404cb4:	cmp	w0, #0x0
  404cb8:	b.eq	404d18 <ferror@plt+0x2e48>  // b.none
  404cbc:	add	x0, sp, #0x20
  404cc0:	mov	w2, #0xa                   	// #10
  404cc4:	mov	x1, x0
  404cc8:	ldr	x0, [sp, #24]
  404ccc:	bl	4019f0 <strtoul@plt>
  404cd0:	str	x0, [sp, #40]
  404cd4:	bl	401e40 <__errno_location@plt>
  404cd8:	ldr	w0, [x0]
  404cdc:	cmp	w0, #0x0
  404ce0:	b.ne	404d20 <ferror@plt+0x2e50>  // b.any
  404ce4:	ldr	x0, [sp, #32]
  404ce8:	ldr	x1, [sp, #24]
  404cec:	cmp	x1, x0
  404cf0:	b.eq	404d20 <ferror@plt+0x2e50>  // b.none
  404cf4:	ldr	x0, [sp, #32]
  404cf8:	cmp	x0, #0x0
  404cfc:	b.eq	404d10 <ferror@plt+0x2e40>  // b.none
  404d00:	ldr	x0, [sp, #32]
  404d04:	ldrsb	w0, [x0]
  404d08:	cmp	w0, #0x0
  404d0c:	b.ne	404d20 <ferror@plt+0x2e50>  // b.any
  404d10:	ldr	x0, [sp, #40]
  404d14:	b	404d7c <ferror@plt+0x2eac>
  404d18:	nop
  404d1c:	b	404d24 <ferror@plt+0x2e54>
  404d20:	nop
  404d24:	bl	401e40 <__errno_location@plt>
  404d28:	ldr	w0, [x0]
  404d2c:	cmp	w0, #0x22
  404d30:	b.ne	404d58 <ferror@plt+0x2e88>  // b.any
  404d34:	adrp	x0, 419000 <ferror@plt+0x17130>
  404d38:	add	x0, x0, #0x370
  404d3c:	ldr	w4, [x0]
  404d40:	ldr	x3, [sp, #24]
  404d44:	ldr	x2, [sp, #16]
  404d48:	adrp	x0, 407000 <ferror@plt+0x5130>
  404d4c:	add	x1, x0, #0xd30
  404d50:	mov	w0, w4
  404d54:	bl	401eb0 <err@plt>
  404d58:	adrp	x0, 419000 <ferror@plt+0x17130>
  404d5c:	add	x0, x0, #0x370
  404d60:	ldr	w4, [x0]
  404d64:	ldr	x3, [sp, #24]
  404d68:	ldr	x2, [sp, #16]
  404d6c:	adrp	x0, 407000 <ferror@plt+0x5130>
  404d70:	add	x1, x0, #0xd30
  404d74:	mov	w0, w4
  404d78:	bl	401e00 <errx@plt>
  404d7c:	ldp	x29, x30, [sp], #48
  404d80:	ret
  404d84:	stp	x29, x30, [sp, #-48]!
  404d88:	mov	x29, sp
  404d8c:	str	x0, [sp, #24]
  404d90:	str	x1, [sp, #16]
  404d94:	add	x0, sp, #0x28
  404d98:	mov	x1, x0
  404d9c:	ldr	x0, [sp, #24]
  404da0:	bl	4041c0 <ferror@plt+0x22f0>
  404da4:	cmp	w0, #0x0
  404da8:	b.ne	404db4 <ferror@plt+0x2ee4>  // b.any
  404dac:	ldr	x0, [sp, #40]
  404db0:	b	404e0c <ferror@plt+0x2f3c>
  404db4:	bl	401e40 <__errno_location@plt>
  404db8:	ldr	w0, [x0]
  404dbc:	cmp	w0, #0x0
  404dc0:	b.eq	404de8 <ferror@plt+0x2f18>  // b.none
  404dc4:	adrp	x0, 419000 <ferror@plt+0x17130>
  404dc8:	add	x0, x0, #0x370
  404dcc:	ldr	w4, [x0]
  404dd0:	ldr	x3, [sp, #24]
  404dd4:	ldr	x2, [sp, #16]
  404dd8:	adrp	x0, 407000 <ferror@plt+0x5130>
  404ddc:	add	x1, x0, #0xd30
  404de0:	mov	w0, w4
  404de4:	bl	401eb0 <err@plt>
  404de8:	adrp	x0, 419000 <ferror@plt+0x17130>
  404dec:	add	x0, x0, #0x370
  404df0:	ldr	w4, [x0]
  404df4:	ldr	x3, [sp, #24]
  404df8:	ldr	x2, [sp, #16]
  404dfc:	adrp	x0, 407000 <ferror@plt+0x5130>
  404e00:	add	x1, x0, #0xd30
  404e04:	mov	w0, w4
  404e08:	bl	401e00 <errx@plt>
  404e0c:	ldp	x29, x30, [sp], #48
  404e10:	ret
  404e14:	stp	x29, x30, [sp, #-64]!
  404e18:	mov	x29, sp
  404e1c:	str	x0, [sp, #40]
  404e20:	str	x1, [sp, #32]
  404e24:	str	x2, [sp, #24]
  404e28:	ldr	x1, [sp, #24]
  404e2c:	ldr	x0, [sp, #40]
  404e30:	bl	404a88 <ferror@plt+0x2bb8>
  404e34:	str	d0, [sp, #56]
  404e38:	ldr	d0, [sp, #56]
  404e3c:	fcvtzs	d0, d0
  404e40:	ldr	x0, [sp, #32]
  404e44:	str	d0, [x0]
  404e48:	ldr	x0, [sp, #32]
  404e4c:	ldr	d0, [x0]
  404e50:	scvtf	d0, d0
  404e54:	ldr	d1, [sp, #56]
  404e58:	fsub	d0, d1, d0
  404e5c:	mov	x0, #0x848000000000        	// #145685290680320
  404e60:	movk	x0, #0x412e, lsl #48
  404e64:	fmov	d1, x0
  404e68:	fmul	d0, d0, d1
  404e6c:	fcvtzs	d0, d0
  404e70:	ldr	x0, [sp, #32]
  404e74:	str	d0, [x0, #8]
  404e78:	nop
  404e7c:	ldp	x29, x30, [sp], #64
  404e80:	ret
  404e84:	sub	sp, sp, #0x20
  404e88:	str	w0, [sp, #12]
  404e8c:	str	x1, [sp]
  404e90:	strh	wzr, [sp, #30]
  404e94:	ldr	w0, [sp, #12]
  404e98:	and	w0, w0, #0xf000
  404e9c:	cmp	w0, #0x4, lsl #12
  404ea0:	b.ne	404ec8 <ferror@plt+0x2ff8>  // b.any
  404ea4:	ldrh	w0, [sp, #30]
  404ea8:	add	w1, w0, #0x1
  404eac:	strh	w1, [sp, #30]
  404eb0:	and	x0, x0, #0xffff
  404eb4:	ldr	x1, [sp]
  404eb8:	add	x0, x1, x0
  404ebc:	mov	w1, #0x64                  	// #100
  404ec0:	strb	w1, [x0]
  404ec4:	b	404ffc <ferror@plt+0x312c>
  404ec8:	ldr	w0, [sp, #12]
  404ecc:	and	w0, w0, #0xf000
  404ed0:	cmp	w0, #0xa, lsl #12
  404ed4:	b.ne	404efc <ferror@plt+0x302c>  // b.any
  404ed8:	ldrh	w0, [sp, #30]
  404edc:	add	w1, w0, #0x1
  404ee0:	strh	w1, [sp, #30]
  404ee4:	and	x0, x0, #0xffff
  404ee8:	ldr	x1, [sp]
  404eec:	add	x0, x1, x0
  404ef0:	mov	w1, #0x6c                  	// #108
  404ef4:	strb	w1, [x0]
  404ef8:	b	404ffc <ferror@plt+0x312c>
  404efc:	ldr	w0, [sp, #12]
  404f00:	and	w0, w0, #0xf000
  404f04:	cmp	w0, #0x2, lsl #12
  404f08:	b.ne	404f30 <ferror@plt+0x3060>  // b.any
  404f0c:	ldrh	w0, [sp, #30]
  404f10:	add	w1, w0, #0x1
  404f14:	strh	w1, [sp, #30]
  404f18:	and	x0, x0, #0xffff
  404f1c:	ldr	x1, [sp]
  404f20:	add	x0, x1, x0
  404f24:	mov	w1, #0x63                  	// #99
  404f28:	strb	w1, [x0]
  404f2c:	b	404ffc <ferror@plt+0x312c>
  404f30:	ldr	w0, [sp, #12]
  404f34:	and	w0, w0, #0xf000
  404f38:	cmp	w0, #0x6, lsl #12
  404f3c:	b.ne	404f64 <ferror@plt+0x3094>  // b.any
  404f40:	ldrh	w0, [sp, #30]
  404f44:	add	w1, w0, #0x1
  404f48:	strh	w1, [sp, #30]
  404f4c:	and	x0, x0, #0xffff
  404f50:	ldr	x1, [sp]
  404f54:	add	x0, x1, x0
  404f58:	mov	w1, #0x62                  	// #98
  404f5c:	strb	w1, [x0]
  404f60:	b	404ffc <ferror@plt+0x312c>
  404f64:	ldr	w0, [sp, #12]
  404f68:	and	w0, w0, #0xf000
  404f6c:	cmp	w0, #0xc, lsl #12
  404f70:	b.ne	404f98 <ferror@plt+0x30c8>  // b.any
  404f74:	ldrh	w0, [sp, #30]
  404f78:	add	w1, w0, #0x1
  404f7c:	strh	w1, [sp, #30]
  404f80:	and	x0, x0, #0xffff
  404f84:	ldr	x1, [sp]
  404f88:	add	x0, x1, x0
  404f8c:	mov	w1, #0x73                  	// #115
  404f90:	strb	w1, [x0]
  404f94:	b	404ffc <ferror@plt+0x312c>
  404f98:	ldr	w0, [sp, #12]
  404f9c:	and	w0, w0, #0xf000
  404fa0:	cmp	w0, #0x1, lsl #12
  404fa4:	b.ne	404fcc <ferror@plt+0x30fc>  // b.any
  404fa8:	ldrh	w0, [sp, #30]
  404fac:	add	w1, w0, #0x1
  404fb0:	strh	w1, [sp, #30]
  404fb4:	and	x0, x0, #0xffff
  404fb8:	ldr	x1, [sp]
  404fbc:	add	x0, x1, x0
  404fc0:	mov	w1, #0x70                  	// #112
  404fc4:	strb	w1, [x0]
  404fc8:	b	404ffc <ferror@plt+0x312c>
  404fcc:	ldr	w0, [sp, #12]
  404fd0:	and	w0, w0, #0xf000
  404fd4:	cmp	w0, #0x8, lsl #12
  404fd8:	b.ne	404ffc <ferror@plt+0x312c>  // b.any
  404fdc:	ldrh	w0, [sp, #30]
  404fe0:	add	w1, w0, #0x1
  404fe4:	strh	w1, [sp, #30]
  404fe8:	and	x0, x0, #0xffff
  404fec:	ldr	x1, [sp]
  404ff0:	add	x0, x1, x0
  404ff4:	mov	w1, #0x2d                  	// #45
  404ff8:	strb	w1, [x0]
  404ffc:	ldr	w0, [sp, #12]
  405000:	and	w0, w0, #0x100
  405004:	cmp	w0, #0x0
  405008:	b.eq	405014 <ferror@plt+0x3144>  // b.none
  40500c:	mov	w0, #0x72                  	// #114
  405010:	b	405018 <ferror@plt+0x3148>
  405014:	mov	w0, #0x2d                  	// #45
  405018:	ldrh	w1, [sp, #30]
  40501c:	add	w2, w1, #0x1
  405020:	strh	w2, [sp, #30]
  405024:	and	x1, x1, #0xffff
  405028:	ldr	x2, [sp]
  40502c:	add	x1, x2, x1
  405030:	strb	w0, [x1]
  405034:	ldr	w0, [sp, #12]
  405038:	and	w0, w0, #0x80
  40503c:	cmp	w0, #0x0
  405040:	b.eq	40504c <ferror@plt+0x317c>  // b.none
  405044:	mov	w0, #0x77                  	// #119
  405048:	b	405050 <ferror@plt+0x3180>
  40504c:	mov	w0, #0x2d                  	// #45
  405050:	ldrh	w1, [sp, #30]
  405054:	add	w2, w1, #0x1
  405058:	strh	w2, [sp, #30]
  40505c:	and	x1, x1, #0xffff
  405060:	ldr	x2, [sp]
  405064:	add	x1, x2, x1
  405068:	strb	w0, [x1]
  40506c:	ldr	w0, [sp, #12]
  405070:	and	w0, w0, #0x800
  405074:	cmp	w0, #0x0
  405078:	b.eq	40509c <ferror@plt+0x31cc>  // b.none
  40507c:	ldr	w0, [sp, #12]
  405080:	and	w0, w0, #0x40
  405084:	cmp	w0, #0x0
  405088:	b.eq	405094 <ferror@plt+0x31c4>  // b.none
  40508c:	mov	w0, #0x73                  	// #115
  405090:	b	4050b8 <ferror@plt+0x31e8>
  405094:	mov	w0, #0x53                  	// #83
  405098:	b	4050b8 <ferror@plt+0x31e8>
  40509c:	ldr	w0, [sp, #12]
  4050a0:	and	w0, w0, #0x40
  4050a4:	cmp	w0, #0x0
  4050a8:	b.eq	4050b4 <ferror@plt+0x31e4>  // b.none
  4050ac:	mov	w0, #0x78                  	// #120
  4050b0:	b	4050b8 <ferror@plt+0x31e8>
  4050b4:	mov	w0, #0x2d                  	// #45
  4050b8:	ldrh	w1, [sp, #30]
  4050bc:	add	w2, w1, #0x1
  4050c0:	strh	w2, [sp, #30]
  4050c4:	and	x1, x1, #0xffff
  4050c8:	ldr	x2, [sp]
  4050cc:	add	x1, x2, x1
  4050d0:	strb	w0, [x1]
  4050d4:	ldr	w0, [sp, #12]
  4050d8:	and	w0, w0, #0x20
  4050dc:	cmp	w0, #0x0
  4050e0:	b.eq	4050ec <ferror@plt+0x321c>  // b.none
  4050e4:	mov	w0, #0x72                  	// #114
  4050e8:	b	4050f0 <ferror@plt+0x3220>
  4050ec:	mov	w0, #0x2d                  	// #45
  4050f0:	ldrh	w1, [sp, #30]
  4050f4:	add	w2, w1, #0x1
  4050f8:	strh	w2, [sp, #30]
  4050fc:	and	x1, x1, #0xffff
  405100:	ldr	x2, [sp]
  405104:	add	x1, x2, x1
  405108:	strb	w0, [x1]
  40510c:	ldr	w0, [sp, #12]
  405110:	and	w0, w0, #0x10
  405114:	cmp	w0, #0x0
  405118:	b.eq	405124 <ferror@plt+0x3254>  // b.none
  40511c:	mov	w0, #0x77                  	// #119
  405120:	b	405128 <ferror@plt+0x3258>
  405124:	mov	w0, #0x2d                  	// #45
  405128:	ldrh	w1, [sp, #30]
  40512c:	add	w2, w1, #0x1
  405130:	strh	w2, [sp, #30]
  405134:	and	x1, x1, #0xffff
  405138:	ldr	x2, [sp]
  40513c:	add	x1, x2, x1
  405140:	strb	w0, [x1]
  405144:	ldr	w0, [sp, #12]
  405148:	and	w0, w0, #0x400
  40514c:	cmp	w0, #0x0
  405150:	b.eq	405174 <ferror@plt+0x32a4>  // b.none
  405154:	ldr	w0, [sp, #12]
  405158:	and	w0, w0, #0x8
  40515c:	cmp	w0, #0x0
  405160:	b.eq	40516c <ferror@plt+0x329c>  // b.none
  405164:	mov	w0, #0x73                  	// #115
  405168:	b	405190 <ferror@plt+0x32c0>
  40516c:	mov	w0, #0x53                  	// #83
  405170:	b	405190 <ferror@plt+0x32c0>
  405174:	ldr	w0, [sp, #12]
  405178:	and	w0, w0, #0x8
  40517c:	cmp	w0, #0x0
  405180:	b.eq	40518c <ferror@plt+0x32bc>  // b.none
  405184:	mov	w0, #0x78                  	// #120
  405188:	b	405190 <ferror@plt+0x32c0>
  40518c:	mov	w0, #0x2d                  	// #45
  405190:	ldrh	w1, [sp, #30]
  405194:	add	w2, w1, #0x1
  405198:	strh	w2, [sp, #30]
  40519c:	and	x1, x1, #0xffff
  4051a0:	ldr	x2, [sp]
  4051a4:	add	x1, x2, x1
  4051a8:	strb	w0, [x1]
  4051ac:	ldr	w0, [sp, #12]
  4051b0:	and	w0, w0, #0x4
  4051b4:	cmp	w0, #0x0
  4051b8:	b.eq	4051c4 <ferror@plt+0x32f4>  // b.none
  4051bc:	mov	w0, #0x72                  	// #114
  4051c0:	b	4051c8 <ferror@plt+0x32f8>
  4051c4:	mov	w0, #0x2d                  	// #45
  4051c8:	ldrh	w1, [sp, #30]
  4051cc:	add	w2, w1, #0x1
  4051d0:	strh	w2, [sp, #30]
  4051d4:	and	x1, x1, #0xffff
  4051d8:	ldr	x2, [sp]
  4051dc:	add	x1, x2, x1
  4051e0:	strb	w0, [x1]
  4051e4:	ldr	w0, [sp, #12]
  4051e8:	and	w0, w0, #0x2
  4051ec:	cmp	w0, #0x0
  4051f0:	b.eq	4051fc <ferror@plt+0x332c>  // b.none
  4051f4:	mov	w0, #0x77                  	// #119
  4051f8:	b	405200 <ferror@plt+0x3330>
  4051fc:	mov	w0, #0x2d                  	// #45
  405200:	ldrh	w1, [sp, #30]
  405204:	add	w2, w1, #0x1
  405208:	strh	w2, [sp, #30]
  40520c:	and	x1, x1, #0xffff
  405210:	ldr	x2, [sp]
  405214:	add	x1, x2, x1
  405218:	strb	w0, [x1]
  40521c:	ldr	w0, [sp, #12]
  405220:	and	w0, w0, #0x200
  405224:	cmp	w0, #0x0
  405228:	b.eq	40524c <ferror@plt+0x337c>  // b.none
  40522c:	ldr	w0, [sp, #12]
  405230:	and	w0, w0, #0x1
  405234:	cmp	w0, #0x0
  405238:	b.eq	405244 <ferror@plt+0x3374>  // b.none
  40523c:	mov	w0, #0x74                  	// #116
  405240:	b	405268 <ferror@plt+0x3398>
  405244:	mov	w0, #0x54                  	// #84
  405248:	b	405268 <ferror@plt+0x3398>
  40524c:	ldr	w0, [sp, #12]
  405250:	and	w0, w0, #0x1
  405254:	cmp	w0, #0x0
  405258:	b.eq	405264 <ferror@plt+0x3394>  // b.none
  40525c:	mov	w0, #0x78                  	// #120
  405260:	b	405268 <ferror@plt+0x3398>
  405264:	mov	w0, #0x2d                  	// #45
  405268:	ldrh	w1, [sp, #30]
  40526c:	add	w2, w1, #0x1
  405270:	strh	w2, [sp, #30]
  405274:	and	x1, x1, #0xffff
  405278:	ldr	x2, [sp]
  40527c:	add	x1, x2, x1
  405280:	strb	w0, [x1]
  405284:	ldrh	w0, [sp, #30]
  405288:	ldr	x1, [sp]
  40528c:	add	x0, x1, x0
  405290:	strb	wzr, [x0]
  405294:	ldr	x0, [sp]
  405298:	add	sp, sp, #0x20
  40529c:	ret
  4052a0:	sub	sp, sp, #0x20
  4052a4:	str	x0, [sp, #8]
  4052a8:	mov	w0, #0xa                   	// #10
  4052ac:	str	w0, [sp, #28]
  4052b0:	b	4052d8 <ferror@plt+0x3408>
  4052b4:	ldr	w0, [sp, #28]
  4052b8:	mov	x1, #0x1                   	// #1
  4052bc:	lsl	x0, x1, x0
  4052c0:	ldr	x1, [sp, #8]
  4052c4:	cmp	x1, x0
  4052c8:	b.cc	4052e8 <ferror@plt+0x3418>  // b.lo, b.ul, b.last
  4052cc:	ldr	w0, [sp, #28]
  4052d0:	add	w0, w0, #0xa
  4052d4:	str	w0, [sp, #28]
  4052d8:	ldr	w0, [sp, #28]
  4052dc:	cmp	w0, #0x3c
  4052e0:	b.le	4052b4 <ferror@plt+0x33e4>
  4052e4:	b	4052ec <ferror@plt+0x341c>
  4052e8:	nop
  4052ec:	ldr	w0, [sp, #28]
  4052f0:	sub	w0, w0, #0xa
  4052f4:	add	sp, sp, #0x20
  4052f8:	ret
  4052fc:	stp	x29, x30, [sp, #-128]!
  405300:	mov	x29, sp
  405304:	str	w0, [sp, #28]
  405308:	str	x1, [sp, #16]
  40530c:	adrp	x0, 407000 <ferror@plt+0x5130>
  405310:	add	x0, x0, #0xd40
  405314:	str	x0, [sp, #88]
  405318:	add	x0, sp, #0x20
  40531c:	str	x0, [sp, #104]
  405320:	ldr	w0, [sp, #28]
  405324:	and	w0, w0, #0x2
  405328:	cmp	w0, #0x0
  40532c:	b.eq	405344 <ferror@plt+0x3474>  // b.none
  405330:	ldr	x0, [sp, #104]
  405334:	add	x1, x0, #0x1
  405338:	str	x1, [sp, #104]
  40533c:	mov	w1, #0x20                  	// #32
  405340:	strb	w1, [x0]
  405344:	ldr	x0, [sp, #16]
  405348:	bl	4052a0 <ferror@plt+0x33d0>
  40534c:	str	w0, [sp, #84]
  405350:	ldr	w0, [sp, #84]
  405354:	cmp	w0, #0x0
  405358:	b.eq	405384 <ferror@plt+0x34b4>  // b.none
  40535c:	ldr	w0, [sp, #84]
  405360:	mov	w1, #0x6667                	// #26215
  405364:	movk	w1, #0x6666, lsl #16
  405368:	smull	x1, w0, w1
  40536c:	lsr	x1, x1, #32
  405370:	asr	w1, w1, #2
  405374:	asr	w0, w0, #31
  405378:	sub	w0, w1, w0
  40537c:	sxtw	x0, w0
  405380:	b	405388 <ferror@plt+0x34b8>
  405384:	mov	x0, #0x0                   	// #0
  405388:	ldr	x1, [sp, #88]
  40538c:	add	x0, x1, x0
  405390:	ldrb	w0, [x0]
  405394:	strb	w0, [sp, #83]
  405398:	ldr	w0, [sp, #84]
  40539c:	cmp	w0, #0x0
  4053a0:	b.eq	4053b4 <ferror@plt+0x34e4>  // b.none
  4053a4:	ldr	w0, [sp, #84]
  4053a8:	ldr	x1, [sp, #16]
  4053ac:	lsr	x0, x1, x0
  4053b0:	b	4053b8 <ferror@plt+0x34e8>
  4053b4:	ldr	x0, [sp, #16]
  4053b8:	str	w0, [sp, #124]
  4053bc:	ldr	w0, [sp, #84]
  4053c0:	cmp	w0, #0x0
  4053c4:	b.eq	4053e4 <ferror@plt+0x3514>  // b.none
  4053c8:	ldr	w0, [sp, #84]
  4053cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4053d0:	lsl	x0, x1, x0
  4053d4:	mvn	x1, x0
  4053d8:	ldr	x0, [sp, #16]
  4053dc:	and	x0, x1, x0
  4053e0:	b	4053e8 <ferror@plt+0x3518>
  4053e4:	mov	x0, #0x0                   	// #0
  4053e8:	str	x0, [sp, #112]
  4053ec:	ldr	x0, [sp, #104]
  4053f0:	add	x1, x0, #0x1
  4053f4:	str	x1, [sp, #104]
  4053f8:	ldrb	w1, [sp, #83]
  4053fc:	strb	w1, [x0]
  405400:	ldr	w0, [sp, #28]
  405404:	and	w0, w0, #0x1
  405408:	cmp	w0, #0x0
  40540c:	b.eq	405444 <ferror@plt+0x3574>  // b.none
  405410:	ldrsb	w0, [sp, #83]
  405414:	cmp	w0, #0x42
  405418:	b.eq	405444 <ferror@plt+0x3574>  // b.none
  40541c:	ldr	x0, [sp, #104]
  405420:	add	x1, x0, #0x1
  405424:	str	x1, [sp, #104]
  405428:	mov	w1, #0x69                  	// #105
  40542c:	strb	w1, [x0]
  405430:	ldr	x0, [sp, #104]
  405434:	add	x1, x0, #0x1
  405438:	str	x1, [sp, #104]
  40543c:	mov	w1, #0x42                  	// #66
  405440:	strb	w1, [x0]
  405444:	ldr	x0, [sp, #104]
  405448:	strb	wzr, [x0]
  40544c:	ldr	x0, [sp, #112]
  405450:	cmp	x0, #0x0
  405454:	b.eq	40552c <ferror@plt+0x365c>  // b.none
  405458:	ldr	w0, [sp, #28]
  40545c:	and	w0, w0, #0x4
  405460:	cmp	w0, #0x0
  405464:	b.eq	4054dc <ferror@plt+0x360c>  // b.none
  405468:	ldr	w0, [sp, #84]
  40546c:	sub	w0, w0, #0xa
  405470:	ldr	x1, [sp, #112]
  405474:	lsr	x0, x1, x0
  405478:	add	x1, x0, #0x5
  40547c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405480:	movk	x0, #0xcccd
  405484:	umulh	x0, x1, x0
  405488:	lsr	x0, x0, #3
  40548c:	str	x0, [sp, #112]
  405490:	ldr	x2, [sp, #112]
  405494:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405498:	movk	x0, #0xcccd
  40549c:	umulh	x0, x2, x0
  4054a0:	lsr	x1, x0, #3
  4054a4:	mov	x0, x1
  4054a8:	lsl	x0, x0, #2
  4054ac:	add	x0, x0, x1
  4054b0:	lsl	x0, x0, #1
  4054b4:	sub	x1, x2, x0
  4054b8:	cmp	x1, #0x0
  4054bc:	b.ne	40552c <ferror@plt+0x365c>  // b.any
  4054c0:	ldr	x1, [sp, #112]
  4054c4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4054c8:	movk	x0, #0xcccd
  4054cc:	umulh	x0, x1, x0
  4054d0:	lsr	x0, x0, #3
  4054d4:	str	x0, [sp, #112]
  4054d8:	b	40552c <ferror@plt+0x365c>
  4054dc:	ldr	w0, [sp, #84]
  4054e0:	sub	w0, w0, #0xa
  4054e4:	ldr	x1, [sp, #112]
  4054e8:	lsr	x0, x1, x0
  4054ec:	add	x0, x0, #0x32
  4054f0:	lsr	x1, x0, #2
  4054f4:	mov	x0, #0xf5c3                	// #62915
  4054f8:	movk	x0, #0x5c28, lsl #16
  4054fc:	movk	x0, #0xc28f, lsl #32
  405500:	movk	x0, #0x28f5, lsl #48
  405504:	umulh	x0, x1, x0
  405508:	lsr	x0, x0, #2
  40550c:	str	x0, [sp, #112]
  405510:	ldr	x0, [sp, #112]
  405514:	cmp	x0, #0xa
  405518:	b.ne	40552c <ferror@plt+0x365c>  // b.any
  40551c:	ldr	w0, [sp, #124]
  405520:	add	w0, w0, #0x1
  405524:	str	w0, [sp, #124]
  405528:	str	xzr, [sp, #112]
  40552c:	ldr	x0, [sp, #112]
  405530:	cmp	x0, #0x0
  405534:	b.eq	4055b8 <ferror@plt+0x36e8>  // b.none
  405538:	bl	401b20 <localeconv@plt>
  40553c:	str	x0, [sp, #72]
  405540:	ldr	x0, [sp, #72]
  405544:	cmp	x0, #0x0
  405548:	b.eq	405558 <ferror@plt+0x3688>  // b.none
  40554c:	ldr	x0, [sp, #72]
  405550:	ldr	x0, [x0]
  405554:	b	40555c <ferror@plt+0x368c>
  405558:	mov	x0, #0x0                   	// #0
  40555c:	str	x0, [sp, #96]
  405560:	ldr	x0, [sp, #96]
  405564:	cmp	x0, #0x0
  405568:	b.eq	40557c <ferror@plt+0x36ac>  // b.none
  40556c:	ldr	x0, [sp, #96]
  405570:	ldrsb	w0, [x0]
  405574:	cmp	w0, #0x0
  405578:	b.ne	405588 <ferror@plt+0x36b8>  // b.any
  40557c:	adrp	x0, 407000 <ferror@plt+0x5130>
  405580:	add	x0, x0, #0xd48
  405584:	str	x0, [sp, #96]
  405588:	add	x0, sp, #0x20
  40558c:	add	x7, sp, #0x28
  405590:	mov	x6, x0
  405594:	ldr	x5, [sp, #112]
  405598:	ldr	x4, [sp, #96]
  40559c:	ldr	w3, [sp, #124]
  4055a0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4055a4:	add	x2, x0, #0xd50
  4055a8:	mov	x1, #0x20                  	// #32
  4055ac:	mov	x0, x7
  4055b0:	bl	401b10 <snprintf@plt>
  4055b4:	b	4055dc <ferror@plt+0x370c>
  4055b8:	add	x0, sp, #0x20
  4055bc:	add	x5, sp, #0x28
  4055c0:	mov	x4, x0
  4055c4:	ldr	w3, [sp, #124]
  4055c8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4055cc:	add	x2, x0, #0xd60
  4055d0:	mov	x1, #0x20                  	// #32
  4055d4:	mov	x0, x5
  4055d8:	bl	401b10 <snprintf@plt>
  4055dc:	add	x0, sp, #0x28
  4055e0:	bl	401c30 <strdup@plt>
  4055e4:	ldp	x29, x30, [sp], #128
  4055e8:	ret
  4055ec:	stp	x29, x30, [sp, #-96]!
  4055f0:	mov	x29, sp
  4055f4:	str	x0, [sp, #40]
  4055f8:	str	x1, [sp, #32]
  4055fc:	str	x2, [sp, #24]
  405600:	str	x3, [sp, #16]
  405604:	str	xzr, [sp, #88]
  405608:	str	xzr, [sp, #72]
  40560c:	ldr	x0, [sp, #40]
  405610:	cmp	x0, #0x0
  405614:	b.eq	40564c <ferror@plt+0x377c>  // b.none
  405618:	ldr	x0, [sp, #40]
  40561c:	ldrsb	w0, [x0]
  405620:	cmp	w0, #0x0
  405624:	b.eq	40564c <ferror@plt+0x377c>  // b.none
  405628:	ldr	x0, [sp, #32]
  40562c:	cmp	x0, #0x0
  405630:	b.eq	40564c <ferror@plt+0x377c>  // b.none
  405634:	ldr	x0, [sp, #24]
  405638:	cmp	x0, #0x0
  40563c:	b.eq	40564c <ferror@plt+0x377c>  // b.none
  405640:	ldr	x0, [sp, #16]
  405644:	cmp	x0, #0x0
  405648:	b.ne	405654 <ferror@plt+0x3784>  // b.any
  40564c:	mov	w0, #0xffffffff            	// #-1
  405650:	b	4057a8 <ferror@plt+0x38d8>
  405654:	ldr	x0, [sp, #40]
  405658:	str	x0, [sp, #80]
  40565c:	b	405780 <ferror@plt+0x38b0>
  405660:	str	xzr, [sp, #64]
  405664:	ldr	x1, [sp, #72]
  405668:	ldr	x0, [sp, #24]
  40566c:	cmp	x1, x0
  405670:	b.cc	40567c <ferror@plt+0x37ac>  // b.lo, b.ul, b.last
  405674:	mov	w0, #0xfffffffe            	// #-2
  405678:	b	4057a8 <ferror@plt+0x38d8>
  40567c:	ldr	x0, [sp, #88]
  405680:	cmp	x0, #0x0
  405684:	b.ne	405690 <ferror@plt+0x37c0>  // b.any
  405688:	ldr	x0, [sp, #80]
  40568c:	str	x0, [sp, #88]
  405690:	ldr	x0, [sp, #80]
  405694:	ldrsb	w0, [x0]
  405698:	cmp	w0, #0x2c
  40569c:	b.ne	4056a8 <ferror@plt+0x37d8>  // b.any
  4056a0:	ldr	x0, [sp, #80]
  4056a4:	str	x0, [sp, #64]
  4056a8:	ldr	x0, [sp, #80]
  4056ac:	add	x0, x0, #0x1
  4056b0:	ldrsb	w0, [x0]
  4056b4:	cmp	w0, #0x0
  4056b8:	b.ne	4056c8 <ferror@plt+0x37f8>  // b.any
  4056bc:	ldr	x0, [sp, #80]
  4056c0:	add	x0, x0, #0x1
  4056c4:	str	x0, [sp, #64]
  4056c8:	ldr	x0, [sp, #88]
  4056cc:	cmp	x0, #0x0
  4056d0:	b.eq	405770 <ferror@plt+0x38a0>  // b.none
  4056d4:	ldr	x0, [sp, #64]
  4056d8:	cmp	x0, #0x0
  4056dc:	b.eq	405770 <ferror@plt+0x38a0>  // b.none
  4056e0:	ldr	x1, [sp, #64]
  4056e4:	ldr	x0, [sp, #88]
  4056e8:	cmp	x1, x0
  4056ec:	b.hi	4056f8 <ferror@plt+0x3828>  // b.pmore
  4056f0:	mov	w0, #0xffffffff            	// #-1
  4056f4:	b	4057a8 <ferror@plt+0x38d8>
  4056f8:	ldr	x1, [sp, #64]
  4056fc:	ldr	x0, [sp, #88]
  405700:	sub	x0, x1, x0
  405704:	ldr	x2, [sp, #16]
  405708:	mov	x1, x0
  40570c:	ldr	x0, [sp, #88]
  405710:	blr	x2
  405714:	str	w0, [sp, #60]
  405718:	ldr	w0, [sp, #60]
  40571c:	cmn	w0, #0x1
  405720:	b.ne	40572c <ferror@plt+0x385c>  // b.any
  405724:	mov	w0, #0xffffffff            	// #-1
  405728:	b	4057a8 <ferror@plt+0x38d8>
  40572c:	ldr	x0, [sp, #72]
  405730:	add	x1, x0, #0x1
  405734:	str	x1, [sp, #72]
  405738:	lsl	x0, x0, #2
  40573c:	ldr	x1, [sp, #32]
  405740:	add	x0, x1, x0
  405744:	ldr	w1, [sp, #60]
  405748:	str	w1, [x0]
  40574c:	str	xzr, [sp, #88]
  405750:	ldr	x0, [sp, #64]
  405754:	cmp	x0, #0x0
  405758:	b.eq	405774 <ferror@plt+0x38a4>  // b.none
  40575c:	ldr	x0, [sp, #64]
  405760:	ldrsb	w0, [x0]
  405764:	cmp	w0, #0x0
  405768:	b.eq	4057a0 <ferror@plt+0x38d0>  // b.none
  40576c:	b	405774 <ferror@plt+0x38a4>
  405770:	nop
  405774:	ldr	x0, [sp, #80]
  405778:	add	x0, x0, #0x1
  40577c:	str	x0, [sp, #80]
  405780:	ldr	x0, [sp, #80]
  405784:	cmp	x0, #0x0
  405788:	b.eq	4057a4 <ferror@plt+0x38d4>  // b.none
  40578c:	ldr	x0, [sp, #80]
  405790:	ldrsb	w0, [x0]
  405794:	cmp	w0, #0x0
  405798:	b.ne	405660 <ferror@plt+0x3790>  // b.any
  40579c:	b	4057a4 <ferror@plt+0x38d4>
  4057a0:	nop
  4057a4:	ldr	x0, [sp, #72]
  4057a8:	ldp	x29, x30, [sp], #96
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-80]!
  4057b4:	mov	x29, sp
  4057b8:	str	x0, [sp, #56]
  4057bc:	str	x1, [sp, #48]
  4057c0:	str	x2, [sp, #40]
  4057c4:	str	x3, [sp, #32]
  4057c8:	str	x4, [sp, #24]
  4057cc:	ldr	x0, [sp, #56]
  4057d0:	cmp	x0, #0x0
  4057d4:	b.eq	405808 <ferror@plt+0x3938>  // b.none
  4057d8:	ldr	x0, [sp, #56]
  4057dc:	ldrsb	w0, [x0]
  4057e0:	cmp	w0, #0x0
  4057e4:	b.eq	405808 <ferror@plt+0x3938>  // b.none
  4057e8:	ldr	x0, [sp, #32]
  4057ec:	cmp	x0, #0x0
  4057f0:	b.eq	405808 <ferror@plt+0x3938>  // b.none
  4057f4:	ldr	x0, [sp, #32]
  4057f8:	ldr	x0, [x0]
  4057fc:	ldr	x1, [sp, #40]
  405800:	cmp	x1, x0
  405804:	b.cs	405810 <ferror@plt+0x3940>  // b.hs, b.nlast
  405808:	mov	w0, #0xffffffff            	// #-1
  40580c:	b	4058a4 <ferror@plt+0x39d4>
  405810:	ldr	x0, [sp, #56]
  405814:	ldrsb	w0, [x0]
  405818:	cmp	w0, #0x2b
  40581c:	b.ne	405830 <ferror@plt+0x3960>  // b.any
  405820:	ldr	x0, [sp, #56]
  405824:	add	x0, x0, #0x1
  405828:	str	x0, [sp, #72]
  40582c:	b	405840 <ferror@plt+0x3970>
  405830:	ldr	x0, [sp, #56]
  405834:	str	x0, [sp, #72]
  405838:	ldr	x0, [sp, #32]
  40583c:	str	xzr, [x0]
  405840:	ldr	x0, [sp, #32]
  405844:	ldr	x0, [x0]
  405848:	lsl	x0, x0, #2
  40584c:	ldr	x1, [sp, #48]
  405850:	add	x4, x1, x0
  405854:	ldr	x0, [sp, #32]
  405858:	ldr	x0, [x0]
  40585c:	ldr	x1, [sp, #40]
  405860:	sub	x0, x1, x0
  405864:	ldr	x3, [sp, #24]
  405868:	mov	x2, x0
  40586c:	mov	x1, x4
  405870:	ldr	x0, [sp, #72]
  405874:	bl	4055ec <ferror@plt+0x371c>
  405878:	str	w0, [sp, #68]
  40587c:	ldr	w0, [sp, #68]
  405880:	cmp	w0, #0x0
  405884:	b.le	4058a0 <ferror@plt+0x39d0>
  405888:	ldr	x0, [sp, #32]
  40588c:	ldr	x1, [x0]
  405890:	ldrsw	x0, [sp, #68]
  405894:	add	x1, x1, x0
  405898:	ldr	x0, [sp, #32]
  40589c:	str	x1, [x0]
  4058a0:	ldr	w0, [sp, #68]
  4058a4:	ldp	x29, x30, [sp], #80
  4058a8:	ret
  4058ac:	stp	x29, x30, [sp, #-80]!
  4058b0:	mov	x29, sp
  4058b4:	str	x0, [sp, #40]
  4058b8:	str	x1, [sp, #32]
  4058bc:	str	x2, [sp, #24]
  4058c0:	str	xzr, [sp, #72]
  4058c4:	ldr	x0, [sp, #40]
  4058c8:	cmp	x0, #0x0
  4058cc:	b.eq	4058e8 <ferror@plt+0x3a18>  // b.none
  4058d0:	ldr	x0, [sp, #24]
  4058d4:	cmp	x0, #0x0
  4058d8:	b.eq	4058e8 <ferror@plt+0x3a18>  // b.none
  4058dc:	ldr	x0, [sp, #32]
  4058e0:	cmp	x0, #0x0
  4058e4:	b.ne	4058f0 <ferror@plt+0x3a20>  // b.any
  4058e8:	mov	w0, #0xffffffea            	// #-22
  4058ec:	b	405a6c <ferror@plt+0x3b9c>
  4058f0:	ldr	x0, [sp, #40]
  4058f4:	str	x0, [sp, #64]
  4058f8:	b	405a44 <ferror@plt+0x3b74>
  4058fc:	str	xzr, [sp, #56]
  405900:	ldr	x0, [sp, #72]
  405904:	cmp	x0, #0x0
  405908:	b.ne	405914 <ferror@plt+0x3a44>  // b.any
  40590c:	ldr	x0, [sp, #64]
  405910:	str	x0, [sp, #72]
  405914:	ldr	x0, [sp, #64]
  405918:	ldrsb	w0, [x0]
  40591c:	cmp	w0, #0x2c
  405920:	b.ne	40592c <ferror@plt+0x3a5c>  // b.any
  405924:	ldr	x0, [sp, #64]
  405928:	str	x0, [sp, #56]
  40592c:	ldr	x0, [sp, #64]
  405930:	add	x0, x0, #0x1
  405934:	ldrsb	w0, [x0]
  405938:	cmp	w0, #0x0
  40593c:	b.ne	40594c <ferror@plt+0x3a7c>  // b.any
  405940:	ldr	x0, [sp, #64]
  405944:	add	x0, x0, #0x1
  405948:	str	x0, [sp, #56]
  40594c:	ldr	x0, [sp, #72]
  405950:	cmp	x0, #0x0
  405954:	b.eq	405a34 <ferror@plt+0x3b64>  // b.none
  405958:	ldr	x0, [sp, #56]
  40595c:	cmp	x0, #0x0
  405960:	b.eq	405a34 <ferror@plt+0x3b64>  // b.none
  405964:	ldr	x1, [sp, #56]
  405968:	ldr	x0, [sp, #72]
  40596c:	cmp	x1, x0
  405970:	b.hi	40597c <ferror@plt+0x3aac>  // b.pmore
  405974:	mov	w0, #0xffffffff            	// #-1
  405978:	b	405a6c <ferror@plt+0x3b9c>
  40597c:	ldr	x1, [sp, #56]
  405980:	ldr	x0, [sp, #72]
  405984:	sub	x0, x1, x0
  405988:	ldr	x2, [sp, #24]
  40598c:	mov	x1, x0
  405990:	ldr	x0, [sp, #72]
  405994:	blr	x2
  405998:	str	w0, [sp, #52]
  40599c:	ldr	w0, [sp, #52]
  4059a0:	cmp	w0, #0x0
  4059a4:	b.ge	4059b0 <ferror@plt+0x3ae0>  // b.tcont
  4059a8:	ldr	w0, [sp, #52]
  4059ac:	b	405a6c <ferror@plt+0x3b9c>
  4059b0:	ldr	w0, [sp, #52]
  4059b4:	add	w1, w0, #0x7
  4059b8:	cmp	w0, #0x0
  4059bc:	csel	w0, w1, w0, lt  // lt = tstop
  4059c0:	asr	w0, w0, #3
  4059c4:	mov	w3, w0
  4059c8:	sxtw	x0, w3
  4059cc:	ldr	x1, [sp, #32]
  4059d0:	add	x0, x1, x0
  4059d4:	ldrsb	w2, [x0]
  4059d8:	ldr	w0, [sp, #52]
  4059dc:	negs	w1, w0
  4059e0:	and	w0, w0, #0x7
  4059e4:	and	w1, w1, #0x7
  4059e8:	csneg	w0, w0, w1, mi  // mi = first
  4059ec:	mov	w1, #0x1                   	// #1
  4059f0:	lsl	w0, w1, w0
  4059f4:	sxtb	w1, w0
  4059f8:	sxtw	x0, w3
  4059fc:	ldr	x3, [sp, #32]
  405a00:	add	x0, x3, x0
  405a04:	orr	w1, w2, w1
  405a08:	sxtb	w1, w1
  405a0c:	strb	w1, [x0]
  405a10:	str	xzr, [sp, #72]
  405a14:	ldr	x0, [sp, #56]
  405a18:	cmp	x0, #0x0
  405a1c:	b.eq	405a38 <ferror@plt+0x3b68>  // b.none
  405a20:	ldr	x0, [sp, #56]
  405a24:	ldrsb	w0, [x0]
  405a28:	cmp	w0, #0x0
  405a2c:	b.eq	405a64 <ferror@plt+0x3b94>  // b.none
  405a30:	b	405a38 <ferror@plt+0x3b68>
  405a34:	nop
  405a38:	ldr	x0, [sp, #64]
  405a3c:	add	x0, x0, #0x1
  405a40:	str	x0, [sp, #64]
  405a44:	ldr	x0, [sp, #64]
  405a48:	cmp	x0, #0x0
  405a4c:	b.eq	405a68 <ferror@plt+0x3b98>  // b.none
  405a50:	ldr	x0, [sp, #64]
  405a54:	ldrsb	w0, [x0]
  405a58:	cmp	w0, #0x0
  405a5c:	b.ne	4058fc <ferror@plt+0x3a2c>  // b.any
  405a60:	b	405a68 <ferror@plt+0x3b98>
  405a64:	nop
  405a68:	mov	w0, #0x0                   	// #0
  405a6c:	ldp	x29, x30, [sp], #80
  405a70:	ret
  405a74:	stp	x29, x30, [sp, #-80]!
  405a78:	mov	x29, sp
  405a7c:	str	x0, [sp, #40]
  405a80:	str	x1, [sp, #32]
  405a84:	str	x2, [sp, #24]
  405a88:	str	xzr, [sp, #72]
  405a8c:	ldr	x0, [sp, #40]
  405a90:	cmp	x0, #0x0
  405a94:	b.eq	405ab0 <ferror@plt+0x3be0>  // b.none
  405a98:	ldr	x0, [sp, #24]
  405a9c:	cmp	x0, #0x0
  405aa0:	b.eq	405ab0 <ferror@plt+0x3be0>  // b.none
  405aa4:	ldr	x0, [sp, #32]
  405aa8:	cmp	x0, #0x0
  405aac:	b.ne	405ab8 <ferror@plt+0x3be8>  // b.any
  405ab0:	mov	w0, #0xffffffea            	// #-22
  405ab4:	b	405bec <ferror@plt+0x3d1c>
  405ab8:	ldr	x0, [sp, #40]
  405abc:	str	x0, [sp, #64]
  405ac0:	b	405bc4 <ferror@plt+0x3cf4>
  405ac4:	str	xzr, [sp, #56]
  405ac8:	ldr	x0, [sp, #72]
  405acc:	cmp	x0, #0x0
  405ad0:	b.ne	405adc <ferror@plt+0x3c0c>  // b.any
  405ad4:	ldr	x0, [sp, #64]
  405ad8:	str	x0, [sp, #72]
  405adc:	ldr	x0, [sp, #64]
  405ae0:	ldrsb	w0, [x0]
  405ae4:	cmp	w0, #0x2c
  405ae8:	b.ne	405af4 <ferror@plt+0x3c24>  // b.any
  405aec:	ldr	x0, [sp, #64]
  405af0:	str	x0, [sp, #56]
  405af4:	ldr	x0, [sp, #64]
  405af8:	add	x0, x0, #0x1
  405afc:	ldrsb	w0, [x0]
  405b00:	cmp	w0, #0x0
  405b04:	b.ne	405b14 <ferror@plt+0x3c44>  // b.any
  405b08:	ldr	x0, [sp, #64]
  405b0c:	add	x0, x0, #0x1
  405b10:	str	x0, [sp, #56]
  405b14:	ldr	x0, [sp, #72]
  405b18:	cmp	x0, #0x0
  405b1c:	b.eq	405bb4 <ferror@plt+0x3ce4>  // b.none
  405b20:	ldr	x0, [sp, #56]
  405b24:	cmp	x0, #0x0
  405b28:	b.eq	405bb4 <ferror@plt+0x3ce4>  // b.none
  405b2c:	ldr	x1, [sp, #56]
  405b30:	ldr	x0, [sp, #72]
  405b34:	cmp	x1, x0
  405b38:	b.hi	405b44 <ferror@plt+0x3c74>  // b.pmore
  405b3c:	mov	w0, #0xffffffff            	// #-1
  405b40:	b	405bec <ferror@plt+0x3d1c>
  405b44:	ldr	x1, [sp, #56]
  405b48:	ldr	x0, [sp, #72]
  405b4c:	sub	x0, x1, x0
  405b50:	ldr	x2, [sp, #24]
  405b54:	mov	x1, x0
  405b58:	ldr	x0, [sp, #72]
  405b5c:	blr	x2
  405b60:	str	x0, [sp, #48]
  405b64:	ldr	x0, [sp, #48]
  405b68:	cmp	x0, #0x0
  405b6c:	b.ge	405b78 <ferror@plt+0x3ca8>  // b.tcont
  405b70:	ldr	x0, [sp, #48]
  405b74:	b	405bec <ferror@plt+0x3d1c>
  405b78:	ldr	x0, [sp, #32]
  405b7c:	ldr	x1, [x0]
  405b80:	ldr	x0, [sp, #48]
  405b84:	orr	x1, x1, x0
  405b88:	ldr	x0, [sp, #32]
  405b8c:	str	x1, [x0]
  405b90:	str	xzr, [sp, #72]
  405b94:	ldr	x0, [sp, #56]
  405b98:	cmp	x0, #0x0
  405b9c:	b.eq	405bb8 <ferror@plt+0x3ce8>  // b.none
  405ba0:	ldr	x0, [sp, #56]
  405ba4:	ldrsb	w0, [x0]
  405ba8:	cmp	w0, #0x0
  405bac:	b.eq	405be4 <ferror@plt+0x3d14>  // b.none
  405bb0:	b	405bb8 <ferror@plt+0x3ce8>
  405bb4:	nop
  405bb8:	ldr	x0, [sp, #64]
  405bbc:	add	x0, x0, #0x1
  405bc0:	str	x0, [sp, #64]
  405bc4:	ldr	x0, [sp, #64]
  405bc8:	cmp	x0, #0x0
  405bcc:	b.eq	405be8 <ferror@plt+0x3d18>  // b.none
  405bd0:	ldr	x0, [sp, #64]
  405bd4:	ldrsb	w0, [x0]
  405bd8:	cmp	w0, #0x0
  405bdc:	b.ne	405ac4 <ferror@plt+0x3bf4>  // b.any
  405be0:	b	405be8 <ferror@plt+0x3d18>
  405be4:	nop
  405be8:	mov	w0, #0x0                   	// #0
  405bec:	ldp	x29, x30, [sp], #80
  405bf0:	ret
  405bf4:	stp	x29, x30, [sp, #-64]!
  405bf8:	mov	x29, sp
  405bfc:	str	x0, [sp, #40]
  405c00:	str	x1, [sp, #32]
  405c04:	str	x2, [sp, #24]
  405c08:	str	w3, [sp, #20]
  405c0c:	str	xzr, [sp, #56]
  405c10:	ldr	x0, [sp, #40]
  405c14:	cmp	x0, #0x0
  405c18:	b.ne	405c24 <ferror@plt+0x3d54>  // b.any
  405c1c:	mov	w0, #0x0                   	// #0
  405c20:	b	405e00 <ferror@plt+0x3f30>
  405c24:	ldr	x0, [sp, #32]
  405c28:	ldr	w1, [sp, #20]
  405c2c:	str	w1, [x0]
  405c30:	ldr	x0, [sp, #32]
  405c34:	ldr	w1, [x0]
  405c38:	ldr	x0, [sp, #24]
  405c3c:	str	w1, [x0]
  405c40:	bl	401e40 <__errno_location@plt>
  405c44:	str	wzr, [x0]
  405c48:	ldr	x0, [sp, #40]
  405c4c:	ldrsb	w0, [x0]
  405c50:	cmp	w0, #0x3a
  405c54:	b.ne	405cc8 <ferror@plt+0x3df8>  // b.any
  405c58:	ldr	x0, [sp, #40]
  405c5c:	add	x0, x0, #0x1
  405c60:	str	x0, [sp, #40]
  405c64:	add	x0, sp, #0x38
  405c68:	mov	w2, #0xa                   	// #10
  405c6c:	mov	x1, x0
  405c70:	ldr	x0, [sp, #40]
  405c74:	bl	401d00 <strtol@plt>
  405c78:	mov	w1, w0
  405c7c:	ldr	x0, [sp, #24]
  405c80:	str	w1, [x0]
  405c84:	bl	401e40 <__errno_location@plt>
  405c88:	ldr	w0, [x0]
  405c8c:	cmp	w0, #0x0
  405c90:	b.ne	405cc0 <ferror@plt+0x3df0>  // b.any
  405c94:	ldr	x0, [sp, #56]
  405c98:	cmp	x0, #0x0
  405c9c:	b.eq	405cc0 <ferror@plt+0x3df0>  // b.none
  405ca0:	ldr	x0, [sp, #56]
  405ca4:	ldrsb	w0, [x0]
  405ca8:	cmp	w0, #0x0
  405cac:	b.ne	405cc0 <ferror@plt+0x3df0>  // b.any
  405cb0:	ldr	x0, [sp, #56]
  405cb4:	ldr	x1, [sp, #40]
  405cb8:	cmp	x1, x0
  405cbc:	b.ne	405dfc <ferror@plt+0x3f2c>  // b.any
  405cc0:	mov	w0, #0xffffffff            	// #-1
  405cc4:	b	405e00 <ferror@plt+0x3f30>
  405cc8:	add	x0, sp, #0x38
  405ccc:	mov	w2, #0xa                   	// #10
  405cd0:	mov	x1, x0
  405cd4:	ldr	x0, [sp, #40]
  405cd8:	bl	401d00 <strtol@plt>
  405cdc:	mov	w1, w0
  405ce0:	ldr	x0, [sp, #32]
  405ce4:	str	w1, [x0]
  405ce8:	ldr	x0, [sp, #32]
  405cec:	ldr	w1, [x0]
  405cf0:	ldr	x0, [sp, #24]
  405cf4:	str	w1, [x0]
  405cf8:	bl	401e40 <__errno_location@plt>
  405cfc:	ldr	w0, [x0]
  405d00:	cmp	w0, #0x0
  405d04:	b.ne	405d24 <ferror@plt+0x3e54>  // b.any
  405d08:	ldr	x0, [sp, #56]
  405d0c:	cmp	x0, #0x0
  405d10:	b.eq	405d24 <ferror@plt+0x3e54>  // b.none
  405d14:	ldr	x0, [sp, #56]
  405d18:	ldr	x1, [sp, #40]
  405d1c:	cmp	x1, x0
  405d20:	b.ne	405d2c <ferror@plt+0x3e5c>  // b.any
  405d24:	mov	w0, #0xffffffff            	// #-1
  405d28:	b	405e00 <ferror@plt+0x3f30>
  405d2c:	ldr	x0, [sp, #56]
  405d30:	ldrsb	w0, [x0]
  405d34:	cmp	w0, #0x3a
  405d38:	b.ne	405d60 <ferror@plt+0x3e90>  // b.any
  405d3c:	ldr	x0, [sp, #56]
  405d40:	add	x0, x0, #0x1
  405d44:	ldrsb	w0, [x0]
  405d48:	cmp	w0, #0x0
  405d4c:	b.ne	405d60 <ferror@plt+0x3e90>  // b.any
  405d50:	ldr	x0, [sp, #24]
  405d54:	ldr	w1, [sp, #20]
  405d58:	str	w1, [x0]
  405d5c:	b	405dfc <ferror@plt+0x3f2c>
  405d60:	ldr	x0, [sp, #56]
  405d64:	ldrsb	w0, [x0]
  405d68:	cmp	w0, #0x2d
  405d6c:	b.eq	405d80 <ferror@plt+0x3eb0>  // b.none
  405d70:	ldr	x0, [sp, #56]
  405d74:	ldrsb	w0, [x0]
  405d78:	cmp	w0, #0x3a
  405d7c:	b.ne	405dfc <ferror@plt+0x3f2c>  // b.any
  405d80:	ldr	x0, [sp, #56]
  405d84:	add	x0, x0, #0x1
  405d88:	str	x0, [sp, #40]
  405d8c:	str	xzr, [sp, #56]
  405d90:	bl	401e40 <__errno_location@plt>
  405d94:	str	wzr, [x0]
  405d98:	add	x0, sp, #0x38
  405d9c:	mov	w2, #0xa                   	// #10
  405da0:	mov	x1, x0
  405da4:	ldr	x0, [sp, #40]
  405da8:	bl	401d00 <strtol@plt>
  405dac:	mov	w1, w0
  405db0:	ldr	x0, [sp, #24]
  405db4:	str	w1, [x0]
  405db8:	bl	401e40 <__errno_location@plt>
  405dbc:	ldr	w0, [x0]
  405dc0:	cmp	w0, #0x0
  405dc4:	b.ne	405df4 <ferror@plt+0x3f24>  // b.any
  405dc8:	ldr	x0, [sp, #56]
  405dcc:	cmp	x0, #0x0
  405dd0:	b.eq	405df4 <ferror@plt+0x3f24>  // b.none
  405dd4:	ldr	x0, [sp, #56]
  405dd8:	ldrsb	w0, [x0]
  405ddc:	cmp	w0, #0x0
  405de0:	b.ne	405df4 <ferror@plt+0x3f24>  // b.any
  405de4:	ldr	x0, [sp, #56]
  405de8:	ldr	x1, [sp, #40]
  405dec:	cmp	x1, x0
  405df0:	b.ne	405dfc <ferror@plt+0x3f2c>  // b.any
  405df4:	mov	w0, #0xffffffff            	// #-1
  405df8:	b	405e00 <ferror@plt+0x3f30>
  405dfc:	mov	w0, #0x0                   	// #0
  405e00:	ldp	x29, x30, [sp], #64
  405e04:	ret
  405e08:	sub	sp, sp, #0x20
  405e0c:	str	x0, [sp, #8]
  405e10:	str	x1, [sp]
  405e14:	ldr	x0, [sp, #8]
  405e18:	str	x0, [sp, #24]
  405e1c:	ldr	x0, [sp]
  405e20:	str	xzr, [x0]
  405e24:	b	405e34 <ferror@plt+0x3f64>
  405e28:	ldr	x0, [sp, #24]
  405e2c:	add	x0, x0, #0x1
  405e30:	str	x0, [sp, #24]
  405e34:	ldr	x0, [sp, #24]
  405e38:	cmp	x0, #0x0
  405e3c:	b.eq	405e64 <ferror@plt+0x3f94>  // b.none
  405e40:	ldr	x0, [sp, #24]
  405e44:	ldrsb	w0, [x0]
  405e48:	cmp	w0, #0x2f
  405e4c:	b.ne	405e64 <ferror@plt+0x3f94>  // b.any
  405e50:	ldr	x0, [sp, #24]
  405e54:	add	x0, x0, #0x1
  405e58:	ldrsb	w0, [x0]
  405e5c:	cmp	w0, #0x2f
  405e60:	b.eq	405e28 <ferror@plt+0x3f58>  // b.none
  405e64:	ldr	x0, [sp, #24]
  405e68:	cmp	x0, #0x0
  405e6c:	b.eq	405e80 <ferror@plt+0x3fb0>  // b.none
  405e70:	ldr	x0, [sp, #24]
  405e74:	ldrsb	w0, [x0]
  405e78:	cmp	w0, #0x0
  405e7c:	b.ne	405e88 <ferror@plt+0x3fb8>  // b.any
  405e80:	mov	x0, #0x0                   	// #0
  405e84:	b	405ee8 <ferror@plt+0x4018>
  405e88:	ldr	x0, [sp]
  405e8c:	mov	x1, #0x1                   	// #1
  405e90:	str	x1, [x0]
  405e94:	ldr	x0, [sp, #24]
  405e98:	add	x0, x0, #0x1
  405e9c:	str	x0, [sp, #16]
  405ea0:	b	405ec4 <ferror@plt+0x3ff4>
  405ea4:	ldr	x0, [sp]
  405ea8:	ldr	x0, [x0]
  405eac:	add	x1, x0, #0x1
  405eb0:	ldr	x0, [sp]
  405eb4:	str	x1, [x0]
  405eb8:	ldr	x0, [sp, #16]
  405ebc:	add	x0, x0, #0x1
  405ec0:	str	x0, [sp, #16]
  405ec4:	ldr	x0, [sp, #16]
  405ec8:	ldrsb	w0, [x0]
  405ecc:	cmp	w0, #0x0
  405ed0:	b.eq	405ee4 <ferror@plt+0x4014>  // b.none
  405ed4:	ldr	x0, [sp, #16]
  405ed8:	ldrsb	w0, [x0]
  405edc:	cmp	w0, #0x2f
  405ee0:	b.ne	405ea4 <ferror@plt+0x3fd4>  // b.any
  405ee4:	ldr	x0, [sp, #24]
  405ee8:	add	sp, sp, #0x20
  405eec:	ret
  405ef0:	stp	x29, x30, [sp, #-64]!
  405ef4:	mov	x29, sp
  405ef8:	str	x0, [sp, #24]
  405efc:	str	x1, [sp, #16]
  405f00:	b	406000 <ferror@plt+0x4130>
  405f04:	add	x0, sp, #0x28
  405f08:	mov	x1, x0
  405f0c:	ldr	x0, [sp, #24]
  405f10:	bl	405e08 <ferror@plt+0x3f38>
  405f14:	str	x0, [sp, #56]
  405f18:	add	x0, sp, #0x20
  405f1c:	mov	x1, x0
  405f20:	ldr	x0, [sp, #16]
  405f24:	bl	405e08 <ferror@plt+0x3f38>
  405f28:	str	x0, [sp, #48]
  405f2c:	ldr	x1, [sp, #40]
  405f30:	ldr	x0, [sp, #32]
  405f34:	add	x0, x1, x0
  405f38:	cmp	x0, #0x0
  405f3c:	b.ne	405f48 <ferror@plt+0x4078>  // b.any
  405f40:	mov	w0, #0x1                   	// #1
  405f44:	b	40601c <ferror@plt+0x414c>
  405f48:	ldr	x1, [sp, #40]
  405f4c:	ldr	x0, [sp, #32]
  405f50:	add	x0, x1, x0
  405f54:	cmp	x0, #0x1
  405f58:	b.ne	405f9c <ferror@plt+0x40cc>  // b.any
  405f5c:	ldr	x0, [sp, #56]
  405f60:	cmp	x0, #0x0
  405f64:	b.eq	405f78 <ferror@plt+0x40a8>  // b.none
  405f68:	ldr	x0, [sp, #56]
  405f6c:	ldrsb	w0, [x0]
  405f70:	cmp	w0, #0x2f
  405f74:	b.eq	405f94 <ferror@plt+0x40c4>  // b.none
  405f78:	ldr	x0, [sp, #48]
  405f7c:	cmp	x0, #0x0
  405f80:	b.eq	405f9c <ferror@plt+0x40cc>  // b.none
  405f84:	ldr	x0, [sp, #48]
  405f88:	ldrsb	w0, [x0]
  405f8c:	cmp	w0, #0x2f
  405f90:	b.ne	405f9c <ferror@plt+0x40cc>  // b.any
  405f94:	mov	w0, #0x1                   	// #1
  405f98:	b	40601c <ferror@plt+0x414c>
  405f9c:	ldr	x0, [sp, #56]
  405fa0:	cmp	x0, #0x0
  405fa4:	b.eq	406018 <ferror@plt+0x4148>  // b.none
  405fa8:	ldr	x0, [sp, #48]
  405fac:	cmp	x0, #0x0
  405fb0:	b.eq	406018 <ferror@plt+0x4148>  // b.none
  405fb4:	ldr	x1, [sp, #40]
  405fb8:	ldr	x0, [sp, #32]
  405fbc:	cmp	x1, x0
  405fc0:	b.ne	406018 <ferror@plt+0x4148>  // b.any
  405fc4:	ldr	x0, [sp, #40]
  405fc8:	mov	x2, x0
  405fcc:	ldr	x1, [sp, #48]
  405fd0:	ldr	x0, [sp, #56]
  405fd4:	bl	401bb0 <strncmp@plt>
  405fd8:	cmp	w0, #0x0
  405fdc:	b.ne	406018 <ferror@plt+0x4148>  // b.any
  405fe0:	ldr	x0, [sp, #40]
  405fe4:	ldr	x1, [sp, #56]
  405fe8:	add	x0, x1, x0
  405fec:	str	x0, [sp, #24]
  405ff0:	ldr	x0, [sp, #32]
  405ff4:	ldr	x1, [sp, #48]
  405ff8:	add	x0, x1, x0
  405ffc:	str	x0, [sp, #16]
  406000:	ldr	x0, [sp, #24]
  406004:	cmp	x0, #0x0
  406008:	b.eq	406018 <ferror@plt+0x4148>  // b.none
  40600c:	ldr	x0, [sp, #16]
  406010:	cmp	x0, #0x0
  406014:	b.ne	405f04 <ferror@plt+0x4034>  // b.any
  406018:	mov	w0, #0x0                   	// #0
  40601c:	ldp	x29, x30, [sp], #64
  406020:	ret
  406024:	stp	x29, x30, [sp, #-64]!
  406028:	mov	x29, sp
  40602c:	str	x0, [sp, #40]
  406030:	str	x1, [sp, #32]
  406034:	str	x2, [sp, #24]
  406038:	ldr	x0, [sp, #40]
  40603c:	cmp	x0, #0x0
  406040:	b.ne	406060 <ferror@plt+0x4190>  // b.any
  406044:	ldr	x0, [sp, #32]
  406048:	cmp	x0, #0x0
  40604c:	b.ne	406060 <ferror@plt+0x4190>  // b.any
  406050:	adrp	x0, 407000 <ferror@plt+0x5130>
  406054:	add	x0, x0, #0xd68
  406058:	bl	401c30 <strdup@plt>
  40605c:	b	406184 <ferror@plt+0x42b4>
  406060:	ldr	x0, [sp, #40]
  406064:	cmp	x0, #0x0
  406068:	b.ne	40607c <ferror@plt+0x41ac>  // b.any
  40606c:	ldr	x1, [sp, #24]
  406070:	ldr	x0, [sp, #32]
  406074:	bl	401d60 <strndup@plt>
  406078:	b	406184 <ferror@plt+0x42b4>
  40607c:	ldr	x0, [sp, #32]
  406080:	cmp	x0, #0x0
  406084:	b.ne	406094 <ferror@plt+0x41c4>  // b.any
  406088:	ldr	x0, [sp, #40]
  40608c:	bl	401c30 <strdup@plt>
  406090:	b	406184 <ferror@plt+0x42b4>
  406094:	ldr	x0, [sp, #40]
  406098:	cmp	x0, #0x0
  40609c:	b.ne	4060c0 <ferror@plt+0x41f0>  // b.any
  4060a0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4060a4:	add	x3, x0, #0xdc8
  4060a8:	mov	w2, #0x383                 	// #899
  4060ac:	adrp	x0, 407000 <ferror@plt+0x5130>
  4060b0:	add	x1, x0, #0xd70
  4060b4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4060b8:	add	x0, x0, #0xd80
  4060bc:	bl	401e30 <__assert_fail@plt>
  4060c0:	ldr	x0, [sp, #32]
  4060c4:	cmp	x0, #0x0
  4060c8:	b.ne	4060ec <ferror@plt+0x421c>  // b.any
  4060cc:	adrp	x0, 407000 <ferror@plt+0x5130>
  4060d0:	add	x3, x0, #0xdc8
  4060d4:	mov	w2, #0x384                 	// #900
  4060d8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4060dc:	add	x1, x0, #0xd70
  4060e0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4060e4:	add	x0, x0, #0xd88
  4060e8:	bl	401e30 <__assert_fail@plt>
  4060ec:	ldr	x0, [sp, #40]
  4060f0:	bl	401a00 <strlen@plt>
  4060f4:	str	x0, [sp, #56]
  4060f8:	ldr	x0, [sp, #56]
  4060fc:	mvn	x0, x0
  406100:	ldr	x1, [sp, #24]
  406104:	cmp	x1, x0
  406108:	b.ls	406114 <ferror@plt+0x4244>  // b.plast
  40610c:	mov	x0, #0x0                   	// #0
  406110:	b	406184 <ferror@plt+0x42b4>
  406114:	ldr	x1, [sp, #56]
  406118:	ldr	x0, [sp, #24]
  40611c:	add	x0, x1, x0
  406120:	add	x0, x0, #0x1
  406124:	bl	401b80 <malloc@plt>
  406128:	str	x0, [sp, #48]
  40612c:	ldr	x0, [sp, #48]
  406130:	cmp	x0, #0x0
  406134:	b.ne	406140 <ferror@plt+0x4270>  // b.any
  406138:	mov	x0, #0x0                   	// #0
  40613c:	b	406184 <ferror@plt+0x42b4>
  406140:	ldr	x2, [sp, #56]
  406144:	ldr	x1, [sp, #40]
  406148:	ldr	x0, [sp, #48]
  40614c:	bl	4019c0 <memcpy@plt>
  406150:	ldr	x1, [sp, #48]
  406154:	ldr	x0, [sp, #56]
  406158:	add	x0, x1, x0
  40615c:	ldr	x2, [sp, #24]
  406160:	ldr	x1, [sp, #32]
  406164:	bl	4019c0 <memcpy@plt>
  406168:	ldr	x1, [sp, #56]
  40616c:	ldr	x0, [sp, #24]
  406170:	add	x0, x1, x0
  406174:	ldr	x1, [sp, #48]
  406178:	add	x0, x1, x0
  40617c:	strb	wzr, [x0]
  406180:	ldr	x0, [sp, #48]
  406184:	ldp	x29, x30, [sp], #64
  406188:	ret
  40618c:	stp	x29, x30, [sp, #-32]!
  406190:	mov	x29, sp
  406194:	str	x0, [sp, #24]
  406198:	str	x1, [sp, #16]
  40619c:	ldr	x0, [sp, #16]
  4061a0:	cmp	x0, #0x0
  4061a4:	b.eq	4061b4 <ferror@plt+0x42e4>  // b.none
  4061a8:	ldr	x0, [sp, #16]
  4061ac:	bl	401a00 <strlen@plt>
  4061b0:	b	4061b8 <ferror@plt+0x42e8>
  4061b4:	mov	x0, #0x0                   	// #0
  4061b8:	mov	x2, x0
  4061bc:	ldr	x1, [sp, #16]
  4061c0:	ldr	x0, [sp, #24]
  4061c4:	bl	406024 <ferror@plt+0x4154>
  4061c8:	ldp	x29, x30, [sp], #32
  4061cc:	ret
  4061d0:	stp	x29, x30, [sp, #-304]!
  4061d4:	mov	x29, sp
  4061d8:	str	x0, [sp, #56]
  4061dc:	str	x1, [sp, #48]
  4061e0:	str	x2, [sp, #256]
  4061e4:	str	x3, [sp, #264]
  4061e8:	str	x4, [sp, #272]
  4061ec:	str	x5, [sp, #280]
  4061f0:	str	x6, [sp, #288]
  4061f4:	str	x7, [sp, #296]
  4061f8:	str	q0, [sp, #128]
  4061fc:	str	q1, [sp, #144]
  406200:	str	q2, [sp, #160]
  406204:	str	q3, [sp, #176]
  406208:	str	q4, [sp, #192]
  40620c:	str	q5, [sp, #208]
  406210:	str	q6, [sp, #224]
  406214:	str	q7, [sp, #240]
  406218:	add	x0, sp, #0x130
  40621c:	str	x0, [sp, #80]
  406220:	add	x0, sp, #0x130
  406224:	str	x0, [sp, #88]
  406228:	add	x0, sp, #0x100
  40622c:	str	x0, [sp, #96]
  406230:	mov	w0, #0xffffffd0            	// #-48
  406234:	str	w0, [sp, #104]
  406238:	mov	w0, #0xffffff80            	// #-128
  40623c:	str	w0, [sp, #108]
  406240:	add	x2, sp, #0x10
  406244:	add	x3, sp, #0x50
  406248:	ldp	x0, x1, [x3]
  40624c:	stp	x0, x1, [x2]
  406250:	ldp	x0, x1, [x3, #16]
  406254:	stp	x0, x1, [x2, #16]
  406258:	add	x1, sp, #0x10
  40625c:	add	x0, sp, #0x48
  406260:	mov	x2, x1
  406264:	ldr	x1, [sp, #48]
  406268:	bl	401d50 <vasprintf@plt>
  40626c:	str	w0, [sp, #124]
  406270:	ldr	w0, [sp, #124]
  406274:	cmp	w0, #0x0
  406278:	b.ge	406284 <ferror@plt+0x43b4>  // b.tcont
  40627c:	mov	x0, #0x0                   	// #0
  406280:	b	4062ac <ferror@plt+0x43dc>
  406284:	ldr	x0, [sp, #72]
  406288:	ldrsw	x1, [sp, #124]
  40628c:	mov	x2, x1
  406290:	mov	x1, x0
  406294:	ldr	x0, [sp, #56]
  406298:	bl	406024 <ferror@plt+0x4154>
  40629c:	str	x0, [sp, #112]
  4062a0:	ldr	x0, [sp, #72]
  4062a4:	bl	401d20 <free@plt>
  4062a8:	ldr	x0, [sp, #112]
  4062ac:	ldp	x29, x30, [sp], #304
  4062b0:	ret
  4062b4:	stp	x29, x30, [sp, #-48]!
  4062b8:	mov	x29, sp
  4062bc:	str	x0, [sp, #24]
  4062c0:	str	x1, [sp, #16]
  4062c4:	str	wzr, [sp, #44]
  4062c8:	str	wzr, [sp, #40]
  4062cc:	b	406338 <ferror@plt+0x4468>
  4062d0:	ldr	w0, [sp, #44]
  4062d4:	cmp	w0, #0x0
  4062d8:	b.eq	4062e4 <ferror@plt+0x4414>  // b.none
  4062dc:	str	wzr, [sp, #44]
  4062e0:	b	40632c <ferror@plt+0x445c>
  4062e4:	ldrsw	x0, [sp, #40]
  4062e8:	ldr	x1, [sp, #24]
  4062ec:	add	x0, x1, x0
  4062f0:	ldrsb	w0, [x0]
  4062f4:	cmp	w0, #0x5c
  4062f8:	b.ne	406308 <ferror@plt+0x4438>  // b.any
  4062fc:	mov	w0, #0x1                   	// #1
  406300:	str	w0, [sp, #44]
  406304:	b	40632c <ferror@plt+0x445c>
  406308:	ldrsw	x0, [sp, #40]
  40630c:	ldr	x1, [sp, #24]
  406310:	add	x0, x1, x0
  406314:	ldrsb	w0, [x0]
  406318:	mov	w1, w0
  40631c:	ldr	x0, [sp, #16]
  406320:	bl	401d80 <strchr@plt>
  406324:	cmp	x0, #0x0
  406328:	b.ne	406354 <ferror@plt+0x4484>  // b.any
  40632c:	ldr	w0, [sp, #40]
  406330:	add	w0, w0, #0x1
  406334:	str	w0, [sp, #40]
  406338:	ldrsw	x0, [sp, #40]
  40633c:	ldr	x1, [sp, #24]
  406340:	add	x0, x1, x0
  406344:	ldrsb	w0, [x0]
  406348:	cmp	w0, #0x0
  40634c:	b.ne	4062d0 <ferror@plt+0x4400>  // b.any
  406350:	b	406358 <ferror@plt+0x4488>
  406354:	nop
  406358:	ldr	w1, [sp, #40]
  40635c:	ldr	w0, [sp, #44]
  406360:	sub	w0, w1, w0
  406364:	sxtw	x0, w0
  406368:	ldp	x29, x30, [sp], #48
  40636c:	ret
  406370:	stp	x29, x30, [sp, #-64]!
  406374:	mov	x29, sp
  406378:	str	x0, [sp, #40]
  40637c:	str	x1, [sp, #32]
  406380:	str	x2, [sp, #24]
  406384:	str	w3, [sp, #20]
  406388:	ldr	x0, [sp, #40]
  40638c:	ldr	x0, [x0]
  406390:	str	x0, [sp, #56]
  406394:	ldr	x0, [sp, #56]
  406398:	ldrsb	w0, [x0]
  40639c:	cmp	w0, #0x0
  4063a0:	b.ne	4063e0 <ferror@plt+0x4510>  // b.any
  4063a4:	ldr	x0, [sp, #40]
  4063a8:	ldr	x0, [x0]
  4063ac:	ldrsb	w0, [x0]
  4063b0:	cmp	w0, #0x0
  4063b4:	b.eq	4063d8 <ferror@plt+0x4508>  // b.none
  4063b8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4063bc:	add	x3, x0, #0xdd8
  4063c0:	mov	w2, #0x3c6                 	// #966
  4063c4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4063c8:	add	x1, x0, #0xd70
  4063cc:	adrp	x0, 407000 <ferror@plt+0x5130>
  4063d0:	add	x0, x0, #0xd90
  4063d4:	bl	401e30 <__assert_fail@plt>
  4063d8:	mov	x0, #0x0                   	// #0
  4063dc:	b	406610 <ferror@plt+0x4740>
  4063e0:	ldr	x1, [sp, #24]
  4063e4:	ldr	x0, [sp, #56]
  4063e8:	bl	401d70 <strspn@plt>
  4063ec:	mov	x1, x0
  4063f0:	ldr	x0, [sp, #56]
  4063f4:	add	x0, x0, x1
  4063f8:	str	x0, [sp, #56]
  4063fc:	ldr	x0, [sp, #56]
  406400:	ldrsb	w0, [x0]
  406404:	cmp	w0, #0x0
  406408:	b.ne	406420 <ferror@plt+0x4550>  // b.any
  40640c:	ldr	x0, [sp, #40]
  406410:	ldr	x1, [sp, #56]
  406414:	str	x1, [x0]
  406418:	mov	x0, #0x0                   	// #0
  40641c:	b	406610 <ferror@plt+0x4740>
  406420:	ldr	w0, [sp, #20]
  406424:	cmp	w0, #0x0
  406428:	b.eq	406544 <ferror@plt+0x4674>  // b.none
  40642c:	ldr	x0, [sp, #56]
  406430:	ldrsb	w0, [x0]
  406434:	mov	w1, w0
  406438:	adrp	x0, 407000 <ferror@plt+0x5130>
  40643c:	add	x0, x0, #0xda0
  406440:	bl	401d80 <strchr@plt>
  406444:	cmp	x0, #0x0
  406448:	b.eq	406544 <ferror@plt+0x4674>  // b.none
  40644c:	ldr	x0, [sp, #56]
  406450:	ldrsb	w0, [x0]
  406454:	strb	w0, [sp, #48]
  406458:	strb	wzr, [sp, #49]
  40645c:	ldr	x0, [sp, #56]
  406460:	add	x0, x0, #0x1
  406464:	add	x1, sp, #0x30
  406468:	bl	4062b4 <ferror@plt+0x43e4>
  40646c:	mov	x1, x0
  406470:	ldr	x0, [sp, #32]
  406474:	str	x1, [x0]
  406478:	ldr	x0, [sp, #32]
  40647c:	ldr	x0, [x0]
  406480:	add	x0, x0, #0x1
  406484:	ldr	x1, [sp, #56]
  406488:	add	x0, x1, x0
  40648c:	ldrsb	w0, [x0]
  406490:	cmp	w0, #0x0
  406494:	b.eq	406508 <ferror@plt+0x4638>  // b.none
  406498:	ldr	x0, [sp, #32]
  40649c:	ldr	x0, [x0]
  4064a0:	add	x0, x0, #0x1
  4064a4:	ldr	x1, [sp, #56]
  4064a8:	add	x0, x1, x0
  4064ac:	ldrsb	w1, [x0]
  4064b0:	ldrsb	w0, [sp, #48]
  4064b4:	cmp	w1, w0
  4064b8:	b.ne	406508 <ferror@plt+0x4638>  // b.any
  4064bc:	ldr	x0, [sp, #32]
  4064c0:	ldr	x0, [x0]
  4064c4:	add	x0, x0, #0x2
  4064c8:	ldr	x1, [sp, #56]
  4064cc:	add	x0, x1, x0
  4064d0:	ldrsb	w0, [x0]
  4064d4:	cmp	w0, #0x0
  4064d8:	b.eq	40651c <ferror@plt+0x464c>  // b.none
  4064dc:	ldr	x0, [sp, #32]
  4064e0:	ldr	x0, [x0]
  4064e4:	add	x0, x0, #0x2
  4064e8:	ldr	x1, [sp, #56]
  4064ec:	add	x0, x1, x0
  4064f0:	ldrsb	w0, [x0]
  4064f4:	mov	w1, w0
  4064f8:	ldr	x0, [sp, #24]
  4064fc:	bl	401d80 <strchr@plt>
  406500:	cmp	x0, #0x0
  406504:	b.ne	40651c <ferror@plt+0x464c>  // b.any
  406508:	ldr	x0, [sp, #40]
  40650c:	ldr	x1, [sp, #56]
  406510:	str	x1, [x0]
  406514:	mov	x0, #0x0                   	// #0
  406518:	b	406610 <ferror@plt+0x4740>
  40651c:	ldr	x0, [sp, #56]
  406520:	add	x1, x0, #0x1
  406524:	str	x1, [sp, #56]
  406528:	ldr	x1, [sp, #32]
  40652c:	ldr	x1, [x1]
  406530:	add	x1, x1, #0x2
  406534:	add	x1, x0, x1
  406538:	ldr	x0, [sp, #40]
  40653c:	str	x1, [x0]
  406540:	b	40660c <ferror@plt+0x473c>
  406544:	ldr	w0, [sp, #20]
  406548:	cmp	w0, #0x0
  40654c:	b.eq	4065dc <ferror@plt+0x470c>  // b.none
  406550:	ldr	x1, [sp, #24]
  406554:	ldr	x0, [sp, #56]
  406558:	bl	4062b4 <ferror@plt+0x43e4>
  40655c:	mov	x1, x0
  406560:	ldr	x0, [sp, #32]
  406564:	str	x1, [x0]
  406568:	ldr	x0, [sp, #32]
  40656c:	ldr	x0, [x0]
  406570:	ldr	x1, [sp, #56]
  406574:	add	x0, x1, x0
  406578:	ldrsb	w0, [x0]
  40657c:	cmp	w0, #0x0
  406580:	b.eq	4065c0 <ferror@plt+0x46f0>  // b.none
  406584:	ldr	x0, [sp, #32]
  406588:	ldr	x0, [x0]
  40658c:	ldr	x1, [sp, #56]
  406590:	add	x0, x1, x0
  406594:	ldrsb	w0, [x0]
  406598:	mov	w1, w0
  40659c:	ldr	x0, [sp, #24]
  4065a0:	bl	401d80 <strchr@plt>
  4065a4:	cmp	x0, #0x0
  4065a8:	b.ne	4065c0 <ferror@plt+0x46f0>  // b.any
  4065ac:	ldr	x0, [sp, #40]
  4065b0:	ldr	x1, [sp, #56]
  4065b4:	str	x1, [x0]
  4065b8:	mov	x0, #0x0                   	// #0
  4065bc:	b	406610 <ferror@plt+0x4740>
  4065c0:	ldr	x0, [sp, #32]
  4065c4:	ldr	x0, [x0]
  4065c8:	ldr	x1, [sp, #56]
  4065cc:	add	x1, x1, x0
  4065d0:	ldr	x0, [sp, #40]
  4065d4:	str	x1, [x0]
  4065d8:	b	40660c <ferror@plt+0x473c>
  4065dc:	ldr	x1, [sp, #24]
  4065e0:	ldr	x0, [sp, #56]
  4065e4:	bl	401e10 <strcspn@plt>
  4065e8:	mov	x1, x0
  4065ec:	ldr	x0, [sp, #32]
  4065f0:	str	x1, [x0]
  4065f4:	ldr	x0, [sp, #32]
  4065f8:	ldr	x0, [x0]
  4065fc:	ldr	x1, [sp, #56]
  406600:	add	x1, x1, x0
  406604:	ldr	x0, [sp, #40]
  406608:	str	x1, [x0]
  40660c:	ldr	x0, [sp, #56]
  406610:	ldp	x29, x30, [sp], #64
  406614:	ret
  406618:	stp	x29, x30, [sp, #-48]!
  40661c:	mov	x29, sp
  406620:	str	x0, [sp, #24]
  406624:	ldr	x0, [sp, #24]
  406628:	bl	401bf0 <fgetc@plt>
  40662c:	str	w0, [sp, #44]
  406630:	ldr	w0, [sp, #44]
  406634:	cmn	w0, #0x1
  406638:	b.ne	406644 <ferror@plt+0x4774>  // b.any
  40663c:	mov	w0, #0x1                   	// #1
  406640:	b	406654 <ferror@plt+0x4784>
  406644:	ldr	w0, [sp, #44]
  406648:	cmp	w0, #0xa
  40664c:	b.ne	406624 <ferror@plt+0x4754>  // b.any
  406650:	mov	w0, #0x0                   	// #0
  406654:	ldp	x29, x30, [sp], #48
  406658:	ret
  40665c:	stp	x29, x30, [sp, #-48]!
  406660:	mov	x29, sp
  406664:	str	x0, [sp, #24]
  406668:	ldr	x0, [sp, #24]
  40666c:	bl	401b80 <malloc@plt>
  406670:	str	x0, [sp, #40]
  406674:	ldr	x0, [sp, #40]
  406678:	cmp	x0, #0x0
  40667c:	b.ne	4066a0 <ferror@plt+0x47d0>  // b.any
  406680:	ldr	x0, [sp, #24]
  406684:	cmp	x0, #0x0
  406688:	b.eq	4066a0 <ferror@plt+0x47d0>  // b.none
  40668c:	ldr	x2, [sp, #24]
  406690:	adrp	x0, 407000 <ferror@plt+0x5130>
  406694:	add	x1, x0, #0xde0
  406698:	mov	w0, #0x1                   	// #1
  40669c:	bl	401eb0 <err@plt>
  4066a0:	ldr	x0, [sp, #40]
  4066a4:	ldp	x29, x30, [sp], #48
  4066a8:	ret
  4066ac:	stp	x29, x30, [sp, #-48]!
  4066b0:	mov	x29, sp
  4066b4:	str	x0, [sp, #24]
  4066b8:	ldr	x0, [sp, #24]
  4066bc:	cmp	x0, #0x0
  4066c0:	b.ne	4066e4 <ferror@plt+0x4814>  // b.any
  4066c4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4066c8:	add	x3, x0, #0xe60
  4066cc:	mov	w2, #0x4a                  	// #74
  4066d0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4066d4:	add	x1, x0, #0xe00
  4066d8:	adrp	x0, 407000 <ferror@plt+0x5130>
  4066dc:	add	x0, x0, #0xe18
  4066e0:	bl	401e30 <__assert_fail@plt>
  4066e4:	ldr	x0, [sp, #24]
  4066e8:	bl	401c30 <strdup@plt>
  4066ec:	str	x0, [sp, #40]
  4066f0:	ldr	x0, [sp, #40]
  4066f4:	cmp	x0, #0x0
  4066f8:	b.ne	40670c <ferror@plt+0x483c>  // b.any
  4066fc:	adrp	x0, 407000 <ferror@plt+0x5130>
  406700:	add	x1, x0, #0xe20
  406704:	mov	w0, #0x1                   	// #1
  406708:	bl	401eb0 <err@plt>
  40670c:	ldr	x0, [sp, #40]
  406710:	ldp	x29, x30, [sp], #48
  406714:	ret
  406718:	stp	x29, x30, [sp, #-64]!
  40671c:	mov	x29, sp
  406720:	str	x19, [sp, #16]
  406724:	adrp	x0, 407000 <ferror@plt+0x5130>
  406728:	add	x0, x0, #0xe38
  40672c:	bl	401e50 <getenv@plt>
  406730:	str	x0, [sp, #56]
  406734:	ldr	x0, [sp, #56]
  406738:	cmp	x0, #0x0
  40673c:	b.ne	40674c <ferror@plt+0x487c>  // b.any
  406740:	adrp	x0, 407000 <ferror@plt+0x5130>
  406744:	add	x0, x0, #0xe40
  406748:	str	x0, [sp, #56]
  40674c:	ldr	x0, [sp, #56]
  406750:	bl	4066ac <ferror@plt+0x47dc>
  406754:	str	x0, [sp, #48]
  406758:	ldr	x0, [sp, #48]
  40675c:	bl	401c10 <__xpg_basename@plt>
  406760:	str	x0, [sp, #40]
  406764:	ldr	x0, [sp, #40]
  406768:	bl	401a00 <strlen@plt>
  40676c:	add	x0, x0, #0x2
  406770:	bl	40665c <ferror@plt+0x478c>
  406774:	str	x0, [sp, #32]
  406778:	ldr	x0, [sp, #32]
  40677c:	mov	w1, #0x2d                  	// #45
  406780:	strb	w1, [x0]
  406784:	ldr	x0, [sp, #32]
  406788:	add	x0, x0, #0x1
  40678c:	ldr	x1, [sp, #40]
  406790:	bl	401db0 <strcpy@plt>
  406794:	mov	x2, #0x0                   	// #0
  406798:	ldr	x1, [sp, #32]
  40679c:	ldr	x0, [sp, #56]
  4067a0:	bl	401a60 <execl@plt>
  4067a4:	bl	401e40 <__errno_location@plt>
  4067a8:	ldr	w0, [x0]
  4067ac:	cmp	w0, #0x2
  4067b0:	b.ne	4067bc <ferror@plt+0x48ec>  // b.any
  4067b4:	mov	w19, #0x7f                  	// #127
  4067b8:	b	4067c0 <ferror@plt+0x48f0>
  4067bc:	mov	w19, #0x7e                  	// #126
  4067c0:	adrp	x0, 407000 <ferror@plt+0x5130>
  4067c4:	add	x0, x0, #0xe48
  4067c8:	bl	401e90 <gettext@plt>
  4067cc:	ldr	x2, [sp, #56]
  4067d0:	mov	x1, x0
  4067d4:	mov	w0, w19
  4067d8:	bl	401eb0 <err@plt>
  4067dc:	stp	x29, x30, [sp, #-48]!
  4067e0:	mov	x29, sp
  4067e4:	str	x0, [sp, #24]
  4067e8:	str	wzr, [sp, #44]
  4067ec:	str	xzr, [sp, #32]
  4067f0:	mov	x2, #0x4                   	// #4
  4067f4:	adrp	x0, 407000 <ferror@plt+0x5130>
  4067f8:	add	x1, x0, #0xf78
  4067fc:	ldr	x0, [sp, #24]
  406800:	bl	401d30 <strncasecmp@plt>
  406804:	cmp	w0, #0x0
  406808:	b.ne	40681c <ferror@plt+0x494c>  // b.any
  40680c:	ldr	x0, [sp, #24]
  406810:	add	x0, x0, #0x4
  406814:	str	x0, [sp, #24]
  406818:	b	40684c <ferror@plt+0x497c>
  40681c:	mov	x2, #0x4                   	// #4
  406820:	adrp	x0, 407000 <ferror@plt+0x5130>
  406824:	add	x1, x0, #0xf80
  406828:	ldr	x0, [sp, #24]
  40682c:	bl	401d30 <strncasecmp@plt>
  406830:	cmp	w0, #0x0
  406834:	b.ne	40684c <ferror@plt+0x497c>  // b.any
  406838:	ldr	x0, [sp, #24]
  40683c:	add	x0, x0, #0x4
  406840:	str	x0, [sp, #24]
  406844:	mov	w0, #0x1                   	// #1
  406848:	str	w0, [sp, #44]
  40684c:	bl	401cf0 <__ctype_b_loc@plt>
  406850:	ldr	x1, [x0]
  406854:	ldr	x0, [sp, #24]
  406858:	ldrsb	w0, [x0]
  40685c:	sxtb	x0, w0
  406860:	lsl	x0, x0, #1
  406864:	add	x0, x1, x0
  406868:	ldrh	w0, [x0]
  40686c:	and	w0, w0, #0x800
  406870:	cmp	w0, #0x0
  406874:	b.ne	406880 <ferror@plt+0x49b0>  // b.any
  406878:	mov	w0, #0xffffffff            	// #-1
  40687c:	b	406948 <ferror@plt+0x4a78>
  406880:	bl	401e40 <__errno_location@plt>
  406884:	str	wzr, [x0]
  406888:	add	x0, sp, #0x20
  40688c:	mov	w2, #0xa                   	// #10
  406890:	mov	x1, x0
  406894:	ldr	x0, [sp, #24]
  406898:	bl	401d00 <strtol@plt>
  40689c:	str	w0, [sp, #40]
  4068a0:	ldr	x0, [sp, #32]
  4068a4:	cmp	x0, #0x0
  4068a8:	b.eq	4068d8 <ferror@plt+0x4a08>  // b.none
  4068ac:	ldr	x0, [sp, #32]
  4068b0:	ldr	x1, [sp, #24]
  4068b4:	cmp	x1, x0
  4068b8:	b.eq	4068d8 <ferror@plt+0x4a08>  // b.none
  4068bc:	bl	401e40 <__errno_location@plt>
  4068c0:	ldr	w0, [x0]
  4068c4:	cmp	w0, #0x0
  4068c8:	b.ne	4068d8 <ferror@plt+0x4a08>  // b.any
  4068cc:	ldr	w0, [sp, #40]
  4068d0:	cmp	w0, #0x0
  4068d4:	b.ge	4068e0 <ferror@plt+0x4a10>  // b.tcont
  4068d8:	mov	w0, #0xffffffff            	// #-1
  4068dc:	b	406948 <ferror@plt+0x4a78>
  4068e0:	ldr	w0, [sp, #44]
  4068e4:	cmp	w0, #0x0
  4068e8:	b.eq	406900 <ferror@plt+0x4a30>  // b.none
  4068ec:	bl	401a50 <__libc_current_sigrtmax@plt>
  4068f0:	mov	w1, w0
  4068f4:	ldr	w0, [sp, #40]
  4068f8:	sub	w0, w1, w0
  4068fc:	b	406910 <ferror@plt+0x4a40>
  406900:	bl	401bd0 <__libc_current_sigrtmin@plt>
  406904:	mov	w1, w0
  406908:	ldr	w0, [sp, #40]
  40690c:	add	w0, w1, w0
  406910:	str	w0, [sp, #40]
  406914:	bl	401bd0 <__libc_current_sigrtmin@plt>
  406918:	mov	w1, w0
  40691c:	ldr	w0, [sp, #40]
  406920:	cmp	w0, w1
  406924:	b.lt	40693c <ferror@plt+0x4a6c>  // b.tstop
  406928:	bl	401a50 <__libc_current_sigrtmax@plt>
  40692c:	mov	w1, w0
  406930:	ldr	w0, [sp, #40]
  406934:	cmp	w0, w1
  406938:	b.le	406944 <ferror@plt+0x4a74>
  40693c:	mov	w0, #0xffffffff            	// #-1
  406940:	b	406948 <ferror@plt+0x4a78>
  406944:	ldr	w0, [sp, #40]
  406948:	ldp	x29, x30, [sp], #48
  40694c:	ret
  406950:	stp	x29, x30, [sp, #-48]!
  406954:	mov	x29, sp
  406958:	str	x0, [sp, #24]
  40695c:	mov	x2, #0x3                   	// #3
  406960:	adrp	x0, 407000 <ferror@plt+0x5130>
  406964:	add	x1, x0, #0xf88
  406968:	ldr	x0, [sp, #24]
  40696c:	bl	401d30 <strncasecmp@plt>
  406970:	cmp	w0, #0x0
  406974:	b.ne	406984 <ferror@plt+0x4ab4>  // b.any
  406978:	ldr	x0, [sp, #24]
  40697c:	add	x0, x0, #0x3
  406980:	str	x0, [sp, #24]
  406984:	mov	x2, #0x2                   	// #2
  406988:	adrp	x0, 407000 <ferror@plt+0x5130>
  40698c:	add	x1, x0, #0xf90
  406990:	ldr	x0, [sp, #24]
  406994:	bl	401d30 <strncasecmp@plt>
  406998:	cmp	w0, #0x0
  40699c:	b.ne	4069b0 <ferror@plt+0x4ae0>  // b.any
  4069a0:	ldr	x0, [sp, #24]
  4069a4:	add	x0, x0, #0x2
  4069a8:	bl	4067dc <ferror@plt+0x490c>
  4069ac:	b	406a18 <ferror@plt+0x4b48>
  4069b0:	str	xzr, [sp, #40]
  4069b4:	b	406a08 <ferror@plt+0x4b38>
  4069b8:	adrp	x0, 418000 <ferror@plt+0x16130>
  4069bc:	add	x1, x0, #0xbd8
  4069c0:	ldr	x0, [sp, #40]
  4069c4:	lsl	x0, x0, #4
  4069c8:	add	x0, x1, x0
  4069cc:	ldr	x0, [x0]
  4069d0:	ldr	x1, [sp, #24]
  4069d4:	bl	401c20 <strcasecmp@plt>
  4069d8:	cmp	w0, #0x0
  4069dc:	b.ne	4069fc <ferror@plt+0x4b2c>  // b.any
  4069e0:	adrp	x0, 418000 <ferror@plt+0x16130>
  4069e4:	add	x1, x0, #0xbd8
  4069e8:	ldr	x0, [sp, #40]
  4069ec:	lsl	x0, x0, #4
  4069f0:	add	x0, x1, x0
  4069f4:	ldr	w0, [x0, #8]
  4069f8:	b	406a18 <ferror@plt+0x4b48>
  4069fc:	ldr	x0, [sp, #40]
  406a00:	add	x0, x0, #0x1
  406a04:	str	x0, [sp, #40]
  406a08:	ldr	x0, [sp, #40]
  406a0c:	cmp	x0, #0x21
  406a10:	b.ls	4069b8 <ferror@plt+0x4ae8>  // b.plast
  406a14:	mov	w0, #0xffffffff            	// #-1
  406a18:	ldp	x29, x30, [sp], #48
  406a1c:	ret
  406a20:	sub	sp, sp, #0x20
  406a24:	str	w0, [sp, #12]
  406a28:	str	xzr, [sp, #24]
  406a2c:	b	406a7c <ferror@plt+0x4bac>
  406a30:	adrp	x0, 418000 <ferror@plt+0x16130>
  406a34:	add	x1, x0, #0xbd8
  406a38:	ldr	x0, [sp, #24]
  406a3c:	lsl	x0, x0, #4
  406a40:	add	x0, x1, x0
  406a44:	ldr	w0, [x0, #8]
  406a48:	ldr	w1, [sp, #12]
  406a4c:	cmp	w1, w0
  406a50:	b.ne	406a70 <ferror@plt+0x4ba0>  // b.any
  406a54:	adrp	x0, 418000 <ferror@plt+0x16130>
  406a58:	add	x1, x0, #0xbd8
  406a5c:	ldr	x0, [sp, #24]
  406a60:	lsl	x0, x0, #4
  406a64:	add	x0, x1, x0
  406a68:	ldr	x0, [x0]
  406a6c:	b	406a8c <ferror@plt+0x4bbc>
  406a70:	ldr	x0, [sp, #24]
  406a74:	add	x0, x0, #0x1
  406a78:	str	x0, [sp, #24]
  406a7c:	ldr	x0, [sp, #24]
  406a80:	cmp	x0, #0x21
  406a84:	b.ls	406a30 <ferror@plt+0x4b60>  // b.plast
  406a88:	mov	x0, #0x0                   	// #0
  406a8c:	add	sp, sp, #0x20
  406a90:	ret
  406a94:	sub	sp, sp, #0x20
  406a98:	str	x0, [sp, #24]
  406a9c:	str	x1, [sp, #16]
  406aa0:	str	x2, [sp, #8]
  406aa4:	ldr	x0, [sp, #24]
  406aa8:	cmp	x0, #0x21
  406aac:	b.ls	406ab8 <ferror@plt+0x4be8>  // b.plast
  406ab0:	mov	w0, #0xffffffff            	// #-1
  406ab4:	b	406b14 <ferror@plt+0x4c44>
  406ab8:	ldr	x0, [sp, #16]
  406abc:	cmp	x0, #0x0
  406ac0:	b.eq	406ae4 <ferror@plt+0x4c14>  // b.none
  406ac4:	adrp	x0, 418000 <ferror@plt+0x16130>
  406ac8:	add	x1, x0, #0xbd8
  406acc:	ldr	x0, [sp, #24]
  406ad0:	lsl	x0, x0, #4
  406ad4:	add	x0, x1, x0
  406ad8:	ldr	x1, [x0]
  406adc:	ldr	x0, [sp, #16]
  406ae0:	str	x1, [x0]
  406ae4:	ldr	x0, [sp, #8]
  406ae8:	cmp	x0, #0x0
  406aec:	b.eq	406b10 <ferror@plt+0x4c40>  // b.none
  406af0:	adrp	x0, 418000 <ferror@plt+0x16130>
  406af4:	add	x1, x0, #0xbd8
  406af8:	ldr	x0, [sp, #24]
  406afc:	lsl	x0, x0, #4
  406b00:	add	x0, x1, x0
  406b04:	ldr	w1, [x0, #8]
  406b08:	ldr	x0, [sp, #8]
  406b0c:	str	w1, [x0]
  406b10:	mov	w0, #0x0                   	// #0
  406b14:	add	sp, sp, #0x20
  406b18:	ret
  406b1c:	stp	x29, x30, [sp, #-32]!
  406b20:	mov	x29, sp
  406b24:	adrp	x0, 419000 <ferror@plt+0x17130>
  406b28:	add	x0, x0, #0x388
  406b2c:	ldr	w0, [x0]
  406b30:	cmn	w0, #0x1
  406b34:	b.eq	406b48 <ferror@plt+0x4c78>  // b.none
  406b38:	adrp	x0, 419000 <ferror@plt+0x17130>
  406b3c:	add	x0, x0, #0x388
  406b40:	ldr	w0, [x0]
  406b44:	b	406bd8 <ferror@plt+0x4d08>
  406b48:	adrp	x0, 407000 <ferror@plt+0x5130>
  406b4c:	add	x1, x0, #0xf98
  406b50:	adrp	x0, 407000 <ferror@plt+0x5130>
  406b54:	add	x0, x0, #0xfa0
  406b58:	bl	401b70 <fopen@plt>
  406b5c:	str	x0, [sp, #24]
  406b60:	ldr	x0, [sp, #24]
  406b64:	cmp	x0, #0x0
  406b68:	b.ne	406b8c <ferror@plt+0x4cbc>  // b.any
  406b6c:	adrp	x0, 419000 <ferror@plt+0x17130>
  406b70:	add	x0, x0, #0x388
  406b74:	mov	w1, #0x25                  	// #37
  406b78:	str	w1, [x0]
  406b7c:	adrp	x0, 419000 <ferror@plt+0x17130>
  406b80:	add	x0, x0, #0x388
  406b84:	ldr	w0, [x0]
  406b88:	b	406bd8 <ferror@plt+0x4d08>
  406b8c:	adrp	x0, 419000 <ferror@plt+0x17130>
  406b90:	add	x2, x0, #0x388
  406b94:	adrp	x0, 407000 <ferror@plt+0x5130>
  406b98:	add	x1, x0, #0xfc0
  406b9c:	ldr	x0, [sp, #24]
  406ba0:	bl	401ba0 <__isoc99_fscanf@plt>
  406ba4:	str	w0, [sp, #20]
  406ba8:	ldr	x0, [sp, #24]
  406bac:	bl	401b50 <fclose@plt>
  406bb0:	ldr	w0, [sp, #20]
  406bb4:	cmp	w0, #0x1
  406bb8:	b.eq	406bcc <ferror@plt+0x4cfc>  // b.none
  406bbc:	adrp	x0, 419000 <ferror@plt+0x17130>
  406bc0:	add	x0, x0, #0x388
  406bc4:	mov	w1, #0x25                  	// #37
  406bc8:	str	w1, [x0]
  406bcc:	adrp	x0, 419000 <ferror@plt+0x17130>
  406bd0:	add	x0, x0, #0x388
  406bd4:	ldr	w0, [x0]
  406bd8:	ldp	x29, x30, [sp], #32
  406bdc:	ret
  406be0:	stp	x29, x30, [sp, #-64]!
  406be4:	mov	x29, sp
  406be8:	stp	x19, x20, [sp, #16]
  406bec:	adrp	x20, 418000 <ferror@plt+0x16130>
  406bf0:	add	x20, x20, #0xbd0
  406bf4:	stp	x21, x22, [sp, #32]
  406bf8:	adrp	x21, 418000 <ferror@plt+0x16130>
  406bfc:	add	x21, x21, #0xbc8
  406c00:	sub	x20, x20, x21
  406c04:	mov	w22, w0
  406c08:	stp	x23, x24, [sp, #48]
  406c0c:	mov	x23, x1
  406c10:	mov	x24, x2
  406c14:	bl	401988 <memcpy@plt-0x38>
  406c18:	cmp	xzr, x20, asr #3
  406c1c:	b.eq	406c48 <ferror@plt+0x4d78>  // b.none
  406c20:	asr	x20, x20, #3
  406c24:	mov	x19, #0x0                   	// #0
  406c28:	ldr	x3, [x21, x19, lsl #3]
  406c2c:	mov	x2, x24
  406c30:	add	x19, x19, #0x1
  406c34:	mov	x1, x23
  406c38:	mov	w0, w22
  406c3c:	blr	x3
  406c40:	cmp	x20, x19
  406c44:	b.ne	406c28 <ferror@plt+0x4d58>  // b.any
  406c48:	ldp	x19, x20, [sp, #16]
  406c4c:	ldp	x21, x22, [sp, #32]
  406c50:	ldp	x23, x24, [sp, #48]
  406c54:	ldp	x29, x30, [sp], #64
  406c58:	ret
  406c5c:	nop
  406c60:	ret
  406c64:	nop
  406c68:	adrp	x2, 419000 <ferror@plt+0x17130>
  406c6c:	mov	x1, #0x0                   	// #0
  406c70:	ldr	x2, [x2, #664]
  406c74:	b	401ac0 <__cxa_atexit@plt>
  406c78:	mov	x2, x1
  406c7c:	mov	x1, x0
  406c80:	mov	w0, #0x0                   	// #0
  406c84:	b	401e60 <__xstat@plt>

Disassembly of section .fini:

0000000000406c88 <.fini>:
  406c88:	stp	x29, x30, [sp, #-16]!
  406c8c:	mov	x29, sp
  406c90:	ldp	x29, x30, [sp], #16
  406c94:	ret
