$date
  Sat Feb 12 15:49:29 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_fsm_counter $end
$var reg 1 ! clk $end
$var reg 1 " o1 $end
$var reg 1 # o2 $end
$scope module fsm2a $end
$var reg 1 $ clk $end
$var reg 1 % o $end
$comment state is not handled $end
$comment state_next is not handled $end
$var integer 32 & cnt $end
$var integer 32 ' cnt_next $end
$var integer 32 ( trgt $end
$var integer 32 ) trgt_next $end
$upscope $end
$scope module fsm2b $end
$var reg 1 * clk $end
$var reg 1 + o $end
$comment state is not handled $end
$var integer 32 , cnt $end
$var integer 32 - trgt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
U#
0$
1%
b0 &
b0 '
b0 (
b1 )
0*
U+
b0 ,
b0 -
#10000000
1!
0"
1#
1$
0%
b1 '
b1 (
1*
1+
b1 -
#20000000
0!
0$
0*
#30000000
1!
0#
1$
b1 &
b10 '
1*
0+
b1 ,
#40000000
0!
0$
0*
#50000000
1!
1$
b10 &
b11 '
1*
b10 ,
#60000000
0!
0$
0*
#70000000
1!
1$
b11 &
b100 '
1*
b11 ,
#80000000
0!
0$
0*
#90000000
1!
1$
b100 &
b101 '
1*
b100 ,
#100000000
0!
0$
0*
