// Seed: 974329586
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output logic id_6
);
  assign id_5[1'b0] = id_2;
endmodule
