{"version":"1.1.0","info":[["/home/neo/NAND-2-FPGA/project_1/4-16mux/4-16-test.v",[[[[[["mux4way16_tb",[[1,0],[1,20]],[[1,7],[1,19]],[],["module"]],[27,9]],[[["a",[[2,4],[2,16]],[[2,15],[2,16]],["mux4way16_tb"],["variable","reg"]],["b",[[2,4],[2,19]],[[2,18],[2,19]],["mux4way16_tb"],["variable","a"]],["c",[[2,4],[2,22]],[[2,21],[2,22]],["mux4way16_tb"],["variable","b"]],["d",[[2,4],[2,25]],[[2,24],[2,25]],["mux4way16_tb"],["variable","c"]],["sel",[[3,4],[3,17]],[[3,14],[3,17]],["mux4way16_tb"],["variable","reg"]],["out",[[4,4],[4,19]],[[4,16],[4,19]],["mux4way16_tb"],["variable","wire"]],["dut",[[7,4],[7,39]],[[7,14],[7,17]],["mux4way16_tb"],["instance","mux4way16"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/4-16mux/4-16mux.v",[[[[[["mux4way16",[[1,0],[8,2]],[[1,7],[1,16]],[],["module"]],[12,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["mux4way16"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["mux4way16"],["port","input"]],["c",[[4,4],[4,18]],[[4,17],[4,18]],["mux4way16"],["port","input"]],["d",[[5,4],[5,18]],[[5,17],[5,18]],["mux4way16"],["port","input"]],["sel",[[6,4],[6,19]],[[6,16],[6,19]],["mux4way16"],["port","input"]],["out",[[7,4],[7,21]],[[7,18],[7,21]],["mux4way16"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/4dmux/4demux-test.v",[[[[[["dmux4way_tb",[[1,0],[1,19]],[[1,7],[1,18]],[],["module"]],[28,9]],[[["in",[[2,4],[2,10]],[[2,8],[2,10]],["dmux4way_tb"],["variable","reg"]],["sel",[[3,4],[3,17]],[[3,14],[3,17]],["dmux4way_tb"],["variable","reg"]],["out0",[[4,4],[4,13]],[[4,9],[4,13]],["dmux4way_tb"],["variable","wire"]],["out1",[[4,4],[4,19]],[[4,15],[4,19]],["dmux4way_tb"],["variable","out0"]],["out2",[[4,4],[4,25]],[[4,21],[4,25]],["dmux4way_tb"],["variable","out1"]],["out3",[[4,4],[4,31]],[[4,27],[4,31]],["dmux4way_tb"],["variable","out2"]],["dut",[[7,4],[7,49]],[[7,13],[7,16]],["dmux4way_tb"],["instance","dmux4way"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/4dmux/4demux.v",[[[[[["dmux4way",[[2,0],[9,2]],[[2,7],[2,15]],[],["module"]],[14,9]],[[["in",[[3,4],[3,12]],[[3,10],[3,12]],["dmux4way"],["port","input"]],["sel",[[4,4],[4,19]],[[4,16],[4,19]],["dmux4way"],["port","input"]],["out0",[[5,4],[5,15]],[[5,11],[5,15]],["dmux4way"],["port","output"]],["out1",[[6,4],[6,15]],[[6,11],[6,15]],["dmux4way"],["port","output"]],["out2",[[7,4],[7,15]],[[7,11],[7,15]],["dmux4way"],["port","output"]],["out3",[[8,4],[8,15]],[[8,11],[8,15]],["dmux4way"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/8-16mux/8-16-test.v",[[[[[["mux8way16_tb",[[1,0],[1,20]],[[1,7],[1,19]],[],["module"]],[35,9]],[[["a",[[2,4],[2,16]],[[2,15],[2,16]],["mux8way16_tb"],["variable","reg"]],["b",[[2,4],[2,19]],[[2,18],[2,19]],["mux8way16_tb"],["variable","a"]],["c",[[2,4],[2,22]],[[2,21],[2,22]],["mux8way16_tb"],["variable","b"]],["d",[[2,4],[2,25]],[[2,24],[2,25]],["mux8way16_tb"],["variable","c"]],["e",[[2,4],[2,28]],[[2,27],[2,28]],["mux8way16_tb"],["variable","d"]],["f",[[2,4],[2,31]],[[2,30],[2,31]],["mux8way16_tb"],["variable","e"]],["g",[[2,4],[2,34]],[[2,33],[2,34]],["mux8way16_tb"],["variable","f"]],["h",[[2,4],[2,37]],[[2,36],[2,37]],["mux8way16_tb"],["variable","g"]],["sel",[[3,4],[3,17]],[[3,14],[3,17]],["mux8way16_tb"],["variable","reg"]],["out",[[4,4],[4,19]],[[4,16],[4,19]],["mux8way16_tb"],["variable","wire"]],["dut",[[7,4],[7,51]],[[7,14],[7,17]],["mux8way16_tb"],["instance","mux8way16"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/8-16mux/8-16mux.v",[[[[[["mux8way16",[[2,0],[13,2]],[[2,7],[2,16]],[],["module"]],[21,9]],[[["a",[[3,4],[3,18]],[[3,17],[3,18]],["mux8way16"],["port","input"]],["b",[[4,4],[4,18]],[[4,17],[4,18]],["mux8way16"],["port","input"]],["c",[[5,4],[5,18]],[[5,17],[5,18]],["mux8way16"],["port","input"]],["d",[[6,4],[6,18]],[[6,17],[6,18]],["mux8way16"],["port","input"]],["e",[[7,4],[7,18]],[[7,17],[7,18]],["mux8way16"],["port","input"]],["f",[[8,4],[8,18]],[[8,17],[8,18]],["mux8way16"],["port","input"]],["g",[[9,4],[9,18]],[[9,17],[9,18]],["mux8way16"],["port","input"]],["h",[[10,4],[10,18]],[[10,17],[10,18]],["mux8way16"],["port","input"]],["sel",[[11,4],[11,19]],[[11,16],[11,19]],["mux8way16"],["port","input"]],["out",[[12,4],[12,21]],[[12,18],[12,21]],["mux8way16"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/8demux/8demux-test.v",[[[[[["dmux8way_tb",[[1,0],[1,19]],[[1,7],[1,18]],[],["module"]],[38,9]],[[["in",[[2,4],[2,10]],[[2,8],[2,10]],["dmux8way_tb"],["variable","reg"]],["sel",[[3,4],[3,17]],[[3,14],[3,17]],["dmux8way_tb"],["variable","reg"]],["out0",[[4,4],[4,13]],[[4,9],[4,13]],["dmux8way_tb"],["variable","wire"]],["out1",[[4,4],[4,19]],[[4,15],[4,19]],["dmux8way_tb"],["variable","out0"]],["out2",[[4,4],[4,25]],[[4,21],[4,25]],["dmux8way_tb"],["variable","out1"]],["out3",[[4,4],[4,31]],[[4,27],[4,31]],["dmux8way_tb"],["variable","out2"]],["out4",[[4,4],[4,37]],[[4,33],[4,37]],["dmux8way_tb"],["variable","out3"]],["out5",[[4,4],[4,43]],[[4,39],[4,43]],["dmux8way_tb"],["variable","out4"]],["out6",[[4,4],[4,49]],[[4,45],[4,49]],["dmux8way_tb"],["variable","out5"]],["out7",[[4,4],[4,55]],[[4,51],[4,55]],["dmux8way_tb"],["variable","out6"]],["dut",[[7,4],[7,73]],[[7,13],[7,16]],["dmux8way_tb"],["instance","dmux8way"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/8demux/8demux.v",[[[[[["dmux8way",[[2,0],[13,2]],[[2,7],[2,15]],[],["module"]],[22,9]],[[["in",[[3,4],[3,12]],[[3,10],[3,12]],["dmux8way"],["port","input"]],["sel",[[4,4],[4,19]],[[4,16],[4,19]],["dmux8way"],["port","input"]],["out0",[[5,4],[5,15]],[[5,11],[5,15]],["dmux8way"],["port","output"]],["out1",[[6,4],[6,15]],[[6,11],[6,15]],["dmux8way"],["port","output"]],["out2",[[7,4],[7,15]],[[7,11],[7,15]],["dmux8way"],["port","output"]],["out3",[[8,4],[8,15]],[[8,11],[8,15]],["dmux8way"],["port","output"]],["out4",[[9,4],[9,15]],[[9,11],[9,15]],["dmux8way"],["port","output"]],["out5",[[10,4],[10,15]],[[10,11],[10,15]],["dmux8way"],["port","output"]],["out6",[[11,4],[11,15]],[[11,11],[11,15]],["dmux8way"],["port","output"]],["out7",[[12,4],[12,15]],[[12,11],[12,15]],["dmux8way"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/8or/or8-test.v",[[[[[["or8way_tb",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[21,9]],[[["in",[[2,4],[2,16]],[[2,14],[2,16]],["or8way_tb"],["variable","reg"]],["out",[[3,4],[3,12]],[[3,9],[3,12]],["or8way_tb"],["variable","wire"]],["dut",[[6,4],[6,23]],[[6,11],[6,14]],["or8way_tb"],["instance","or8way"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/8or/or8.v",[[[[[["or8way",[[1,0],[4,2]],[[1,7],[1,13]],[],["module"]],[6,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["or8way"],["port","input"]],["out",[[3,4],[3,14]],[[3,11],[3,14]],["or8way"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/and16/and16-test.v",[[[[[["and16_tb",[[1,0],[1,16]],[[1,7],[1,15]],[],["module"]],[21,9]],[[["a",[[2,4],[2,16]],[[2,15],[2,16]],["and16_tb"],["variable","reg"]],["b",[[2,4],[2,19]],[[2,18],[2,19]],["and16_tb"],["variable","a"]],["out",[[3,4],[3,19]],[[3,16],[3,19]],["and16_tb"],["variable","wire"]],["dut",[[6,4],[6,24]],[[6,10],[6,13]],["and16_tb"],["instance","and16"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/and16/and16.v",[[[[[["and16",[[1,0],[5,2]],[[1,7],[1,12]],[],["module"]],[7,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["and16"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["and16"],["port","input"]],["out",[[4,4],[4,21]],[[4,18],[4,21]],["and16"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/and2/and2-test.v",[[[[[["and_gate_tb",[[1,0],[1,19]],[[1,7],[1,18]],[],["module"]],[20,9]],[[["a",[[2,4],[2,9]],[[2,8],[2,9]],["and_gate_tb"],["variable","reg"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["and_gate_tb"],["variable","a"]],["out",[[3,4],[3,12]],[[3,9],[3,12]],["and_gate_tb"],["variable","wire"]],["dut",[[6,4],[6,27]],[[6,13],[6,16]],["and_gate_tb"],["instance","and_gate"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/and2/and2.v",[[[[[["and_gate",[[1,0],[5,2]],[[1,7],[1,15]],[],["module"]],[7,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["and_gate"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["and_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["and_gate"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/demux_2:1/demux_2:1-test.v",[[[[[["dmux_tb",[[1,0],[1,15]],[[1,7],[1,14]],[],["module"]],[20,9]],[[["in",[[2,4],[2,10]],[[2,8],[2,10]],["dmux_tb"],["variable","reg"]],["sel",[[2,4],[2,15]],[[2,12],[2,15]],["dmux_tb"],["variable","in"]],["out0",[[3,4],[3,13]],[[3,9],[3,13]],["dmux_tb"],["variable","wire"]],["out1",[[3,4],[3,19]],[[3,15],[3,19]],["dmux_tb"],["variable","out0"]],["dut",[[6,4],[6,33]],[[6,9],[6,12]],["dmux_tb"],["instance","dmux"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/demux_2:1/demux_2:1.v",[[[[[["dmux",[[1,0],[6,2]],[[1,7],[1,11]],[],["module"]],[9,9]],[[["in",[[2,4],[2,12]],[[2,10],[2,12]],["dmux"],["port","input"]],["sel",[[3,4],[3,13]],[[3,10],[3,13]],["dmux"],["port","input"]],["out0",[[4,4],[4,15]],[[4,11],[4,15]],["dmux"],["port","output"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["dmux"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/mux_2:1/mux_2:1-test.v",[[[[[["mux_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[24,9]],[[["a",[[2,4],[2,9]],[[2,8],[2,9]],["mux_tb"],["variable","reg"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["mux_tb"],["variable","a"]],["sel",[[2,4],[2,17]],[[2,14],[2,17]],["mux_tb"],["variable","b"]],["out",[[3,4],[3,12]],[[3,9],[3,12]],["mux_tb"],["variable","wire"]],["dut",[[6,4],[6,27]],[[6,8],[6,11]],["mux_tb"],["instance","mux"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/mux_2:1/mux_2:1.v",[[[[[["mux",[[1,0],[6,2]],[[1,7],[1,10]],[],["module"]],[9,0]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["mux"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["mux"],["port","input"]],["sel",[[4,4],[4,13]],[[4,10],[4,13]],["mux"],["port","input"]],["out",[[5,4],[5,14]],[[5,11],[5,14]],["mux"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/mux16/mux16-test.v",[[[[[["mux16_tb",[[1,0],[1,16]],[[1,7],[1,15]],[],["module"]],[21,9]],[[["a",[[2,4],[2,16]],[[2,15],[2,16]],["mux16_tb"],["variable","reg"]],["b",[[2,4],[2,19]],[[2,18],[2,19]],["mux16_tb"],["variable","a"]],["sel",[[3,4],[3,11]],[[3,8],[3,11]],["mux16_tb"],["variable","reg"]],["out",[[4,4],[4,19]],[[4,16],[4,19]],["mux16_tb"],["variable","wire"]],["dut",[[7,4],[7,29]],[[7,10],[7,13]],["mux16_tb"],["instance","mux16"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/mux16/mux16.v",[[[[[["mux16",[[1,0],[6,2]],[[1,7],[1,12]],[],["module"]],[8,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["mux16"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["mux16"],["port","input"]],["sel",[[4,4],[4,13]],[[4,10],[4,13]],["mux16"],["port","input"]],["out",[[5,4],[5,21]],[[5,18],[5,21]],["mux16"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/nand/nand_test.v",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[21,0]],[[["A",[[2,4],[2,9]],[[2,8],[2,9]],["testbench"],["variable","reg"]],["B",[[2,4],[2,12]],[[2,11],[2,12]],["testbench"],["variable","A"]],["Y",[[3,4],[3,10]],[[3,9],[3,10]],["testbench"],["variable","wire"]],["uut",[[6,4],[6,38]],[[6,13],[6,16]],["testbench"],["instance","NandGate"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/nand/nand-test.v",[[[[[["nand_gate_tb",[[1,0],[1,20]],[[1,7],[1,19]],[],["module"]],[20,9]],[[["a",[[2,4],[2,9]],[[2,8],[2,9]],["nand_gate_tb"],["variable","reg"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["nand_gate_tb"],["variable","a"]],["out",[[3,4],[3,12]],[[3,9],[3,12]],["nand_gate_tb"],["variable","wire"]],["dut",[[6,4],[6,28]],[[6,14],[6,17]],["nand_gate_tb"],["instance","nand_gate"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/nand/nand.v",[[[[[["NandGate",[[1,0],[5,2]],[[1,7],[1,15]],[],["module"]],[8,0]],[[["Y",[[2,4],[2,12]],[[2,11],[2,12]],["NandGate"],["port","output"]],["A",[[3,4],[3,12]],[[3,11],[3,12]],["NandGate"],["port","input"]],["B",[[4,4],[4,12]],[[4,11],[4,12]],["NandGate"],["port","input"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/not16/not16-test.v",[[[[[["not16_tb",[[1,0],[1,16]],[[1,7],[1,15]],[],["module"]],[20,9]],[[["a",[[2,4],[2,16]],[[2,15],[2,16]],["not16_tb"],["variable","reg"]],["out",[[3,4],[3,19]],[[3,16],[3,19]],["not16_tb"],["variable","wire"]],["dut",[[6,4],[6,21]],[[6,10],[6,13]],["not16_tb"],["instance","not16"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/not16/not16.v",[[[[[["not16",[[1,0],[4,2]],[[1,7],[1,12]],[],["module"]],[6,9]],[[["a",[[2,4],[2,19]],[[2,18],[2,19]],["not16"],["port","input"]],["out",[[3,4],[3,21]],[[3,18],[3,21]],["not16"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/not2/not2-test.v",[[[[[["not_gate_tb",[[1,0],[1,19]],[[1,7],[1,18]],[],["module"]],[18,9]],[[["a",[[2,4],[2,9]],[[2,8],[2,9]],["not_gate_tb"],["variable","reg"]],["out",[[3,4],[3,12]],[[3,9],[3,12]],["not_gate_tb"],["variable","wire"]],["dut",[[6,4],[6,24]],[[6,13],[6,16]],["not_gate_tb"],["instance","not_gate"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/not2/not2.v",[[[[[["not_gate",[[2,0],[5,2]],[[2,7],[2,15]],[],["module"]],[7,9]],[[["a",[[3,4],[3,12]],[[3,11],[3,12]],["not_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["not_gate"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/or16/or16-test.v",[[[[[["or16_tb",[[1,0],[1,15]],[[1,7],[1,14]],[],["module"]],[21,9]],[[["a",[[2,4],[2,16]],[[2,15],[2,16]],["or16_tb"],["variable","reg"]],["b",[[2,4],[2,19]],[[2,18],[2,19]],["or16_tb"],["variable","a"]],["out",[[3,4],[3,19]],[[3,16],[3,19]],["or16_tb"],["variable","wire"]],["dut",[[6,4],[6,23]],[[6,9],[6,12]],["or16_tb"],["instance","or16"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/or16/or16.v",[[[[[["or16",[[1,0],[5,2]],[[1,7],[1,11]],[],["module"]],[7,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["or16"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["or16"],["port","input"]],["out",[[4,4],[4,21]],[[4,18],[4,21]],["or16"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/or2/or2-test.v",[[[[[["or_gate_tb",[[1,0],[1,18]],[[1,7],[1,17]],[],["module"]],[20,9]],[[["a",[[2,4],[2,9]],[[2,8],[2,9]],["or_gate_tb"],["variable","reg"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["or_gate_tb"],["variable","a"]],["out",[[3,4],[3,12]],[[3,9],[3,12]],["or_gate_tb"],["variable","wire"]],["dut",[[6,4],[6,26]],[[6,12],[6,15]],["or_gate_tb"],["instance","or_gate"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/or2/or2.v",[[[[[["or_gate",[[1,0],[5,2]],[[1,7],[1,14]],[],["module"]],[7,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["or_gate"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["or_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["or_gate"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/xor/xor-test.v",[[[[[["xor_gate_tb",[[1,0],[1,19]],[[1,7],[1,18]],[],["module"]],[20,9]],[[["a",[[2,4],[2,9]],[[2,8],[2,9]],["xor_gate_tb"],["variable","reg"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["xor_gate_tb"],["variable","a"]],["out",[[3,4],[3,12]],[[3,9],[3,12]],["xor_gate_tb"],["variable","wire"]],["dut",[[6,4],[6,27]],[[6,13],[6,16]],["xor_gate_tb"],["instance","xor_gate"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/xor/xor.v",[[[[[["xor_gate",[[1,0],[5,2]],[[1,7],[1,15]],[],["module"]],[7,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["xor_gate"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["xor_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["xor_gate"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/16_adder/16_adder-test.v",[[[[[["tb_full_adder_16bit",[[2,0],[2,27]],[[2,7],[2,26]],[],["module"]],[43,0]],[[["a",[[3,4],[3,16]],[[3,15],[3,16]],["tb_full_adder_16bit"],["variable","reg"]],["b",[[3,4],[3,19]],[[3,18],[3,19]],["tb_full_adder_16bit"],["variable","a"]],["cin",[[4,4],[4,11]],[[4,8],[4,11]],["tb_full_adder_16bit"],["variable","reg"]],["sum",[[5,4],[5,19]],[[5,16],[5,19]],["tb_full_adder_16bit"],["variable","wire"]],["cout",[[6,4],[6,13]],[[6,9],[6,13]],["tb_full_adder_16bit"],["variable","wire"]],["uut",[[9,4],[15,5]],[[9,21],[9,24]],["tb_full_adder_16bit"],["instance","full_adder_16bit"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/16_adder/16_adder.v",[[[[[["full_adder_1bit",[[0,0],[6,2]],[[0,7],[0,22]],[],["module"]],[9,0]],[[["a",[[1,4],[1,12]],[[1,11],[1,12]],["full_adder_1bit"],["port","input"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["full_adder_1bit"],["port","input"]],["cin",[[3,4],[3,14]],[[3,11],[3,14]],["full_adder_1bit"],["port","input"]],["sum",[[4,4],[4,14]],[[4,11],[4,14]],["full_adder_1bit"],["port","output"]],["cout",[[5,4],[5,15]],[[5,11],[5,15]],["full_adder_1bit"],["port","output"]]]]],[[["full_adder_16bit",[[10,0],[16,2]],[[10,7],[10,23]],[],["module"]],[43,9]],[[["a",[[11,4],[11,18]],[[11,17],[11,18]],["full_adder_16bit"],["port","input"]],["b",[[12,4],[12,18]],[[12,17],[12,18]],["full_adder_16bit"],["port","input"]],["cin",[[13,4],[13,13]],[[13,10],[13,13]],["full_adder_16bit"],["port","input"]],["sum",[[14,4],[14,21]],[[14,18],[14,21]],["full_adder_16bit"],["port","output"]],["cout",[[15,4],[15,15]],[[15,11],[15,15]],["full_adder_16bit"],["port","output"]],["carry",[[17,2],[17,19]],[[17,14],[17,19]],["full_adder_16bit"],["variable","wire"]],["i",[[20,2],[20,10]],[[20,9],[20,10]],["full_adder_16bit"],["variable","genvar"]],["fa",[[32,8],[38,9]],[[32,24],[32,26]],["full_adder_16bit"],["instance","full_adder_1bit"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/16_inc/16_inc-test.v",[[[[[["tb_incrementor_16bit",[[2,0],[2,28]],[[2,7],[2,27]],[],["module"]],[40,0]],[[["a",[[3,4],[3,16]],[[3,15],[3,16]],["tb_incrementor_16bit"],["variable","reg"]],["sum",[[4,4],[4,19]],[[4,16],[4,19]],["tb_incrementor_16bit"],["variable","wire"]],["cout",[[5,4],[5,13]],[[5,9],[5,13]],["tb_incrementor_16bit"],["variable","wire"]],["uut",[[8,4],[12,5]],[[8,22],[8,25]],["tb_incrementor_16bit"],["instance","incrementor_16bit"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/16_inc/16_inc.v",[[[[[["full_adder_1bit",[[1,0],[7,2]],[[1,7],[1,22]],[],["module"]],[10,0]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["full_adder_1bit"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["full_adder_1bit"],["port","input"]],["cin",[[4,4],[4,13]],[[4,10],[4,13]],["full_adder_1bit"],["port","input"]],["sum",[[5,4],[5,14]],[[5,11],[5,14]],["full_adder_1bit"],["port","output"]],["cout",[[6,4],[6,15]],[[6,11],[6,15]],["full_adder_1bit"],["port","output"]]]]],[[["incrementor_16bit",[[11,0],[15,2]],[[11,7],[11,24]],[],["module"]],[43,0]],[[["a",[[12,4],[12,18]],[[12,17],[12,18]],["incrementor_16bit"],["port","input"]],["sum",[[13,4],[13,21]],[[13,18],[13,21]],["incrementor_16bit"],["port","output"]],["cout",[[14,4],[14,15]],[[14,11],[14,15]],["incrementor_16bit"],["port","output"]],["carry",[[16,4],[16,21]],[[16,16],[16,21]],["incrementor_16bit"],["variable","wire"]],["i",[[19,4],[19,12]],[[19,11],[19,12]],["incrementor_16bit"],["variable","genvar"]],["fa",[[31,16],[37,17]],[[31,32],[31,34]],["incrementor_16bit"],["instance","full_adder_1bit"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/alu/alu-test.v",[[[[[["alu_tb",[[2,0],[2,16]],[[2,7],[2,13]],[],["module"]],[124,9]],[[["a",[[4,4],[4,16]],[[4,15],[4,16]],["alu_tb"],["variable","reg"]],["b",[[5,4],[5,16]],[[5,15],[5,16]],["alu_tb"],["variable","reg"]],["op_code",[[6,4],[6,21]],[[6,14],[6,21]],["alu_tb"],["variable","reg"]],["result",[[7,4],[7,22]],[[7,16],[7,22]],["alu_tb"],["variable","wire"]],["zero_flag",[[8,4],[8,18]],[[8,9],[8,18]],["alu_tb"],["variable","wire"]],["carry_flag",[[9,4],[9,19]],[[9,9],[9,19]],["alu_tb"],["variable","wire"]],["overflow_flag",[[10,4],[10,22]],[[10,9],[10,22]],["alu_tb"],["variable","wire"]],["dut",[[13,4],[21,5]],[[13,8],[13,11]],["alu_tb"],["instance","alu"]]],[],[[[["display_result",[[24,4],[24,24]],[[24,9],[24,23]],["alu_tb"],["task"]],[47,10]],[]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/alu/alu.v",[[[[[["alu",[[1,0],[11,2]],[[1,7],[1,10]],[],["module"]],[85,9]],[[["a",[[2,4],[2,23]],[[2,22],[2,23]],["alu"],["port","input"]],["b",[[3,4],[3,23]],[[3,22],[3,23]],["alu"],["port","input"]],["op_code",[[4,4],[4,29]],[[4,22],[4,29]],["alu"],["port","input"]],["clk",[[5,4],[5,25]],[[5,22],[5,25]],["alu"],["port","input"]],["enable",[[6,4],[6,28]],[[6,22],[6,28]],["alu"],["port","input"]],["result",[[7,4],[7,28]],[[7,22],[7,28]],["alu"],["port","reg"]],["zero_flag",[[8,4],[8,31]],[[8,22],[8,31]],["alu"],["port","reg"]],["carry_flag",[[9,4],[9,32]],[[9,22],[9,32]],["alu"],["port","reg"]],["overflow_flag",[[10,4],[10,35]],[[10,22],[10,35]],["alu"],["port","reg"]],["ADD",[[13,2],[13,26]],[[13,12],[13,15]],["alu"],["parameter"]],["SUB",[[14,2],[14,26]],[[14,12],[14,15]],["alu"],["parameter"]],["AND",[[15,2],[15,26]],[[15,12],[15,15]],["alu"],["parameter"]],["OR",[[16,2],[16,25]],[[16,12],[16,14]],["alu"],["parameter"]],["XOR",[[17,2],[17,26]],[[17,12],[17,15]],["alu"],["parameter"]],["NOT",[[18,2],[18,26]],[[18,12],[18,15]],["alu"],["parameter"]],["SHL",[[19,2],[19,26]],[[19,12],[19,15]],["alu"],["parameter"]],["SHR",[[20,2],[20,26]],[[20,12],[20,15]],["alu"],["parameter"]],["CMPEQ",[[21,2],[21,28]],[[21,12],[21,17]],["alu"],["parameter"]],["CMPLT",[[22,2],[22,28]],[[22,12],[22,17]],["alu"],["parameter"]],["CMPLE",[[23,2],[23,28]],[[23,12],[23,17]],["alu"],["parameter"]],["MUL",[[24,2],[24,26]],[[24,12],[24,15]],["alu"],["parameter"]],["temp",[[27,2],[27,17]],[[27,13],[27,17]],["alu"],["variable","reg"]],["mul_temp",[[28,2],[28,21]],[[28,13],[28,21]],["alu"],["variable","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/full_adder/full_adder-test.v",[[[[[["FullAdder_tb",[[2,0],[2,22]],[[2,7],[2,19]],[],["module"]],[61,0]],[[["a",[[4,4],[4,9]],[[4,8],[4,9]],["FullAdder_tb"],["variable","reg"]],["b",[[4,4],[4,12]],[[4,11],[4,12]],["FullAdder_tb"],["variable","a"]],["cin",[[4,4],[4,17]],[[4,14],[4,17]],["FullAdder_tb"],["variable","b"]],["sum",[[7,4],[7,12]],[[7,9],[7,12]],["FullAdder_tb"],["variable","wire"]],["cout",[[7,4],[7,18]],[[7,14],[7,18]],["FullAdder_tb"],["variable","sum"]],["uut",[[10,4],[16,5]],[[10,14],[10,17]],["FullAdder_tb"],["instance","FullAdder"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/full_adder/full_adder.v",[[[[[["FullAdder",[[2,0],[8,2]],[[2,7],[2,16]],[],["module"]],[23,9]],[[["a",[[3,4],[3,12]],[[3,11],[3,12]],["FullAdder"],["port","input"]],["b",[[4,4],[4,5]],[[4,4],[4,5]],["FullAdder"],["port","a"]],["cin",[[5,4],[5,7]],[[5,4],[5,7]],["FullAdder"],["port","b"]],["sum",[[6,4],[6,14]],[[6,11],[6,14]],["FullAdder"],["port","output"]],["cout",[[7,4],[7,8]],[[7,4],[7,8]],["FullAdder"],["port","sum"]],["w1",[[10,2],[10,9]],[[10,7],[10,9]],["FullAdder"],["variable","wire"]],["w2",[[10,2],[10,13]],[[10,11],[10,13]],["FullAdder"],["variable","w1"]],["w3",[[10,2],[10,17]],[[10,15],[10,17]],["FullAdder"],["variable","w2"]],["w4",[[10,2],[10,21]],[[10,19],[10,21]],["FullAdder"],["variable","w3"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/half_adder/half_adder-test.v",[[[[[["HalfAdder_tb",[[3,0],[3,22]],[[3,7],[3,19]],[],["module"]],[48,9]],[[["a",[[5,4],[5,9]],[[5,8],[5,9]],["HalfAdder_tb"],["variable","reg"]],["b",[[5,4],[5,12]],[[5,11],[5,12]],["HalfAdder_tb"],["variable","a"]],["sum",[[8,4],[8,12]],[[8,9],[8,12]],["HalfAdder_tb"],["variable","wire"]],["carry",[[8,4],[8,19]],[[8,14],[8,19]],["HalfAdder_tb"],["variable","sum"]],["uut",[[11,4],[16,5]],[[11,14],[11,17]],["HalfAdder_tb"],["instance","HalfAdder"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_2/half_adder/half_adder.v",[[[[[["HalfAdder",[[1,0],[4,2]],[[1,7],[1,16]],[],["module"]],[10,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["HalfAdder"],["port","input"]],["b",[[2,13],[2,14]],[[2,13],[2,14]],["HalfAdder"],["port","a"]],["sum",[[3,4],[3,14]],[[3,11],[3,14]],["HalfAdder"],["port","output"]],["carry",[[3,16],[3,21]],[[3,16],[3,21]],["HalfAdder"],["port","sum"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/bit/bit-tb.v",[[[[[["Bit_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[47,9]],[[["clk",[[3,2],[3,10]],[[3,7],[3,10]],["Bit_tb"],["variable","reg"]],["load",[[4,2],[4,11]],[[4,7],[4,11]],["Bit_tb"],["variable","reg"]],["in",[[5,2],[5,9]],[[5,7],[5,9]],["Bit_tb"],["variable","reg"]],["out",[[6,2],[6,10]],[[6,7],[6,10]],["Bit_tb"],["variable","wire"]],["dut",[[9,2],[14,3]],[[9,6],[9,9]],["Bit_tb"],["instance","Bit"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/bit/bit.v",[[[[[["Bit",[[1,0],[6,2]],[[1,7],[1,10]],[],["module"]],[16,9]],[[["clk",[[2,4],[2,19]],[[2,16],[2,19]],["Bit"],["port","wire"]],["load",[[3,4],[3,20]],[[3,16],[3,20]],["Bit"],["port","wire"]],["in",[[4,4],[4,18]],[[4,16],[4,18]],["Bit"],["port","wire"]],["out",[[5,4],[5,19]],[[5,16],[5,19]],["Bit"],["port","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/prog_counter/pc-tb.v",[[[[[["PC_tb",[[3,0],[3,13]],[[3,7],[3,12]],[],["module"]],[54,0]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["PC_tb"],["variable","reg"]],["reset",[[5,4],[5,13]],[[5,8],[5,13]],["PC_tb"],["variable","reg"]],["inc",[[6,4],[6,11]],[[6,8],[6,11]],["PC_tb"],["variable","reg"]],["load",[[7,4],[7,12]],[[7,8],[7,12]],["PC_tb"],["variable","reg"]],["in",[[8,4],[8,17]],[[8,15],[8,17]],["PC_tb"],["variable","reg"]],["out",[[9,4],[9,19]],[[9,16],[9,19]],["PC_tb"],["variable","wire"]],["dut",[[12,4],[19,5]],[[12,7],[12,10]],["PC_tb"],["instance","PC"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/prog_counter/pc.v",[[[[[["PC",[[0,0],[7,2]],[[0,7],[0,9]],[],["module"]],[29,0]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["PC"],["port","wire"]],["reset",[[2,4],[2,20]],[[2,15],[2,20]],["PC"],["port","wire"]],["inc",[[3,4],[3,18]],[[3,15],[3,18]],["PC"],["port","wire"]],["load",[[4,4],[4,19]],[[4,15],[4,19]],["PC"],["port","wire"]],["in",[[5,4],[5,24]],[[5,22],[5,24]],["PC"],["port","wire"]],["out",[[6,4],[6,25]],[[6,22],[6,25]],["PC"],["port","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_16k/ram_16k-tb.v",[[[[[["RAM16K_tb",[[3,0],[3,17]],[[3,7],[3,16]],[],["module"]],[56,0]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["RAM16K_tb"],["variable","reg"]],["load",[[5,4],[5,12]],[[5,8],[5,12]],["RAM16K_tb"],["variable","reg"]],["address",[[6,4],[6,22]],[[6,15],[6,22]],["RAM16K_tb"],["variable","reg"]],["in",[[7,4],[7,17]],[[7,15],[7,17]],["RAM16K_tb"],["variable","reg"]],["out",[[8,4],[8,19]],[[8,16],[8,19]],["RAM16K_tb"],["variable","wire"]],["dut",[[11,4],[17,5]],[[11,11],[11,14]],["RAM16K_tb"],["instance","RAM16K"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_16k/ram_16k.v",[[[[[["RAM16K",[[0,0],[6,2]],[[0,7],[0,13]],[],["module"]],[29,0]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["RAM16K"],["port","wire"]],["load",[[2,4],[2,19]],[[2,15],[2,19]],["RAM16K"],["port","wire"]],["address",[[3,4],[3,29]],[[3,22],[3,29]],["RAM16K"],["port","wire"]],["in",[[4,4],[4,24]],[[4,22],[4,24]],["RAM16K"],["port","wire"]],["out",[[5,4],[5,25]],[[5,22],[5,25]],["RAM16K"],["port","reg"]],["memory",[[8,4],[8,31]],[[8,15],[8,21]],["RAM16K"],["variable","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_4k/ram_4k-tb.v",[[[[[["RAM4K_tb",[[3,0],[3,16]],[[3,7],[3,15]],[],["module"]],[56,0]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["RAM4K_tb"],["variable","reg"]],["load",[[5,4],[5,12]],[[5,8],[5,12]],["RAM4K_tb"],["variable","reg"]],["address",[[6,4],[6,22]],[[6,15],[6,22]],["RAM4K_tb"],["variable","reg"]],["in",[[7,4],[7,17]],[[7,15],[7,17]],["RAM4K_tb"],["variable","reg"]],["out",[[8,4],[8,19]],[[8,16],[8,19]],["RAM4K_tb"],["variable","wire"]],["dut",[[11,4],[17,5]],[[11,10],[11,13]],["RAM4K_tb"],["instance","RAM4K"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_4k/ram_4k.v",[[[[[["RAM4K",[[1,0],[7,2]],[[1,7],[1,12]],[],["module"]],[30,0]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["RAM4K"],["port","wire"]],["load",[[3,4],[3,19]],[[3,15],[3,19]],["RAM4K"],["port","wire"]],["address",[[4,4],[4,29]],[[4,22],[4,29]],["RAM4K"],["port","wire"]],["in",[[5,4],[5,24]],[[5,22],[5,24]],["RAM4K"],["port","wire"]],["out",[[6,4],[6,25]],[[6,22],[6,25]],["RAM4K"],["port","reg"]],["memory",[[9,4],[9,30]],[[9,15],[9,21]],["RAM4K"],["variable","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_512/ram_512-tb.v",[[[[[["RAM512_tb",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[55,0]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["RAM512_tb"],["variable","reg"]],["load",[[4,4],[4,12]],[[4,8],[4,12]],["RAM512_tb"],["variable","reg"]],["address",[[5,4],[5,21]],[[5,14],[5,21]],["RAM512_tb"],["variable","reg"]],["in",[[6,4],[6,17]],[[6,15],[6,17]],["RAM512_tb"],["variable","reg"]],["out",[[7,4],[7,19]],[[7,16],[7,19]],["RAM512_tb"],["variable","wire"]],["dut",[[10,4],[16,5]],[[10,11],[10,14]],["RAM512_tb"],["instance","RAM512"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_512/ram_512.v",[[[[[["RAM512",[[0,0],[6,2]],[[0,7],[0,13]],[],["module"]],[30,0]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["RAM512"],["port","wire"]],["load",[[2,4],[2,19]],[[2,15],[2,19]],["RAM512"],["port","wire"]],["address",[[3,4],[3,28]],[[3,21],[3,28]],["RAM512"],["port","wire"]],["in",[[4,4],[4,24]],[[4,22],[4,24]],["RAM512"],["port","wire"]],["out",[[5,4],[5,25]],[[5,22],[5,25]],["RAM512"],["port","reg"]],["memory",[[8,4],[8,29]],[[8,15],[8,21]],["RAM512"],["variable","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_64/ram_64-tb.v",[[[[[["RAM64_tb",[[2,0],[2,16]],[[2,7],[2,15]],[],["module"]],[54,9]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["RAM64_tb"],["variable","reg"]],["load",[[4,4],[4,12]],[[4,8],[4,12]],["RAM64_tb"],["variable","reg"]],["address",[[5,4],[5,21]],[[5,14],[5,21]],["RAM64_tb"],["variable","reg"]],["in",[[6,4],[6,17]],[[6,15],[6,17]],["RAM64_tb"],["variable","reg"]],["out",[[7,4],[7,19]],[[7,16],[7,19]],["RAM64_tb"],["variable","wire"]],["dut",[[10,4],[16,5]],[[10,10],[10,13]],["RAM64_tb"],["instance","RAM64"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_64/ram_64.v",[[[[[["RAM64",[[0,0],[6,2]],[[0,7],[0,12]],[],["module"]],[32,0]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["RAM64"],["port","wire"]],["load",[[2,4],[2,19]],[[2,15],[2,19]],["RAM64"],["port","wire"]],["address",[[3,4],[3,28]],[[3,21],[3,28]],["RAM64"],["port","wire"]],["in",[[4,4],[4,24]],[[4,22],[4,24]],["RAM64"],["port","wire"]],["out",[[5,4],[5,25]],[[5,22],[5,25]],["RAM64"],["port","reg"]],["memory",[[8,4],[8,28]],[[8,15],[8,21]],["RAM64"],["variable","reg"]],["i",[[11,4],[11,13]],[[11,12],[11,13]],["RAM64"],["variable","integer"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_8/ram_8-tb.v",[[[[[["RAM8_tb",[[2,0],[2,15]],[[2,7],[2,14]],[],["module"]],[53,0]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["RAM8_tb"],["variable","reg"]],["load",[[4,4],[4,12]],[[4,8],[4,12]],["RAM8_tb"],["variable","reg"]],["address",[[5,4],[5,21]],[[5,14],[5,21]],["RAM8_tb"],["variable","reg"]],["in",[[6,4],[6,17]],[[6,15],[6,17]],["RAM8_tb"],["variable","reg"]],["out",[[7,4],[7,19]],[[7,16],[7,19]],["RAM8_tb"],["variable","wire"]],["dut",[[10,4],[16,5]],[[10,9],[10,12]],["RAM8_tb"],["instance","RAM8"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/ram_8/ram_8.v",[[[[[["RAM8",[[1,0],[7,2]],[[1,7],[1,11]],[],["module"]],[33,0]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["RAM8"],["port","wire"]],["load",[[3,4],[3,19]],[[3,15],[3,19]],["RAM8"],["port","wire"]],["address",[[4,4],[4,28]],[[4,21],[4,28]],["RAM8"],["port","wire"]],["in",[[5,4],[5,24]],[[5,22],[5,24]],["RAM8"],["port","wire"]],["out",[[6,4],[6,25]],[[6,22],[6,25]],["RAM8"],["port","reg"]],["memory",[[9,4],[9,27]],[[9,15],[9,21]],["RAM8"],["variable","reg"]],["i",[[12,4],[12,13]],[[12,12],[12,13]],["RAM8"],["variable","integer"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/register/reg-tb.v",[[[[[["Register_tb",[[2,0],[2,19]],[[2,7],[2,18]],[],["module"]],[43,0]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["Register_tb"],["variable","reg"]],["load",[[4,4],[4,12]],[[4,8],[4,12]],["Register_tb"],["variable","reg"]],["in",[[5,4],[5,17]],[[5,15],[5,17]],["Register_tb"],["variable","reg"]],["out",[[6,4],[6,19]],[[6,16],[6,19]],["Register_tb"],["variable","wire"]],["dut",[[9,4],[14,5]],[[9,13],[9,16]],["Register_tb"],["instance","Register"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_3/register/reg.v",[[[[[["Register",[[1,0],[6,2]],[[1,7],[1,15]],[],["module"]],[21,0]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["Register"],["port","wire"]],["load",[[3,4],[3,19]],[[3,15],[3,19]],["Register"],["port","wire"]],["in",[[4,4],[4,24]],[[4,22],[4,24]],["Register"],["port","wire"]],["out",[[5,4],[5,25]],[[5,22],[5,25]],["Register"],["port","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/trying_verilog/counter.v",[[[[[["counter",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[11,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["counter"],["port","input"]],["rst",[[2,4],[2,13]],[[2,10],[2,13]],["counter"],["port","input"]],["count",[[3,4],[3,26]],[[3,21],[3,26]],["counter"],["port","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/trying_verilog/test.v",[[[[[["counter",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[11,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["counter"],["port","input"]],["rst",[[2,4],[2,13]],[[2,10],[2,13]],["counter"],["port","input"]],["count",[[3,4],[3,26]],[[3,21],[3,26]],["counter"],["port","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/trying_verilog/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[27,9]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["testbench"],["variable","reg"]],["rst",[[3,2],[3,14]],[[3,11],[3,14]],["testbench"],["variable","clk"]],["count",[[4,2],[4,18]],[[4,13],[4,18]],["testbench"],["variable","wire"]],["uut",[[7,2],[11,3]],[[7,10],[7,13]],["testbench"],["instance","counter"]]]]]]],null,0]]]}