{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503513341318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503513341344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 15:35:40 2017 " "Processing started: Wed Aug 23 15:35:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503513341344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513341344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513341345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503513343839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503513343840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_7SEG-display " "Found design unit 1: D_7SEG-display" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503513369717 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_7SEG " "Found entity 1: D_7SEG" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503513369717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_7SEG " "Elaborating entity \"D_7SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503513369804 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX8 D_7SEG.vhd(37) " "VHDL Signal Declaration warning at D_7SEG.vhd(37): used implicit default value for signal \"HEX8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1503513369806 "|D_7SEG"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "D_7SEG.vhd(217) " "Verilog HDL or VHDL warning at D_7SEG.vhd(217): conditional expression evaluates to a constant" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 217 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1503513369809 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369815 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369815 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369815 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369815 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369816 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369816 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369816 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 D_7SEG.vhd(106) " "VHDL Process Statement warning at D_7SEG.vhd(106): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1503513369816 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX0\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369822 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX0\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369822 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX0\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369822 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX0\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369822 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX0\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369823 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX0\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369823 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX0\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369823 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX1\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369823 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX1\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369823 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX1\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369823 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX1\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369823 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX1\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX1\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX1\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX2\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX2\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX2\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX2\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX2\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369824 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX2\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369825 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX2\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369825 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX3\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369825 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX3\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369825 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX3\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369825 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX3\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369825 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX3\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369825 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX3\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369826 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX3\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369826 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX4\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369826 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX4\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369826 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX4\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369826 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX4\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369826 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX4\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX4\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX4\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX5\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX5\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX5\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX5\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX5\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369827 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX5\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369828 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX5\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369828 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX6\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369828 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX6\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369828 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX6\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369828 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX6\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369828 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX6\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369828 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX6\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX6\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] D_7SEG.vhd(106) " "Inferred latch for \"HEX7\[6\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] D_7SEG.vhd(106) " "Inferred latch for \"HEX7\[5\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] D_7SEG.vhd(106) " "Inferred latch for \"HEX7\[4\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] D_7SEG.vhd(106) " "Inferred latch for \"HEX7\[3\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] D_7SEG.vhd(106) " "Inferred latch for \"HEX7\[2\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] D_7SEG.vhd(106) " "Inferred latch for \"HEX7\[1\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369829 "|D_7SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] D_7SEG.vhd(106) " "Inferred latch for \"HEX7\[0\]\" at D_7SEG.vhd(106)" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513369830 "|D_7SEG"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[6\] GND " "Pin \"HEX8\[6\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[5\] GND " "Pin \"HEX8\[5\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[4\] GND " "Pin \"HEX8\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[3\] GND " "Pin \"HEX8\[3\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[2\] GND " "Pin \"HEX8\[2\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[1\] GND " "Pin \"HEX8\[1\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[0\] GND " "Pin \"HEX8\[0\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503513370876 "|D_7SEG|HEX8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1503513370876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1503513371021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503513372391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503513372391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503513373198 "|D_7SEG|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503513373198 "|D_7SEG|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503513373198 "|D_7SEG|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503513373198 "|D_7SEG|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/Cliente/Dropbox/Fase_04/Projeto_Integrador_II/projetointegrador_II/D_7SEG/D_7SEG.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503513373198 "|D_7SEG|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1503513373198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503513373199 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503513373199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503513373199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503513373199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503513373235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 15:36:13 2017 " "Processing ended: Wed Aug 23 15:36:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503513373235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503513373235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503513373235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503513373235 ""}
