// Seed: 1503404048
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri   id_3,
    output tri0  id_4
);
  supply1 id_6 = 1'b0;
  wire id_7;
  assign id_4 = 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    output wire id_8,
    output tri0 id_9
);
  shortint module_1;
  assign id_2 = 1;
  nor (id_9, id_6, id_1, id_0, id_7);
  module_0(
      id_2, id_6, id_8, id_9, id_9
  );
endmodule
