\hypertarget{structRstc}{}\section{Rstc Struct Reference}
\label{structRstc}\index{Rstc@{Rstc}}


\mbox{\hyperlink{structRstc}{Rstc}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+rstc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structRstc_a93addad3d19058599aeac30a19f09c0e}\label{structRstc_a93addad3d19058599aeac30a19f09c0e}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structRstc_a93addad3d19058599aeac30a19f09c0e}{R\+S\+T\+C\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRstc}{Rstc}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRstc_a52a8e1d8a6358b7fd40b830bc85d2544}\label{structRstc_a52a8e1d8a6358b7fd40b830bc85d2544}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRstc_a52a8e1d8a6358b7fd40b830bc85d2544}{R\+S\+T\+C\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRstc}{Rstc}} Offset\+: 0x04) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRstc_a2184eb0dd1da96ae11d14e0f9c8ab554}\label{structRstc_a2184eb0dd1da96ae11d14e0f9c8ab554}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRstc_a2184eb0dd1da96ae11d14e0f9c8ab554}{R\+S\+T\+C\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRstc}{Rstc}} Offset\+: 0x08) Mode Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structRstc}{Rstc}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+rstc.\+h\end{DoxyCompactItemize}
