TimeQuest Timing Analyzer report for Digital_Clock
Tue Jun 14 16:48:41 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_div:clk_1M_generator|clk_out1'
 12. Slow Model Setup: 'clock_div:clk_1M_generator|clk_out2'
 13. Slow Model Setup: 'clk'
 14. Slow Model Setup: 'mode[0]~reg0'
 15. Slow Model Setup: 'mode[1]~reg0'
 16. Slow Model Setup: 'sw'
 17. Slow Model Hold: 'sw'
 18. Slow Model Hold: 'mode[0]~reg0'
 19. Slow Model Hold: 'clk'
 20. Slow Model Hold: 'mode[1]~reg0'
 21. Slow Model Hold: 'clock_div:clk_1M_generator|clk_out1'
 22. Slow Model Hold: 'clock_div:clk_1M_generator|clk_out2'
 23. Slow Model Recovery: 'clock_div:clk_1M_generator|clk_out1'
 24. Slow Model Recovery: 'mode[0]~reg0'
 25. Slow Model Recovery: 'mode[1]~reg0'
 26. Slow Model Removal: 'mode[1]~reg0'
 27. Slow Model Removal: 'mode[0]~reg0'
 28. Slow Model Removal: 'clock_div:clk_1M_generator|clk_out1'
 29. Slow Model Minimum Pulse Width: 'clk'
 30. Slow Model Minimum Pulse Width: 'sw'
 31. Slow Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out1'
 32. Slow Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out2'
 33. Slow Model Minimum Pulse Width: 'mode[0]~reg0'
 34. Slow Model Minimum Pulse Width: 'mode[1]~reg0'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast Model Setup Summary
 40. Fast Model Hold Summary
 41. Fast Model Recovery Summary
 42. Fast Model Removal Summary
 43. Fast Model Minimum Pulse Width Summary
 44. Fast Model Setup: 'clock_div:clk_1M_generator|clk_out1'
 45. Fast Model Setup: 'clock_div:clk_1M_generator|clk_out2'
 46. Fast Model Setup: 'clk'
 47. Fast Model Setup: 'mode[0]~reg0'
 48. Fast Model Setup: 'mode[1]~reg0'
 49. Fast Model Setup: 'sw'
 50. Fast Model Hold: 'sw'
 51. Fast Model Hold: 'clk'
 52. Fast Model Hold: 'mode[0]~reg0'
 53. Fast Model Hold: 'mode[1]~reg0'
 54. Fast Model Hold: 'clock_div:clk_1M_generator|clk_out1'
 55. Fast Model Hold: 'clock_div:clk_1M_generator|clk_out2'
 56. Fast Model Recovery: 'mode[0]~reg0'
 57. Fast Model Recovery: 'clock_div:clk_1M_generator|clk_out1'
 58. Fast Model Recovery: 'mode[1]~reg0'
 59. Fast Model Removal: 'mode[1]~reg0'
 60. Fast Model Removal: 'mode[0]~reg0'
 61. Fast Model Removal: 'clock_div:clk_1M_generator|clk_out1'
 62. Fast Model Minimum Pulse Width: 'clk'
 63. Fast Model Minimum Pulse Width: 'sw'
 64. Fast Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out1'
 65. Fast Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out2'
 66. Fast Model Minimum Pulse Width: 'mode[0]~reg0'
 67. Fast Model Minimum Pulse Width: 'mode[1]~reg0'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Multicorner Timing Analysis Summary
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Setup Transfers
 78. Hold Transfers
 79. Recovery Transfers
 80. Removal Transfers
 81. Report TCCS
 82. Report RSKM
 83. Unconstrained Paths
 84. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Digital_Clock                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; clock_div:clk_1M_generator|clk_out1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_div:clk_1M_generator|clk_out1 } ;
; clock_div:clk_1M_generator|clk_out2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_div:clk_1M_generator|clk_out2 } ;
; mode[0]~reg0                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mode[0]~reg0 }                        ;
; mode[1]~reg0                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mode[1]~reg0 }                        ;
; sw                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sw }                                  ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                            ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; INF MHz    ; 247.16 MHz      ; mode[0]~reg0                        ; limit due to hold check                                       ;
; INF MHz    ; 246.79 MHz      ; mode[1]~reg0                        ; limit due to hold check                                       ;
; 159.95 MHz ; 159.95 MHz      ; clock_div:clk_1M_generator|clk_out1 ;                                                               ;
; 257.73 MHz ; 257.73 MHz      ; clock_div:clk_1M_generator|clk_out2 ;                                                               ;
; 444.05 MHz ; 420.17 MHz      ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clock_div:clk_1M_generator|clk_out1 ; -3.668 ; -288.894      ;
; clock_div:clk_1M_generator|clk_out2 ; -2.880 ; -99.270       ;
; clk                                 ; -1.252 ; -6.366        ;
; mode[0]~reg0                        ; 1.277  ; 0.000         ;
; mode[1]~reg0                        ; 1.410  ; 0.000         ;
; sw                                  ; 2.350  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; sw                                  ; -3.315 ; -5.528        ;
; mode[0]~reg0                        ; -2.573 ; -9.006        ;
; clk                                 ; -2.541 ; -5.082        ;
; mode[1]~reg0                        ; -2.156 ; -4.305        ;
; clock_div:clk_1M_generator|clk_out1 ; 0.391  ; 0.000         ;
; clock_div:clk_1M_generator|clk_out2 ; 0.391  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Recovery Summary                                  ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clock_div:clk_1M_generator|clk_out1 ; -0.778 ; -29.996       ;
; mode[0]~reg0                        ; -0.640 ; -1.323        ;
; mode[1]~reg0                        ; -0.231 ; -0.596        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Removal Summary                                   ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; mode[1]~reg0                        ; -2.673 ; -5.038        ;
; mode[0]~reg0                        ; 0.053  ; 0.000         ;
; clock_div:clk_1M_generator|clk_out1 ; 1.044  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.380 ; -8.380        ;
; sw                                  ; -1.222 ; -3.222        ;
; clock_div:clk_1M_generator|clk_out1 ; -0.500 ; -164.000      ;
; clock_div:clk_1M_generator|clk_out2 ; -0.500 ; -37.000       ;
; mode[0]~reg0                        ; 0.500  ; 0.000         ;
; mode[1]~reg0                        ; 0.500  ; 0.000         ;
+-------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                             ;
+--------+------------------------------------+----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -3.668 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.699      ;
; -3.665 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.699      ;
; -3.643 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.674      ;
; -3.629 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.663      ;
; -3.628 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.659      ;
; -3.602 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.646      ;
; -3.536 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.580      ;
; -3.530 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.564      ;
; -3.514 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.550      ;
; -3.511 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.542      ;
; -3.511 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.542      ;
; -3.511 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.542      ;
; -3.511 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.542      ;
; -3.511 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.542      ;
; -3.508 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.542      ;
; -3.508 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.542      ;
; -3.508 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.542      ;
; -3.508 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.542      ;
; -3.508 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.542      ;
; -3.486 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.517      ;
; -3.486 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.517      ;
; -3.486 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.517      ;
; -3.486 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.517      ;
; -3.486 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.517      ;
; -3.482 ; time_blk:time_generator|v_sec[2]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.526      ;
; -3.481 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.515      ;
; -3.480 ; time_blk:time_generator|v_secc[19] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.514      ;
; -3.472 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.506      ;
; -3.472 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.506      ;
; -3.472 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.506      ;
; -3.472 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.506      ;
; -3.472 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.506      ;
; -3.471 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.502      ;
; -3.471 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.502      ;
; -3.471 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.502      ;
; -3.471 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.502      ;
; -3.471 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.502      ;
; -3.464 ; time_blk:time_generator|v_secc[2]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.495      ;
; -3.445 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.489      ;
; -3.445 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.489      ;
; -3.445 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.489      ;
; -3.445 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.489      ;
; -3.445 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.489      ;
; -3.440 ; time_blk:time_generator|v_secc[3]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.471      ;
; -3.428 ; time_blk:time_generator|v_secc[10] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.462      ;
; -3.403 ; time_blk:time_generator|v_min[4]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.439      ;
; -3.391 ; time_blk:time_generator|v_min[3]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.427      ;
; -3.381 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.412      ;
; -3.381 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.412      ;
; -3.381 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.412      ;
; -3.381 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.412      ;
; -3.381 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.412      ;
; -3.379 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.423      ;
; -3.379 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.423      ;
; -3.379 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.423      ;
; -3.379 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.423      ;
; -3.379 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.423      ;
; -3.378 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.412      ;
; -3.378 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.412      ;
; -3.378 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.412      ;
; -3.378 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.412      ;
; -3.378 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.412      ;
; -3.373 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.407      ;
; -3.373 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.407      ;
; -3.373 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.407      ;
; -3.373 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.407      ;
; -3.373 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.407      ;
; -3.361 ; time_blk:time_generator|v_secc[6]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.392      ;
; -3.357 ; time_blk:time_generator|v_secc[13] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.391      ;
; -3.357 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.393      ;
; -3.357 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.393      ;
; -3.357 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.393      ;
; -3.357 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.393      ;
; -3.357 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 4.393      ;
; -3.356 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.387      ;
; -3.356 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.387      ;
; -3.356 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.387      ;
; -3.356 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.387      ;
; -3.356 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.387      ;
; -3.353 ; time_blk:time_generator|v_sec[1]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.397      ;
; -3.342 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.376      ;
; -3.342 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.376      ;
; -3.342 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.376      ;
; -3.342 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.376      ;
; -3.342 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.376      ;
; -3.341 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.372      ;
; -3.341 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.372      ;
; -3.341 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.372      ;
; -3.341 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.372      ;
; -3.341 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 4.372      ;
; -3.325 ; time_blk:time_generator|v_sec[2]   ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.369      ;
; -3.325 ; time_blk:time_generator|v_sec[2]   ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.369      ;
; -3.325 ; time_blk:time_generator|v_sec[2]   ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.369      ;
; -3.325 ; time_blk:time_generator|v_sec[2]   ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.369      ;
; -3.325 ; time_blk:time_generator|v_sec[2]   ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 4.369      ;
; -3.324 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.358      ;
; -3.324 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.358      ;
; -3.324 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.358      ;
; -3.324 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.358      ;
; -3.324 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 4.358      ;
+--------+------------------------------------+----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_div:clk_1M_generator|clk_out2'                                                                                                                                                 ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.880 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.914      ;
; -2.856 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.892      ;
; -2.842 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.877      ;
; -2.842 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.876      ;
; -2.842 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.878      ;
; -2.841 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.876      ;
; -2.838 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.874      ;
; -2.836 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.872      ;
; -2.831 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.865      ;
; -2.824 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.859      ;
; -2.824 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.859      ;
; -2.824 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.859      ;
; -2.824 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.859      ;
; -2.824 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.859      ;
; -2.824 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.859      ;
; -2.820 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.854      ;
; -2.820 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.854      ;
; -2.820 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.854      ;
; -2.820 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.854      ;
; -2.818 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.854      ;
; -2.818 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 3.856      ;
; -2.814 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 3.852      ;
; -2.812 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 3.850      ;
; -2.807 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.843      ;
; -2.804 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.839      ;
; -2.804 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.841      ;
; -2.803 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.838      ;
; -2.803 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.840      ;
; -2.800 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.837      ;
; -2.799 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.836      ;
; -2.798 ; time_blk:time_generator|v1_secc[6]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.833      ;
; -2.798 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.835      ;
; -2.797 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.834      ;
; -2.793 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.828      ;
; -2.792 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.827      ;
; -2.786 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.821      ;
; -2.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.823      ;
; -2.786 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.821      ;
; -2.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.823      ;
; -2.786 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.821      ;
; -2.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.823      ;
; -2.786 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.821      ;
; -2.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.823      ;
; -2.786 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.821      ;
; -2.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.823      ;
; -2.786 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.821      ;
; -2.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.823      ;
; -2.782 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.819      ;
; -2.782 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.819      ;
; -2.782 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.819      ;
; -2.782 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.819      ;
; -2.782 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.819      ;
; -2.782 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.819      ;
; -2.782 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.816      ;
; -2.782 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.818      ;
; -2.782 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.816      ;
; -2.782 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.818      ;
; -2.782 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.816      ;
; -2.782 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.818      ;
; -2.782 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.816      ;
; -2.782 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.818      ;
; -2.780 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.817      ;
; -2.780 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.817      ;
; -2.780 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.817      ;
; -2.780 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.817      ;
; -2.780 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.817      ;
; -2.780 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.817      ;
; -2.778 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.814      ;
; -2.778 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.814      ;
; -2.778 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.814      ;
; -2.778 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.814      ;
; -2.776 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.812      ;
; -2.776 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.812      ;
; -2.776 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.812      ;
; -2.776 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.812      ;
; -2.775 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.810      ;
; -2.775 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.810      ;
; -2.775 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.810      ;
; -2.775 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.810      ;
; -2.775 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.810      ;
; -2.775 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.810      ;
; -2.771 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.805      ;
; -2.771 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.805      ;
; -2.771 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.805      ;
; -2.771 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.805      ;
; -2.757 ; time_blk:time_generator|v1_secc[6]  ; time_blk:time_generator|v1_secc[18] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 3.792      ;
; -2.730 ; time_blk:time_generator|v1_secc[6]  ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.766      ;
; -2.695 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 3.731      ;
; -2.671 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 3.709      ;
; -2.667 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[14] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.701      ;
; -2.667 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.701      ;
; -2.667 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[18] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.701      ;
; -2.666 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[16] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.700      ;
; -2.657 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.694      ;
; -2.656 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.693      ;
; -2.654 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 3.688      ;
; -2.646 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.683      ;
; -2.646 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.683      ;
; -2.646 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.683      ;
; -2.646 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 3.683      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.252 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.288      ;
; -1.252 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.288      ;
; -1.210 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.246      ;
; -1.128 ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.164      ;
; -1.128 ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.164      ;
; -1.127 ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.163      ;
; -1.073 ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.109      ;
; -1.053 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.089      ;
; -0.999 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.035      ;
; -0.982 ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.018      ;
; -0.982 ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 2.018      ;
; -0.947 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.983      ;
; -0.893 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.929      ;
; -0.837 ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.873      ;
; -0.712 ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.748      ;
; -0.712 ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.748      ;
; -0.685 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.721      ;
; -0.643 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.679      ;
; -0.579 ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.615      ;
; -0.561 ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.597      ;
; -0.524 ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.560      ;
; -0.466 ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.502      ;
; -0.460 ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.496      ;
; -0.453 ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.489      ;
; -0.450 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.486      ;
; -0.064 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.100      ;
; -0.051 ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.087      ;
; -0.032 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.068      ;
; 0.091  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.945      ;
; 2.811  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; 0.500        ; 2.682      ; 0.657      ;
; 2.811  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; 0.500        ; 2.682      ; 0.657      ;
; 3.311  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; 1.000        ; 2.682      ; 0.657      ;
; 3.311  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; 1.000        ; 2.682      ; 0.657      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mode[0]~reg0'                                                                                              ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; 1.277 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 3.664      ; 2.028      ;
; 1.407 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.500        ; 3.664      ; 1.898      ;
; 1.449 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 3.666      ; 2.023      ;
; 1.579 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.500        ; 3.666      ; 1.893      ;
; 1.777 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 3.664      ; 2.028      ;
; 1.907 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 1.000        ; 3.664      ; 1.898      ;
; 1.949 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 3.666      ; 2.023      ;
; 2.060 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 3.364      ; 1.220      ;
; 2.079 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 1.000        ; 3.666      ; 1.893      ;
; 2.151 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 3.509      ; 1.186      ;
; 2.560 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 3.364      ; 1.220      ;
; 2.651 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 3.509      ; 1.186      ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mode[1]~reg0'                                                                                              ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; 1.410 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.500        ; 3.797      ; 2.028      ;
; 1.540 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.500        ; 3.797      ; 1.898      ;
; 1.582 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.500        ; 3.799      ; 2.023      ;
; 1.712 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.500        ; 3.799      ; 1.893      ;
; 1.910 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 1.000        ; 3.797      ; 2.028      ;
; 2.040 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 1.000        ; 3.797      ; 1.898      ;
; 2.082 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 1.000        ; 3.799      ; 2.023      ;
; 2.212 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 1.000        ; 3.799      ; 1.893      ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sw'                                                                                    ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 2.350 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; 0.500        ; 3.456      ; 1.892      ;
; 2.483 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; 0.500        ; 3.456      ; 1.759      ;
; 2.850 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; 1.000        ; 3.456      ; 1.892      ;
; 2.983 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; 1.000        ; 3.456      ; 1.759      ;
; 3.585 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; 0.500        ; 3.456      ; 0.657      ;
; 4.085 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; 1.000        ; 3.456      ; 0.657      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sw'                                                                                      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -3.315 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; 0.000        ; 3.456      ; 0.657      ;
; -2.815 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; -0.500       ; 3.456      ; 0.657      ;
; -2.213 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; 0.000        ; 3.456      ; 1.759      ;
; -2.080 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; 0.000        ; 3.456      ; 1.892      ;
; -1.713 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; -0.500       ; 3.456      ; 1.759      ;
; -1.580 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; -0.500       ; 3.456      ; 1.892      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mode[0]~reg0'                                                                                                ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; -2.573 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 3.509      ; 1.186      ;
; -2.394 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 3.364      ; 1.220      ;
; -2.073 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 3.509      ; 1.186      ;
; -2.023 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.000        ; 3.666      ; 1.893      ;
; -2.016 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.000        ; 3.664      ; 1.898      ;
; -1.894 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 3.364      ; 1.220      ;
; -1.893 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 3.666      ; 2.023      ;
; -1.886 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 3.664      ; 2.028      ;
; -1.523 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; -0.500       ; 3.666      ; 1.893      ;
; -1.516 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; -0.500       ; 3.664      ; 1.898      ;
; -1.393 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 3.666      ; 2.023      ;
; -1.386 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 3.664      ; 2.028      ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                          ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.541 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; 0.000        ; 2.682      ; 0.657      ;
; -2.541 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; 0.000        ; 2.682      ; 0.657      ;
; -2.041 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; -0.500       ; 2.682      ; 0.657      ;
; -2.041 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; -0.500       ; 2.682      ; 0.657      ;
; 0.391  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.679  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.945      ;
; 0.802  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.821  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.834  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.942  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.208      ;
; 1.088  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.354      ;
; 1.170  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.436      ;
; 1.185  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.451      ;
; 1.186  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.452      ;
; 1.212  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.478      ;
; 1.220  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.486      ;
; 1.223  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.294  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.560      ;
; 1.331  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.332  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.598      ;
; 1.413  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.679      ;
; 1.414  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.680      ;
; 1.455  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.721      ;
; 1.456  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.722      ;
; 1.482  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.748      ;
; 1.482  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.748      ;
; 1.752  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 1.752  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 1.898  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.898  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.980  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.246      ;
; 1.980  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.246      ;
; 2.022  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.288      ;
; 2.022  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.288      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mode[1]~reg0'                                                                                                ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; -2.156 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.000        ; 3.799      ; 1.893      ;
; -2.149 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.000        ; 3.797      ; 1.898      ;
; -2.026 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.000        ; 3.799      ; 2.023      ;
; -2.019 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.000        ; 3.797      ; 2.028      ;
; -1.656 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; -0.500       ; 3.799      ; 1.893      ;
; -1.649 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; -0.500       ; 3.797      ; 1.898      ;
; -1.526 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; -0.500       ; 3.799      ; 2.023      ;
; -1.519 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; -0.500       ; 3.797      ; 2.028      ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.391 ; LCD_Default:lcd|Reset_Delay:r0|Cont[0]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[0]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart  ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001            ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010            ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000            ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN  ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; LCD_Default:lcd|Reset_Delay:r0|Cont[19]               ; LCD_Default:lcd|Reset_Delay:r0|Cont[19]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; time_blk:time_generator|v1_sec[3]                     ; time_blk:time_generator|sec[3]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; time_blk:time_generator|v1_sec[5]                     ; time_blk:time_generator|sec[5]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.795      ;
; 0.536 ; time_blk:time_generator|v1_sec[1]                     ; time_blk:time_generator|sec[1]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.802      ;
; 0.541 ; time_blk:time_generator|v1_min[2]                     ; time_blk:time_generator|min[2]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.807      ;
; 0.543 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; time_blk:time_generator|v1_min[3]                     ; time_blk:time_generator|min[3]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; time_blk:time_generator|v1_hur[0]                     ; time_blk:time_generator|hour[0]                       ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; time_blk:time_generator|v1_hur[2]                     ; time_blk:time_generator|hour[2]                       ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.812      ;
; 0.549 ; time_blk:time_generator|v1_min[0]                     ; time_blk:time_generator|min[0]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; time_blk:time_generator|v1_min[1]                     ; time_blk:time_generator|min[1]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; time_blk:time_generator|v1_min[4]                     ; time_blk:time_generator|min[4]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; time_blk:time_generator|v1_min[5]                     ; time_blk:time_generator|min[5]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.671 ; time_blk:time_generator|v1_sec[2]                     ; time_blk:time_generator|sec[2]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; time_blk:time_generator|v1_hur[1]                     ; time_blk:time_generator|hour[1]                       ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.938      ;
; 0.672 ; time_blk:time_generator|v1_sec[0]                     ; time_blk:time_generator|sec[0]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.938      ;
; 0.674 ; time_blk:time_generator|v1_sec[4]                     ; time_blk:time_generator|sec[4]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; inc_gen.inc_cnt[16]                                   ; increment~reg0                                        ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.940      ;
; 0.696 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.962      ;
; 0.747 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]              ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.013      ;
; 0.795 ; time_blk:time_generator|v_secc[10]                    ; time_blk:time_generator|v_secc[10]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.062      ;
; 0.796 ; inc_gen.inc_cnt[10]                                   ; inc_gen.inc_cnt[10]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; inc_gen.inc_cnt[9]                                    ; inc_gen.inc_cnt[9]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; inc_gen.dec_cnt[9]                                    ; inc_gen.dec_cnt[9]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; inc_gen.inc_cnt[17]                                   ; increment~reg0                                        ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; inc_gen.inc_cnt[0]                                    ; inc_gen.inc_cnt[0]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; inc_gen.dec_cnt[0]                                    ; inc_gen.dec_cnt[0]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; inc_gen.dec_cnt[10]                                   ; inc_gen.dec_cnt[10]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; inc_gen.inc_cnt[2]                                    ; inc_gen.inc_cnt[2]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; inc_gen.dec_cnt[2]                                    ; inc_gen.dec_cnt[2]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.067      ;
; 0.804 ; time_blk:time_generator|v_secc[11]                    ; time_blk:time_generator|v_secc[11]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; LCD_Default:lcd|Reset_Delay:r0|Cont[11]               ; LCD_Default:lcd|Reset_Delay:r0|Cont[11]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; time_blk:time_generator|v_secc[12]                    ; time_blk:time_generator|v_secc[12]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; time_blk:time_generator|v_secc[1]                     ; time_blk:time_generator|v_secc[1]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; time_blk:time_generator|v_secc[8]                     ; time_blk:time_generator|v_secc[8]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; LCD_Default:lcd|Reset_Delay:r0|Cont[1]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[1]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; inc_gen.inc_cnt[4]                                    ; inc_gen.inc_cnt[4]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; inc_gen.dec_cnt[4]                                    ; inc_gen.dec_cnt[4]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; LCD_Default:lcd|Reset_Delay:r0|Cont[3]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[3]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; LCD_Default:lcd|Reset_Delay:r0|Cont[5]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[5]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; inc_gen.dec_cnt[11]                                   ; inc_gen.dec_cnt[11]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; time_blk:time_generator|v_secc[7]                     ; time_blk:time_generator|v_secc[7]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_Default:lcd|Reset_Delay:r0|Cont[7]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[7]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_Default:lcd|Reset_Delay:r0|Cont[8]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[8]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; inc_gen.inc_cnt[6]                                    ; inc_gen.inc_cnt[6]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; inc_gen.inc_cnt[7]                                    ; inc_gen.inc_cnt[7]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; inc_gen.dec_cnt[6]                                    ; inc_gen.dec_cnt[6]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; inc_gen.dec_cnt[7]                                    ; inc_gen.dec_cnt[7]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; inc_gen.dec_cnt[13]                                   ; inc_gen.dec_cnt[13]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_Start                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; time_blk:time_generator|v_secc[3]                     ; time_blk:time_generator|v_secc[3]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; inc_gen.inc_cnt[11]                                   ; inc_gen.inc_cnt[11]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; time_blk:time_generator|v_secc[5]                     ; time_blk:time_generator|v_secc[5]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; inc_gen.inc_cnt[8]                                    ; inc_gen.inc_cnt[8]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; inc_gen.inc_cnt[13]                                   ; inc_gen.inc_cnt[13]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; inc_gen.inc_cnt[16]                                   ; inc_gen.inc_cnt[16]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; inc_gen.dec_cnt[8]                                    ; inc_gen.dec_cnt[8]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; inc_gen.dec_cnt[16]                                   ; inc_gen.dec_cnt[16]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; LCD_Default:lcd|Reset_Delay:r0|Cont[9]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[9]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.081      ;
; 0.819 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.086      ;
; 0.832 ; inc_gen.dec_cnt[17]                                   ; inc_gen.dec_cnt[17]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.098      ;
; 0.834 ; inc_gen.inc_cnt[17]                                   ; inc_gen.inc_cnt[17]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.100      ;
; 0.837 ; time_blk:time_generator|v_secc[2]                     ; time_blk:time_generator|v_secc[2]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; time_blk:time_generator|v_secc[4]                     ; time_blk:time_generator|v_secc[4]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; inc_gen.inc_cnt[12]                                   ; inc_gen.inc_cnt[12]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; inc_gen.inc_cnt[14]                                   ; inc_gen.inc_cnt[14]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; time_blk:time_generator|v_secc[13]                    ; time_blk:time_generator|v_secc[13]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; inc_gen.dec_cnt[12]                                   ; inc_gen.dec_cnt[12]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; time_blk:time_generator|v_secc[15]                    ; time_blk:time_generator|v_secc[15]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; LCD_Default:lcd|Reset_Delay:r0|Cont[0]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[1]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.108      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_div:clk_1M_generator|clk_out2'                                                                                                                                                 ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.391 ; time_blk:time_generator|v1_secc[6]  ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[14] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; time_blk:time_generator|v1_secc[16] ; time_blk:time_generator|v1_secc[16] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; time_blk:time_generator|v1_secc[17] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; time_blk:time_generator|v1_secc[18] ; time_blk:time_generator|v1_secc[18] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; time_blk:time_generator|v1_secc[19] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.544 ; time_blk:time_generator|v1_hur[4]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.810      ;
; 0.704 ; time_blk:time_generator|v1_min[5]   ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.970      ;
; 0.795 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.061      ;
; 0.802 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; time_blk:time_generator|v1_secc[7]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[1]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; time_blk:time_generator|v1_secc[5]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.072      ;
; 0.811 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.077      ;
; 0.814 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; time_blk:time_generator|v1_hur[3]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.082      ;
; 0.830 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[0]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.096      ;
; 0.833 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[2]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.099      ;
; 0.838 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.104      ;
; 0.847 ; time_blk:time_generator|v1_hur[2]   ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.113      ;
; 0.848 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; time_blk:time_generator|v1_sec[4]   ; time_blk:time_generator|v1_sec[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.115      ;
; 0.978 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.244      ;
; 0.980 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.246      ;
; 0.983 ; time_blk:time_generator|v1_secc[13] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.249      ;
; 0.984 ; time_blk:time_generator|v1_min[4]   ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.250      ;
; 0.990 ; time_blk:time_generator|v1_min[2]   ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.256      ;
; 0.996 ; time_blk:time_generator|v1_min[3]   ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.262      ;
; 1.004 ; time_blk:time_generator|v1_min[0]   ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.270      ;
; 1.020 ; time_blk:time_generator|v1_sec[5]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.286      ;
; 1.023 ; time_blk:time_generator|v1_sec[3]   ; time_blk:time_generator|v1_sec[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.289      ;
; 1.036 ; time_blk:time_generator|v1_min[1]   ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.302      ;
; 1.185 ; time_blk:time_generator|v1_secc[7]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.451      ;
; 1.194 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.460      ;
; 1.197 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.463      ;
; 1.199 ; time_blk:time_generator|v1_hur[3]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.465      ;
; 1.216 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[1]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.482      ;
; 1.219 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.485      ;
; 1.221 ; time_blk:time_generator|v1_sec[0]   ; time_blk:time_generator|v1_sec[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.490      ;
; 1.229 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.495      ;
; 1.233 ; time_blk:time_generator|v1_hur[2]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.499      ;
; 1.234 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.500      ;
; 1.235 ; time_blk:time_generator|v1_sec[4]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.501      ;
; 1.249 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.515      ;
; 1.256 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.522      ;
; 1.260 ; time_blk:time_generator|v1_secc[5]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.526      ;
; 1.265 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.531      ;
; 1.268 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.534      ;
; 1.281 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[2]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.547      ;
; 1.289 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 1.553      ;
; 1.290 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.556      ;
; 1.304 ; time_blk:time_generator|v1_hur[2]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.570      ;
; 1.305 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.571      ;
; 1.320 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.586      ;
; 1.331 ; time_blk:time_generator|v1_secc[5]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.597      ;
; 1.333 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 1.597      ;
; 1.336 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.602      ;
; 1.339 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.605      ;
; 1.352 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.618      ;
; 1.361 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.627      ;
; 1.366 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.632      ;
; 1.373 ; time_blk:time_generator|v1_min[2]   ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.639      ;
; 1.375 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[2]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.641      ;
; 1.376 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.642      ;
; 1.379 ; time_blk:time_generator|v1_min[3]   ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.645      ;
; 1.387 ; time_blk:time_generator|v1_min[0]   ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.653      ;
; 1.398 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.664      ;
; 1.404 ; time_blk:time_generator|v1_secc[7]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 1.668      ;
; 1.406 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.672      ;
; 1.409 ; time_blk:time_generator|v1_sec[3]   ; time_blk:time_generator|v1_sec[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.675      ;
; 1.410 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.676      ;
; 1.422 ; time_blk:time_generator|v1_min[1]   ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.688      ;
; 1.423 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.689      ;
; 1.431 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 1.695      ;
; 1.437 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; time_blk:time_generator|v1_secc[13] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.703      ;
; 1.444 ; time_blk:time_generator|v1_min[2]   ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.710      ;
; 1.446 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.712      ;
; 1.458 ; time_blk:time_generator|v1_min[0]   ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.724      ;
; 1.460 ; time_blk:time_generator|v1_min[4]   ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.726      ;
; 1.462 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.728      ;
; 1.469 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.735      ;
; 1.475 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 1.739      ;
; 1.480 ; time_blk:time_generator|v1_sec[3]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.746      ;
; 1.493 ; time_blk:time_generator|v1_min[1]   ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.759      ;
; 1.494 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.760      ;
; 1.502 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 1.766      ;
; 1.503 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.503 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.503 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.503 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.503 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.503 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.503 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.517 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 1.783      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                                                   ;
+--------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.778 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.010     ; 1.804      ;
; -0.765 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.809      ;
; -0.765 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.809      ;
; -0.758 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_Start                 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.802      ;
; -0.758 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.802      ;
; -0.758 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.802      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.742 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 1.786      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.703 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.739      ;
; -0.699 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.735      ;
; -0.699 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.735      ;
; -0.482 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.518      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.500      ;
; -0.274 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.310      ;
; -0.274 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.310      ;
; -0.274 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.310      ;
; -0.274 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.310      ;
; -0.274 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 1.310      ;
+--------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'mode[0]~reg0'                                                                                                                     ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; -0.640 ; increment~reg0 ; time_blk:time_generator|inc_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 1.067      ; 1.373      ;
; -0.364 ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 1.367      ; 1.122      ;
; -0.319 ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 1.362      ; 1.237      ;
; 0.025  ; decrement~reg0 ; time_blk:time_generator|dec_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 1.205      ; 0.758      ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'mode[1]~reg0'                                                                                                                     ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; -0.231 ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 1.500      ; 1.122      ;
; -0.186 ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 1.495      ; 1.237      ;
; -0.146 ; increment~reg0 ; time_blk:time_generator|inc_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 1.554      ; 1.376      ;
; -0.033 ; decrement~reg0 ; time_blk:time_generator|dec_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 1.376      ; 0.754      ;
; 1.576  ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.500        ; 3.680      ; 1.699      ;
; 1.710  ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.500        ; 3.680      ; 1.565      ;
; 2.076  ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 1.000        ; 3.680      ; 1.699      ;
; 2.210  ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 1.000        ; 3.680      ; 1.565      ;
; 2.215  ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.500        ; 3.851      ; 1.562      ;
; 2.349  ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.500        ; 3.851      ; 1.428      ;
; 2.715  ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 1.000        ; 3.851      ; 1.562      ;
; 2.849  ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 1.000        ; 3.851      ; 1.428      ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'mode[1]~reg0'                                                                                                                      ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; -2.673 ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.000        ; 3.851      ; 1.428      ;
; -2.539 ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.000        ; 3.851      ; 1.562      ;
; -2.365 ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.000        ; 3.680      ; 1.565      ;
; -2.231 ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.000        ; 3.680      ; 1.699      ;
; -2.173 ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; -0.500       ; 3.851      ; 1.428      ;
; -2.039 ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; -0.500       ; 3.851      ; 1.562      ;
; -1.865 ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; -0.500       ; 3.680      ; 1.565      ;
; -1.731 ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; -0.500       ; 3.680      ; 1.699      ;
; -0.122 ; decrement~reg0 ; time_blk:time_generator|dec_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 1.376      ; 0.754      ;
; 0.122  ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 1.500      ; 1.122      ;
; 0.242  ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 1.495      ; 1.237      ;
; 0.322  ; increment~reg0 ; time_blk:time_generator|inc_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 1.554      ; 1.376      ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'mode[0]~reg0'                                                                                                                     ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; 0.053 ; decrement~reg0 ; time_blk:time_generator|dec_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 1.205      ; 0.758      ;
; 0.255 ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 1.367      ; 1.122      ;
; 0.375 ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 1.362      ; 1.237      ;
; 0.806 ; increment~reg0 ; time_blk:time_generator|inc_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 1.067      ; 1.373      ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                                                   ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.044 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.310      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.500      ;
; 1.252 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.518      ;
; 1.252 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.518      ;
; 1.252 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.518      ;
; 1.252 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.518      ;
; 1.252 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.518      ;
; 1.252 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.518      ;
; 1.252 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.518      ;
; 1.469 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.735      ;
; 1.469 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.735      ;
; 1.469 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.735      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 1.739      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.512 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.786      ;
; 1.528 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_Start                 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.802      ;
; 1.528 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.802      ;
; 1.528 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.802      ;
; 1.535 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.809      ;
; 1.535 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 1.809      ;
; 1.548 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.010     ; 1.804      ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[4]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|clk_out1|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|clk_out1|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|clk_out2|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|clk_out2|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sw'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; sw    ; Rise       ; sw               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sw    ; Rise       ; mode[0]~reg0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[0]~reg0     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sw    ; Rise       ; mode[1]~reg0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[1]~reg0     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sw    ; Rise       ; mode[0]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[0]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sw    ; Rise       ; mode[1]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[1]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sw    ; Rise       ; sw|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sw    ; Rise       ; sw|combout       ;
+--------+--------------+----------------+------------------+-------+------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out1'                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out2'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[9]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[4]|clk               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mode[0]~reg0'                                                                                  ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; mode[0]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; mode[0]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_min          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_min          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_min          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_min          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|dec_min|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|dec_min|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_min|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_min|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|datad           ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mode[1]~reg0'                                                                                  ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; mode[1]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; mode[1]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_hur          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_hur          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_hur          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_hur          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|dec_hur|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|dec_hur|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_hur|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_hur|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|datac           ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; CAL       ; clock_div:clk_1M_generator|clk_out1 ; 8.504 ; 8.504 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; CHA       ; clock_div:clk_1M_generator|clk_out1 ; 9.232 ; 9.232 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; ENG       ; clock_div:clk_1M_generator|clk_out1 ; 9.598 ; 9.598 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; USA       ; clock_div:clk_1M_generator|clk_out1 ; 8.486 ; 8.486 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; reset     ; clock_div:clk_1M_generator|clk_out1 ; 6.385 ; 6.385 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stop      ; clock_div:clk_1M_generator|clk_out1 ; 2.824 ; 2.824 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stpw      ; clock_div:clk_1M_generator|clk_out1 ; 2.652 ; 2.652 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrease  ; clock_div:clk_1M_generator|clk_out1 ; 4.176 ; 4.176 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increase  ; clock_div:clk_1M_generator|clk_out1 ; 4.530 ; 4.530 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; hold      ; clock_div:clk_1M_generator|clk_out2 ; 1.764 ; 1.764 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; stpw      ; clock_div:clk_1M_generator|clk_out2 ; 1.839 ; 1.839 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; CAL       ; clock_div:clk_1M_generator|clk_out1 ; -5.812 ; -5.812 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; CHA       ; clock_div:clk_1M_generator|clk_out1 ; -5.368 ; -5.368 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; ENG       ; clock_div:clk_1M_generator|clk_out1 ; -6.358 ; -6.358 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; USA       ; clock_div:clk_1M_generator|clk_out1 ; -5.009 ; -5.009 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; reset     ; clock_div:clk_1M_generator|clk_out1 ; -4.856 ; -4.856 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stop      ; clock_div:clk_1M_generator|clk_out1 ; -0.486 ; -0.486 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stpw      ; clock_div:clk_1M_generator|clk_out1 ; 0.190  ; 0.190  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrease  ; clock_div:clk_1M_generator|clk_out1 ; -3.922 ; -3.922 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increase  ; clock_div:clk_1M_generator|clk_out1 ; -4.025 ; -4.025 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; hold      ; clock_div:clk_1M_generator|clk_out2 ; -0.771 ; -0.771 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; stpw      ; clock_div:clk_1M_generator|clk_out2 ; -0.773 ; -0.773 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+---------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port     ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+---------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; LCD_DATA[*]   ; clock_div:clk_1M_generator|clk_out1 ; 7.780  ; 7.780  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[0]  ; clock_div:clk_1M_generator|clk_out1 ; 7.780  ; 7.780  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[1]  ; clock_div:clk_1M_generator|clk_out1 ; 7.036  ; 7.036  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[2]  ; clock_div:clk_1M_generator|clk_out1 ; 7.097  ; 7.097  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[3]  ; clock_div:clk_1M_generator|clk_out1 ; 7.135  ; 7.135  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[4]  ; clock_div:clk_1M_generator|clk_out1 ; 7.036  ; 7.036  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[5]  ; clock_div:clk_1M_generator|clk_out1 ; 7.616  ; 7.616  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[6]  ; clock_div:clk_1M_generator|clk_out1 ; 7.139  ; 7.139  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[7]  ; clock_div:clk_1M_generator|clk_out1 ; 6.848  ; 6.848  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_EN        ; clock_div:clk_1M_generator|clk_out1 ; 7.867  ; 7.867  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_RS        ; clock_div:clk_1M_generator|clk_out1 ; 6.974  ; 6.974  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.364 ; 10.364 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.363 ; 10.363 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 10.337 ; 10.337 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.333 ; 10.333 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.339 ; 10.339 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.364 ; 10.364 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 10.238 ; 10.238 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 11.266 ; 11.266 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.606 ; 10.606 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 10.733 ; 10.733 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 10.674 ; 10.674 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 11.047 ; 11.047 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 11.266 ; 11.266 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 11.029 ; 11.029 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 11.026 ; 11.026 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.827 ; 10.827 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.827 ; 10.827 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 10.002 ; 10.002 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.613  ; 9.613  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.697 ; 10.697 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.667 ; 10.667 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.678 ; 10.678 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 9.056  ; 9.056  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 11.173 ; 11.173 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 11.173 ; 11.173 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 11.130 ; 11.130 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.596  ; 9.596  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 11.100 ; 11.100 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 11.121 ; 11.121 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 11.136 ; 11.136 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 10.825 ; 10.825 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.723 ; 10.723 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.450 ; 10.450 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 9.140  ; 9.140  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.149  ; 9.149  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.271 ; 10.271 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.196 ; 10.196 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.723 ; 10.723 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 8.846  ; 8.846  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.383 ; 10.383 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.383 ; 10.383 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 10.223 ; 10.223 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.745  ; 9.745  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.379 ; 10.379 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.081 ; 10.081 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.042 ; 10.042 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 10.077 ; 10.077 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrement     ; clock_div:clk_1M_generator|clk_out1 ; 6.593  ; 6.593  ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increment     ; clock_div:clk_1M_generator|clk_out1 ; 6.956  ; 6.956  ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; mode[*]       ; mode[0]~reg0                        ; 5.330  ;        ; Rise       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ; 5.330  ;        ; Rise       ; mode[0]~reg0                        ;
; mode[*]       ; mode[0]~reg0                        ;        ; 5.330  ; Fall       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ;        ; 5.330  ; Fall       ; mode[0]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ; 5.627  ;        ; Rise       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ; 5.627  ;        ; Rise       ; mode[1]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ;        ; 5.627  ; Fall       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ;        ; 5.627  ; Fall       ; mode[1]~reg0                        ;
+---------------+-------------------------------------+--------+--------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port     ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; LCD_DATA[*]   ; clock_div:clk_1M_generator|clk_out1 ; 6.848 ; 6.848 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[0]  ; clock_div:clk_1M_generator|clk_out1 ; 7.780 ; 7.780 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[1]  ; clock_div:clk_1M_generator|clk_out1 ; 7.036 ; 7.036 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[2]  ; clock_div:clk_1M_generator|clk_out1 ; 7.097 ; 7.097 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[3]  ; clock_div:clk_1M_generator|clk_out1 ; 7.135 ; 7.135 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[4]  ; clock_div:clk_1M_generator|clk_out1 ; 7.036 ; 7.036 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[5]  ; clock_div:clk_1M_generator|clk_out1 ; 7.616 ; 7.616 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[6]  ; clock_div:clk_1M_generator|clk_out1 ; 7.139 ; 7.139 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[7]  ; clock_div:clk_1M_generator|clk_out1 ; 6.848 ; 6.848 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_EN        ; clock_div:clk_1M_generator|clk_out1 ; 7.867 ; 7.867 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_RS        ; clock_div:clk_1M_generator|clk_out1 ; 6.974 ; 6.974 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 9.422 ; 9.422 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 9.584 ; 9.584 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.557 ; 9.557 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 9.554 ; 9.554 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 9.557 ; 9.557 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 9.589 ; 9.589 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 9.422 ; 9.422 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 8.267 ; 8.267 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 8.267 ; 8.267 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 8.394 ; 8.394 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 8.393 ; 8.393 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 8.719 ; 8.719 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 8.855 ; 8.855 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 8.699 ; 8.699 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 8.690 ; 8.690 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 8.148 ; 8.148 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 8.791 ; 8.791 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 8.425 ; 8.425 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 8.148 ; 8.148 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 8.628 ; 8.628 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 8.599 ; 8.599 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 8.608 ; 8.608 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 8.177 ; 8.177 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 8.590 ; 8.590 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 9.447 ; 9.447 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 9.404 ; 9.404 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 8.590 ; 8.590 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 9.374 ; 9.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 9.395 ; 9.395 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 9.410 ; 9.410 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 9.099 ; 9.099 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 8.481 ; 8.481 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 9.212 ; 9.212 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 8.485 ; 8.485 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 8.481 ; 8.481 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 9.013 ; 9.013 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 8.969 ; 8.969 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 9.485 ; 9.485 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 8.626 ; 8.626 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 8.119 ; 8.119 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 9.307 ; 9.307 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 9.147 ; 9.147 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 8.119 ; 8.119 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 9.303 ; 9.303 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 9.005 ; 9.005 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 8.966 ; 8.966 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 9.001 ; 9.001 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrement     ; clock_div:clk_1M_generator|clk_out1 ; 6.593 ; 6.593 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increment     ; clock_div:clk_1M_generator|clk_out1 ; 6.956 ; 6.956 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; mode[*]       ; mode[0]~reg0                        ; 5.330 ;       ; Rise       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ; 5.330 ;       ; Rise       ; mode[0]~reg0                        ;
; mode[*]       ; mode[0]~reg0                        ;       ; 5.330 ; Fall       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ;       ; 5.330 ; Fall       ; mode[0]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ; 5.627 ;       ; Rise       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ; 5.627 ;       ; Rise       ; mode[1]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ;       ; 5.627 ; Fall       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ;       ; 5.627 ; Fall       ; mode[1]~reg0                        ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clock_div:clk_1M_generator|clk_out1 ; -1.158 ; -57.512       ;
; clock_div:clk_1M_generator|clk_out2 ; -0.802 ; -26.421       ;
; clk                                 ; -0.113 ; -0.226        ;
; mode[0]~reg0                        ; 1.178  ; 0.000         ;
; mode[1]~reg0                        ; 1.228  ; 0.000         ;
; sw                                  ; 1.637  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; sw                                  ; -1.777 ; -3.084        ;
; clk                                 ; -1.585 ; -3.170        ;
; mode[0]~reg0                        ; -1.478 ; -5.364        ;
; mode[1]~reg0                        ; -1.290 ; -2.571        ;
; clock_div:clk_1M_generator|clk_out1 ; 0.215  ; 0.000         ;
; clock_div:clk_1M_generator|clk_out2 ; 0.215  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Recovery Summary                                  ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; mode[0]~reg0                        ; -0.079 ; -0.079        ;
; clock_div:clk_1M_generator|clk_out1 ; 0.060  ; 0.000         ;
; mode[1]~reg0                        ; 0.117  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Removal Summary                                   ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; mode[1]~reg0                        ; -1.564 ; -2.957        ;
; mode[0]~reg0                        ; 0.377  ; 0.000         ;
; clock_div:clk_1M_generator|clk_out1 ; 0.587  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.380 ; -8.380        ;
; sw                                  ; -1.222 ; -3.222        ;
; clock_div:clk_1M_generator|clk_out1 ; -0.500 ; -164.000      ;
; clock_div:clk_1M_generator|clk_out2 ; -0.500 ; -37.000       ;
; mode[0]~reg0                        ; 0.500  ; 0.000         ;
; mode[1]~reg0                        ; 0.500  ; 0.000         ;
+-------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                             ;
+--------+------------------------------------+----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.158 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.186      ;
; -1.151 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.006     ; 2.177      ;
; -1.145 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.173      ;
; -1.144 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.006     ; 2.170      ;
; -1.143 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.006     ; 2.169      ;
; -1.127 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.005      ; 2.164      ;
; -1.114 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.142      ;
; -1.107 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.005      ; 2.144      ;
; -1.080 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.109      ;
; -1.080 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.109      ;
; -1.080 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.109      ;
; -1.080 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.109      ;
; -1.080 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.109      ;
; -1.075 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.103      ;
; -1.073 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.100      ;
; -1.073 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.100      ;
; -1.073 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.100      ;
; -1.073 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.100      ;
; -1.073 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.100      ;
; -1.068 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.001     ; 2.099      ;
; -1.067 ; time_blk:time_generator|v_secc[2]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.006     ; 2.093      ;
; -1.067 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.096      ;
; -1.067 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.096      ;
; -1.067 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.096      ;
; -1.067 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.096      ;
; -1.067 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.096      ;
; -1.066 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.093      ;
; -1.066 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.093      ;
; -1.066 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.093      ;
; -1.066 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.093      ;
; -1.066 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.093      ;
; -1.065 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.092      ;
; -1.065 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.092      ;
; -1.065 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.092      ;
; -1.065 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.092      ;
; -1.065 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.092      ;
; -1.060 ; time_blk:time_generator|v_secc[3]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.006     ; 2.086      ;
; -1.058 ; time_blk:time_generator|v_secc[10] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.086      ;
; -1.056 ; time_blk:time_generator|v_secc[19] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.084      ;
; -1.056 ; time_blk:time_generator|v_sec[2]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.005      ; 2.093      ;
; -1.049 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.087      ;
; -1.049 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.087      ;
; -1.049 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.087      ;
; -1.049 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.087      ;
; -1.049 ; time_blk:time_generator|v_sec[4]   ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.087      ;
; -1.036 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.065      ;
; -1.036 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.065      ;
; -1.036 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.065      ;
; -1.036 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.065      ;
; -1.036 ; time_blk:time_generator|v_secc[11] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.065      ;
; -1.030 ; time_blk:time_generator|v_secc[13] ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.058      ;
; -1.029 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.067      ;
; -1.029 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.067      ;
; -1.029 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.067      ;
; -1.029 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.067      ;
; -1.029 ; time_blk:time_generator|v_sec[0]   ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.006      ; 2.067      ;
; -1.026 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.056      ;
; -1.026 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.056      ;
; -1.026 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.056      ;
; -1.026 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.056      ;
; -1.026 ; time_blk:time_generator|v_secc[15] ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.056      ;
; -1.020 ; time_blk:time_generator|v_secc[6]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.006     ; 2.046      ;
; -1.019 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.047      ;
; -1.019 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.047      ;
; -1.019 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.047      ;
; -1.019 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.047      ;
; -1.019 ; time_blk:time_generator|v_secc[4]  ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.047      ;
; -1.013 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.043      ;
; -1.013 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.043      ;
; -1.013 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.043      ;
; -1.013 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.043      ;
; -1.013 ; time_blk:time_generator|v_secc[12] ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.002     ; 2.043      ;
; -1.012 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.040      ;
; -1.012 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.040      ;
; -1.012 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.040      ;
; -1.012 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.040      ;
; -1.012 ; time_blk:time_generator|v_secc[5]  ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.040      ;
; -1.011 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.039      ;
; -1.011 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.039      ;
; -1.011 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.039      ;
; -1.011 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.039      ;
; -1.011 ; time_blk:time_generator|v_secc[7]  ; time_blk:time_generator|v_hur[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.004     ; 2.039      ;
; -1.010 ; time_blk:time_generator|v_sec[1]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.005      ; 2.047      ;
; -1.008 ; time_blk:time_generator|v_min[4]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.001     ; 2.039      ;
; -0.999 ; time_blk:time_generator|v_min[3]   ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 2.031      ;
; -0.998 ; time_blk:time_generator|v_secc[9]  ; time_blk:time_generator|v_min[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.006     ; 2.024      ;
; -0.997 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.026      ;
; -0.997 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.026      ;
; -0.997 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.026      ;
; -0.997 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.026      ;
; -0.997 ; time_blk:time_generator|v_secc[14] ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.003     ; 2.026      ;
; -0.990 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 2.022      ;
; -0.990 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 2.022      ;
; -0.990 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 2.022      ;
; -0.990 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 2.022      ;
; -0.990 ; time_blk:time_generator|v_min[2]   ; time_blk:time_generator|v_min[5] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 2.022      ;
; -0.989 ; time_blk:time_generator|v_secc[2]  ; time_blk:time_generator|v_min[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.016      ;
; -0.989 ; time_blk:time_generator|v_secc[2]  ; time_blk:time_generator|v_min[4] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.016      ;
; -0.989 ; time_blk:time_generator|v_secc[2]  ; time_blk:time_generator|v_min[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.016      ;
; -0.989 ; time_blk:time_generator|v_secc[2]  ; time_blk:time_generator|v_min[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.005     ; 2.016      ;
+--------+------------------------------------+----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_div:clk_1M_generator|clk_out2'                                                                                                                                                 ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.802 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.832      ;
; -0.802 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.832      ;
; -0.802 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.832      ;
; -0.802 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.832      ;
; -0.802 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.834      ;
; -0.802 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.834      ;
; -0.802 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.834      ;
; -0.802 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.834      ;
; -0.797 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.827      ;
; -0.797 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.827      ;
; -0.797 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.827      ;
; -0.797 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.827      ;
; -0.788 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.818      ;
; -0.788 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.818      ;
; -0.788 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.818      ;
; -0.788 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.818      ;
; -0.786 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.817      ;
; -0.786 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.817      ;
; -0.786 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.817      ;
; -0.786 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.817      ;
; -0.786 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.817      ;
; -0.786 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.817      ;
; -0.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.818      ;
; -0.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.818      ;
; -0.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.818      ;
; -0.786 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.818      ;
; -0.786 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.819      ;
; -0.786 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.819      ;
; -0.786 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.819      ;
; -0.786 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.819      ;
; -0.786 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.819      ;
; -0.786 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.819      ;
; -0.784 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.816      ;
; -0.784 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.816      ;
; -0.784 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.816      ;
; -0.784 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.816      ;
; -0.781 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.812      ;
; -0.781 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.812      ;
; -0.781 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.812      ;
; -0.781 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.812      ;
; -0.781 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.812      ;
; -0.781 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.812      ;
; -0.772 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.803      ;
; -0.772 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.803      ;
; -0.772 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.803      ;
; -0.772 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.803      ;
; -0.772 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.803      ;
; -0.772 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.803      ;
; -0.770 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.803      ;
; -0.770 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.803      ;
; -0.770 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.803      ;
; -0.770 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.803      ;
; -0.770 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.803      ;
; -0.770 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.803      ;
; -0.768 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.801      ;
; -0.768 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.801      ;
; -0.768 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.801      ;
; -0.768 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.801      ;
; -0.768 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.801      ;
; -0.768 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.801      ;
; -0.746 ; time_blk:time_generator|v1_secc[6]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.777      ;
; -0.730 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.760      ;
; -0.730 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.762      ;
; -0.725 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.755      ;
; -0.723 ; time_blk:time_generator|v1_secc[6]  ; time_blk:time_generator|v1_secc[18] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.754      ;
; -0.722 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.752      ;
; -0.718 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.750      ;
; -0.718 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 1.752      ;
; -0.716 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.002     ; 1.746      ;
; -0.714 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.746      ;
; -0.713 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.745      ;
; -0.712 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.743      ;
; -0.712 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.743      ;
; -0.712 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.744      ;
; -0.712 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.745      ;
; -0.712 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.001      ; 1.745      ;
; -0.711 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_hur[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 1.745      ;
; -0.711 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 1.745      ;
; -0.711 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 1.745      ;
; -0.711 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 1.745      ;
; -0.711 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.002      ; 1.745      ;
; -0.707 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.738      ;
; -0.707 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; -0.001     ; 1.738      ;
; -0.706 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_hur[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.738      ;
; -0.706 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.738      ;
; -0.706 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.738      ;
; -0.706 ; time_blk:time_generator|v1_secc[11] ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1.000        ; 0.000      ; 1.738      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.113 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.145      ;
; -0.099 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.131      ;
; -0.099 ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.131      ;
; -0.061 ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.093      ;
; -0.061 ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.093      ;
; 0.024  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.008      ;
; 0.024  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.008      ;
; 0.053  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.979      ;
; 0.089  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.943      ;
; 0.091  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.941      ;
; 0.116  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.916      ;
; 0.127  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.905      ;
; 0.139  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.893      ;
; 0.175  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.857      ;
; 0.199  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.833      ;
; 0.205  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.827      ;
; 0.219  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.813      ;
; 0.257  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.775      ;
; 0.266  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.766      ;
; 0.331  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.701      ;
; 0.332  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.700      ;
; 0.339  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.693      ;
; 0.366  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.666      ;
; 0.369  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.663      ;
; 0.506  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.526      ;
; 0.509  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.523      ;
; 0.520  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.512      ;
; 0.575  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.457      ;
; 1.965  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; 0.500        ; 1.659      ; 0.367      ;
; 1.965  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; 0.500        ; 1.659      ; 0.367      ;
; 2.465  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; 1.000        ; 1.659      ; 0.367      ;
; 2.465  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; 1.000        ; 1.659      ; 0.367      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mode[0]~reg0'                                                                                              ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; 1.178 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 1.974      ; 0.962      ;
; 1.256 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.500        ; 1.974      ; 0.884      ;
; 1.258 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 1.977      ; 0.956      ;
; 1.336 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.500        ; 1.977      ; 0.878      ;
; 1.562 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 1.848      ; 0.574      ;
; 1.586 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.500        ; 1.906      ; 0.569      ;
; 1.678 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 1.974      ; 0.962      ;
; 1.756 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 1.000        ; 1.974      ; 0.884      ;
; 1.758 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 1.977      ; 0.956      ;
; 1.836 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 1.000        ; 1.977      ; 0.878      ;
; 2.062 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 1.848      ; 0.574      ;
; 2.086 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; 1.000        ; 1.906      ; 0.569      ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mode[1]~reg0'                                                                                              ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; 1.228 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.500        ; 2.024      ; 0.962      ;
; 1.306 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.500        ; 2.024      ; 0.884      ;
; 1.308 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.500        ; 2.027      ; 0.956      ;
; 1.386 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.500        ; 2.027      ; 0.878      ;
; 1.728 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 1.000        ; 2.024      ; 0.962      ;
; 1.806 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 1.000        ; 2.024      ; 0.884      ;
; 1.808 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 1.000        ; 2.027      ; 0.956      ;
; 1.886 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 1.000        ; 2.027      ; 0.878      ;
+-------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sw'                                                                                    ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 1.637 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; 0.500        ; 1.851      ; 0.887      ;
; 1.687 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; 0.500        ; 1.851      ; 0.837      ;
; 2.137 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; 1.000        ; 1.851      ; 0.887      ;
; 2.157 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; 0.500        ; 1.851      ; 0.367      ;
; 2.187 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; 1.000        ; 1.851      ; 0.837      ;
; 2.657 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; 1.000        ; 1.851      ; 0.367      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sw'                                                                                      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -1.777 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; 0.000        ; 1.851      ; 0.367      ;
; -1.307 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; 0.000        ; 1.851      ; 0.837      ;
; -1.277 ; mode[0]~reg0 ; mode[0]~reg0 ; mode[0]~reg0 ; sw          ; -0.500       ; 1.851      ; 0.367      ;
; -1.257 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; 0.000        ; 1.851      ; 0.887      ;
; -0.807 ; mode[0]~reg0 ; mode[1]~reg0 ; mode[0]~reg0 ; sw          ; -0.500       ; 1.851      ; 0.837      ;
; -0.757 ; mode[1]~reg0 ; mode[1]~reg0 ; mode[1]~reg0 ; sw          ; -0.500       ; 1.851      ; 0.887      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                          ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.585 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; 0.000        ; 1.659      ; 0.367      ;
; -1.585 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; 0.000        ; 1.659      ; 0.367      ;
; -1.085 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; clk         ; -0.500       ; 1.659      ; 0.367      ;
; -1.085 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; clk         ; -0.500       ; 1.659      ; 0.367      ;
; 0.215  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.305  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.457      ;
; 0.360  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.371  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.374  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.420  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.572      ;
; 0.505  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.511  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.514  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.538  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.691      ;
; 0.543  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.695      ;
; 0.549  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|cnt[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.701      ;
; 0.557  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.709      ;
; 0.623  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.775      ;
; 0.624  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.776      ;
; 0.661  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.813      ;
; 0.662  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.814      ;
; 0.675  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.827      ;
; 0.676  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|cnt[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.828      ;
; 0.764  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.764  ; clock_div:clk_1M_generator|cnt[4]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.856  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.008      ;
; 0.856  ; clock_div:clk_1M_generator|cnt[0]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.008      ;
; 0.941  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.093      ;
; 0.941  ; clock_div:clk_1M_generator|cnt[3]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.093      ;
; 0.979  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.131      ;
; 0.979  ; clock_div:clk_1M_generator|cnt[2]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.131      ;
; 0.993  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.145      ;
; 0.993  ; clock_div:clk_1M_generator|cnt[1]   ; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.145      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mode[0]~reg0'                                                                                                ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; -1.478 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 1.906      ; 0.569      ;
; -1.415 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 1.848      ; 0.574      ;
; -1.240 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.000        ; 1.977      ; 0.878      ;
; -1.231 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; 0.000        ; 1.974      ; 0.884      ;
; -1.162 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 1.977      ; 0.956      ;
; -1.153 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; 0.000        ; 1.974      ; 0.962      ;
; -0.978 ; mode[1]~reg0 ; time_blk:time_generator|dec_min ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 1.906      ; 0.569      ;
; -0.915 ; mode[1]~reg0 ; time_blk:time_generator|inc_min ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 1.848      ; 0.574      ;
; -0.740 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[0]~reg0 ; -0.500       ; 1.977      ; 0.878      ;
; -0.731 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[0]~reg0 ; -0.500       ; 1.974      ; 0.884      ;
; -0.662 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 1.977      ; 0.956      ;
; -0.653 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[0]~reg0 ; -0.500       ; 1.974      ; 0.962      ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mode[1]~reg0'                                                                                                ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+
; -1.290 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.000        ; 2.027      ; 0.878      ;
; -1.281 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; 0.000        ; 2.024      ; 0.884      ;
; -1.212 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.000        ; 2.027      ; 0.956      ;
; -1.203 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; 0.000        ; 2.024      ; 0.962      ;
; -0.790 ; mode[0]~reg0 ; time_blk:time_generator|dec_sec ; mode[0]~reg0 ; mode[1]~reg0 ; -0.500       ; 2.027      ; 0.878      ;
; -0.781 ; mode[0]~reg0 ; time_blk:time_generator|inc_sec ; mode[0]~reg0 ; mode[1]~reg0 ; -0.500       ; 2.024      ; 0.884      ;
; -0.712 ; mode[1]~reg0 ; time_blk:time_generator|dec_sec ; mode[1]~reg0 ; mode[1]~reg0 ; -0.500       ; 2.027      ; 0.956      ;
; -0.703 ; mode[1]~reg0 ; time_blk:time_generator|inc_sec ; mode[1]~reg0 ; mode[1]~reg0 ; -0.500       ; 2.024      ; 0.962      ;
+--------+--------------+---------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.215 ; LCD_Default:lcd|Reset_Delay:r0|Cont[0]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[0]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3] ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3] ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart  ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001            ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010            ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]              ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000            ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN  ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; LCD_Default:lcd|Reset_Delay:r0|Cont[19]               ; LCD_Default:lcd|Reset_Delay:r0|Cont[19]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; time_blk:time_generator|v1_sec[5]                     ; time_blk:time_generator|sec[5]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.395      ;
; 0.244 ; time_blk:time_generator|v1_sec[3]                     ; time_blk:time_generator|sec[3]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.395      ;
; 0.247 ; time_blk:time_generator|v1_sec[1]                     ; time_blk:time_generator|sec[1]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.398      ;
; 0.250 ; time_blk:time_generator|v1_min[2]                     ; time_blk:time_generator|min[2]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.401      ;
; 0.252 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; time_blk:time_generator|v1_min[3]                     ; time_blk:time_generator|min[3]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.404      ;
; 0.254 ; time_blk:time_generator|v1_hur[0]                     ; time_blk:time_generator|hour[0]                       ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.405      ;
; 0.255 ; time_blk:time_generator|v1_min[0]                     ; time_blk:time_generator|min[0]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.406      ;
; 0.257 ; time_blk:time_generator|v1_hur[2]                     ; time_blk:time_generator|hour[2]                       ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.408      ;
; 0.299 ; time_blk:time_generator|v1_min[4]                     ; time_blk:time_generator|min[4]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.450      ;
; 0.300 ; time_blk:time_generator|v1_min[1]                     ; time_blk:time_generator|min[1]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.451      ;
; 0.302 ; time_blk:time_generator|v1_min[5]                     ; time_blk:time_generator|min[5]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.453      ;
; 0.302 ; inc_gen.inc_cnt[16]                                   ; increment~reg0                                        ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.454      ;
; 0.305 ; time_blk:time_generator|v1_sec[2]                     ; time_blk:time_generator|sec[2]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.456      ;
; 0.306 ; time_blk:time_generator|v1_hur[1]                     ; time_blk:time_generator|hour[1]                       ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.457      ;
; 0.307 ; time_blk:time_generator|v1_sec[4]                     ; time_blk:time_generator|sec[4]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.458      ;
; 0.307 ; time_blk:time_generator|v1_sec[0]                     ; time_blk:time_generator|sec[0]                        ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.001     ; 0.458      ;
; 0.315 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.467      ;
; 0.345 ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]              ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]              ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.497      ;
; 0.355 ; time_blk:time_generator|v_secc[10]                    ; time_blk:time_generator|v_secc[10]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; inc_gen.inc_cnt[9]                                    ; inc_gen.inc_cnt[9]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; inc_gen.inc_cnt[10]                                   ; inc_gen.inc_cnt[10]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; inc_gen.dec_cnt[9]                                    ; inc_gen.dec_cnt[9]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; inc_gen.dec_cnt[10]                                   ; inc_gen.dec_cnt[10]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; inc_gen.inc_cnt[0]                                    ; inc_gen.inc_cnt[0]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; inc_gen.dec_cnt[0]                                    ; inc_gen.dec_cnt[0]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; time_blk:time_generator|v_secc[11]                    ; time_blk:time_generator|v_secc[11]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; LCD_Default:lcd|Reset_Delay:r0|Cont[11]               ; LCD_Default:lcd|Reset_Delay:r0|Cont[11]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; inc_gen.inc_cnt[2]                                    ; inc_gen.inc_cnt[2]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; inc_gen.inc_cnt[4]                                    ; inc_gen.inc_cnt[4]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; inc_gen.dec_cnt[2]                                    ; inc_gen.dec_cnt[2]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; inc_gen.dec_cnt[4]                                    ; inc_gen.dec_cnt[4]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; time_blk:time_generator|v_secc[12]                    ; time_blk:time_generator|v_secc[12]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; time_blk:time_generator|v_secc[8]                     ; time_blk:time_generator|v_secc[8]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; time_blk:time_generator|v_secc[7]                     ; time_blk:time_generator|v_secc[7]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Default:lcd|Reset_Delay:r0|Cont[3]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[3]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; time_blk:time_generator|v_secc[1]                     ; time_blk:time_generator|v_secc[1]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; LCD_Default:lcd|Reset_Delay:r0|Cont[5]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[5]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; LCD_Default:lcd|Reset_Delay:r0|Cont[7]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[7]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_Default:lcd|Reset_Delay:r0|Cont[8]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[8]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.inc_cnt[6]                                    ; inc_gen.inc_cnt[6]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.inc_cnt[7]                                    ; inc_gen.inc_cnt[7]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.inc_cnt[8]                                    ; inc_gen.inc_cnt[8]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.dec_cnt[6]                                    ; inc_gen.dec_cnt[6]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.dec_cnt[7]                                    ; inc_gen.dec_cnt[7]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.dec_cnt[8]                                    ; inc_gen.dec_cnt[8]                                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.dec_cnt[11]                                   ; inc_gen.dec_cnt[11]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.dec_cnt[13]                                   ; inc_gen.dec_cnt[13]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; inc_gen.dec_cnt[16]                                   ; inc_gen.dec_cnt[16]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; time_blk:time_generator|v_secc[3]                     ; time_blk:time_generator|v_secc[3]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; LCD_Default:lcd|Reset_Delay:r0|Cont[1]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[1]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; LCD_Default:lcd|Reset_Delay:r0|Cont[9]                ; LCD_Default:lcd|Reset_Delay:r0|Cont[9]                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; time_blk:time_generator|v_secc[5]                     ; time_blk:time_generator|v_secc[5]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; inc_gen.inc_cnt[11]                                   ; inc_gen.inc_cnt[11]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; inc_gen.inc_cnt[13]                                   ; inc_gen.inc_cnt[13]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; inc_gen.inc_cnt[16]                                   ; inc_gen.inc_cnt[16]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; inc_gen.dec_cnt[17]                                   ; inc_gen.dec_cnt[17]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; inc_gen.inc_cnt[17]                                   ; inc_gen.inc_cnt[17]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; time_blk:time_generator|v_secc[2]                     ; time_blk:time_generator|v_secc[2]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011            ; LCD_Default:lcd|LCD_TEST:u5|mLCD_Start                ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; time_blk:time_generator|v_secc[4]                     ; time_blk:time_generator|v_secc[4]                     ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; inc_gen.inc_cnt[12]                                   ; inc_gen.inc_cnt[12]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; inc_gen.inc_cnt[17]                                   ; increment~reg0                                        ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01   ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; inc_gen.inc_cnt[14]                                   ; inc_gen.inc_cnt[14]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; time_blk:time_generator|v_secc[13]                    ; time_blk:time_generator|v_secc[13]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; time_blk:time_generator|v_secc[15]                    ; time_blk:time_generator|v_secc[15]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; inc_gen.dec_cnt[12]                                   ; inc_gen.dec_cnt[12]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                   ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                  ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; inc_gen.dec_cnt[14]                                   ; inc_gen.dec_cnt[14]                                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.528      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_div:clk_1M_generator|clk_out2'                                                                                                                                                 ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.215 ; time_blk:time_generator|v1_secc[6]  ; time_blk:time_generator|v1_secc[6]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[9]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[14] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; time_blk:time_generator|v1_secc[16] ; time_blk:time_generator|v1_secc[16] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; time_blk:time_generator|v1_secc[17] ; time_blk:time_generator|v1_secc[17] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; time_blk:time_generator|v1_secc[18] ; time_blk:time_generator|v1_secc[18] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; time_blk:time_generator|v1_secc[19] ; time_blk:time_generator|v1_secc[19] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; time_blk:time_generator|v1_hur[4]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.403      ;
; 0.318 ; time_blk:time_generator|v1_min[5]   ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.470      ;
; 0.355 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; time_blk:time_generator|v1_secc[7]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; time_blk:time_generator|v1_secc[5]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.512      ;
; 0.364 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[1]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; time_blk:time_generator|v1_hur[3]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[0]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[2]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.523      ;
; 0.378 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; time_blk:time_generator|v1_sec[4]   ; time_blk:time_generator|v1_sec[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; time_blk:time_generator|v1_hur[2]   ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.531      ;
; 0.436 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.588      ;
; 0.440 ; time_blk:time_generator|v1_secc[13] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; time_blk:time_generator|v1_secc[15] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.592      ;
; 0.443 ; time_blk:time_generator|v1_min[4]   ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.595      ;
; 0.446 ; time_blk:time_generator|v1_min[2]   ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.598      ;
; 0.448 ; time_blk:time_generator|v1_min[3]   ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.600      ;
; 0.452 ; time_blk:time_generator|v1_min[0]   ; time_blk:time_generator|v1_min[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.604      ;
; 0.454 ; time_blk:time_generator|v1_sec[5]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.606      ;
; 0.455 ; time_blk:time_generator|v1_sec[3]   ; time_blk:time_generator|v1_sec[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.607      ;
; 0.462 ; time_blk:time_generator|v1_min[1]   ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.614      ;
; 0.496 ; time_blk:time_generator|v1_secc[7]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.650      ;
; 0.503 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; time_blk:time_generator|v1_hur[3]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[1]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.663      ;
; 0.518 ; time_blk:time_generator|v1_sec[4]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; time_blk:time_generator|v1_hur[2]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.671      ;
; 0.528 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.680      ;
; 0.533 ; time_blk:time_generator|v1_secc[5]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.685      ;
; 0.538 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.692      ;
; 0.544 ; time_blk:time_generator|v1_sec[0]   ; time_blk:time_generator|v1_sec[0]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.699      ;
; 0.552 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 0.702      ;
; 0.553 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; time_blk:time_generator|v1_hur[2]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.706      ;
; 0.557 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[2]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.709      ;
; 0.563 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.715      ;
; 0.568 ; time_blk:time_generator|v1_secc[5]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.720      ;
; 0.573 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.725      ;
; 0.574 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; time_blk:time_generator|v1_hur[1]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.727      ;
; 0.580 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.732      ;
; 0.581 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.733      ;
; 0.584 ; time_blk:time_generator|v1_min[2]   ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.736      ;
; 0.585 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 0.735      ;
; 0.586 ; time_blk:time_generator|v1_min[3]   ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; time_blk:time_generator|v1_sec[2]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; time_blk:time_generator|v1_min[0]   ; time_blk:time_generator|v1_min[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.742      ;
; 0.592 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.744      ;
; 0.595 ; time_blk:time_generator|v1_secc[14] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; time_blk:time_generator|v1_sec[3]   ; time_blk:time_generator|v1_sec[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.747      ;
; 0.602 ; time_blk:time_generator|v1_min[1]   ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[2]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.755      ;
; 0.608 ; time_blk:time_generator|v1_hur[0]   ; time_blk:time_generator|v1_hur[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.760      ;
; 0.613 ; time_blk:time_generator|v1_secc[13] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.765      ;
; 0.616 ; time_blk:time_generator|v1_secc[4]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.768      ;
; 0.619 ; time_blk:time_generator|v1_min[2]   ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; time_blk:time_generator|v1_secc[7]  ; time_blk:time_generator|v1_secc[10] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 0.770      ;
; 0.622 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 0.772      ;
; 0.625 ; time_blk:time_generator|v1_min[0]   ; time_blk:time_generator|v1_min[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.777      ;
; 0.627 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.779      ;
; 0.630 ; time_blk:time_generator|v1_sec[3]   ; time_blk:time_generator|v1_sec[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.782      ;
; 0.633 ; time_blk:time_generator|v1_secc[10] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.785      ;
; 0.637 ; time_blk:time_generator|v1_min[4]   ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.789      ;
; 0.637 ; time_blk:time_generator|v1_min[1]   ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.789      ;
; 0.638 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[3]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.638 ; time_blk:time_generator|v1_secc[3]  ; time_blk:time_generator|v1_secc[8]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.790      ;
; 0.644 ; time_blk:time_generator|v1_secc[12] ; time_blk:time_generator|v1_secc[15] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.796      ;
; 0.650 ; time_blk:time_generator|v1_secc[2]  ; time_blk:time_generator|v1_secc[7]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.655 ; time_blk:time_generator|v1_secc[8]  ; time_blk:time_generator|v1_secc[12] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 0.805      ;
; 0.657 ; time_blk:time_generator|v1_secc[9]  ; time_blk:time_generator|v1_secc[13] ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; -0.002     ; 0.807      ;
; 0.660 ; time_blk:time_generator|v1_min[0]   ; time_blk:time_generator|v1_min[3]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.812      ;
; 0.662 ; time_blk:time_generator|v1_secc[1]  ; time_blk:time_generator|v1_secc[5]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.814      ;
; 0.672 ; time_blk:time_generator|v1_min[1]   ; time_blk:time_generator|v1_min[4]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.824      ;
; 0.673 ; time_blk:time_generator|v1_secc[0]  ; time_blk:time_generator|v1_secc[4]  ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.825      ;
; 0.680 ; time_blk:time_generator|v1_min[3]   ; time_blk:time_generator|v1_min[5]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.832      ;
; 0.682 ; time_blk:time_generator|v1_sec[0]   ; time_blk:time_generator|v1_sec[1]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.834      ;
; 0.685 ; time_blk:time_generator|v1_sec[1]   ; time_blk:time_generator|v1_sec[2]   ; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 0.000        ; 0.000      ; 0.837      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'mode[0]~reg0'                                                                                                                     ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; -0.079 ; increment~reg0 ; time_blk:time_generator|inc_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 0.451      ; 0.677      ;
; 0.067  ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 0.577      ; 0.535      ;
; 0.072  ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 0.573      ; 0.597      ;
; 0.231  ; decrement~reg0 ; time_blk:time_generator|dec_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; 0.500        ; 0.502      ; 0.379      ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                                                  ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.060 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; -0.009     ; 0.963      ;
; 0.076 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.007      ; 0.963      ;
; 0.076 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.007      ; 0.963      ;
; 0.078 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_Start                 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.007      ; 0.961      ;
; 0.078 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.007      ; 0.961      ;
; 0.078 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.007      ; 0.961      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.086 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.008      ; 0.954      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.099 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.933      ;
; 0.101 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.931      ;
; 0.101 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.931      ;
; 0.101 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.931      ;
; 0.197 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.835      ;
; 0.197 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.835      ;
; 0.197 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.835      ;
; 0.197 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.835      ;
; 0.197 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.835      ;
; 0.197 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.835      ;
; 0.197 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.835      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.207 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.825      ;
; 0.293 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 1.000        ; 0.000      ; 0.739      ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'mode[1]~reg0'                                                                                                                    ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; 0.117 ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 0.627      ; 0.535      ;
; 0.122 ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 0.623      ; 0.597      ;
; 0.154 ; increment~reg0 ; time_blk:time_generator|inc_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 0.678      ; 0.678      ;
; 0.215 ; decrement~reg0 ; time_blk:time_generator|dec_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; 0.500        ; 0.582      ; 0.376      ;
; 1.350 ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.500        ; 1.986      ; 0.786      ;
; 1.402 ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.500        ; 1.986      ; 0.734      ;
; 1.666 ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.500        ; 2.075      ; 0.704      ;
; 1.718 ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.500        ; 2.075      ; 0.652      ;
; 1.850 ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 1.000        ; 1.986      ; 0.786      ;
; 1.902 ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 1.000        ; 1.986      ; 0.734      ;
; 2.166 ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 1.000        ; 2.075      ; 0.704      ;
; 2.218 ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 1.000        ; 2.075      ; 0.652      ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'mode[1]~reg0'                                                                                                                      ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; -1.564 ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.000        ; 2.075      ; 0.652      ;
; -1.512 ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.000        ; 2.075      ; 0.704      ;
; -1.393 ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; 0.000        ; 1.986      ; 0.734      ;
; -1.341 ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; 0.000        ; 1.986      ; 0.786      ;
; -1.064 ; mode[0]~reg0   ; time_blk:time_generator|inc_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; -0.500       ; 2.075      ; 0.652      ;
; -1.012 ; mode[1]~reg0   ; time_blk:time_generator|inc_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; -0.500       ; 2.075      ; 0.704      ;
; -0.893 ; mode[0]~reg0   ; time_blk:time_generator|dec_hur ; mode[0]~reg0                        ; mode[1]~reg0 ; -0.500       ; 1.986      ; 0.734      ;
; -0.841 ; mode[1]~reg0   ; time_blk:time_generator|dec_hur ; mode[1]~reg0                        ; mode[1]~reg0 ; -0.500       ; 1.986      ; 0.786      ;
; 0.294  ; decrement~reg0 ; time_blk:time_generator|dec_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 0.582      ; 0.376      ;
; 0.408  ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 0.627      ; 0.535      ;
; 0.474  ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 0.623      ; 0.597      ;
; 0.500  ; increment~reg0 ; time_blk:time_generator|inc_hur ; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0 ; -0.500       ; 0.678      ; 0.678      ;
+--------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'mode[0]~reg0'                                                                                                                     ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                         ; Launch Clock                        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+
; 0.377 ; decrement~reg0 ; time_blk:time_generator|dec_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 0.502      ; 0.379      ;
; 0.458 ; increment~reg0 ; time_blk:time_generator|inc_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 0.577      ; 0.535      ;
; 0.524 ; decrement~reg0 ; time_blk:time_generator|dec_sec ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 0.573      ; 0.597      ;
; 0.726 ; increment~reg0 ; time_blk:time_generator|inc_min ; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0 ; -0.500       ; 0.451      ; 0.677      ;
+-------+----------------+---------------------------------+-------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock_div:clk_1M_generator|clk_out1'                                                                                                                                                                   ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.587 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.739      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.825      ;
; 0.683 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.683 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.683 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.683 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.683 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.683 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.683 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.835      ;
; 0.779 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.931      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.000      ; 0.933      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.794 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.008      ; 0.954      ;
; 0.802 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_Start                 ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.007      ; 0.961      ;
; 0.802 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.007      ; 0.961      ;
; 0.802 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.007      ; 0.961      ;
; 0.804 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.007      ; 0.963      ;
; 0.804 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; 0.007      ; 0.963      ;
; 0.820 ; LCD_Default:lcd|Reset_Delay:r0|oRESET ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 0.000        ; -0.009     ; 0.963      ;
+-------+---------------------------------------+--------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_div:clk_1M_generator|cnt[4]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|clk_out1|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|clk_out1|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|clk_out2|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|clk_out2|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_1M_generator|cnt[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_1M_generator|cnt[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sw'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+-------+------------+------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; sw    ; Rise       ; sw               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sw    ; Rise       ; mode[0]~reg0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[0]~reg0     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; sw    ; Rise       ; mode[1]~reg0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[1]~reg0     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sw    ; Rise       ; mode[0]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[0]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sw    ; Rise       ; mode[1]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sw    ; Rise       ; mode[1]~reg0|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sw    ; Rise       ; sw|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sw    ; Rise       ; sw|combout       ;
+--------+--------------+----------------+------------------+-------+------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out1'                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.00    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.01    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.10    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|ST.11    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|mStart   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|oDone    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0|preStart ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|LUT_INDEX[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[16]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[17]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mDLY[9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_DATA[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_RS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000000             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000001             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000010             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out1 ; Rise       ; LCD_Default:lcd|LCD_TEST:u5|mLCD_ST.000011             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_div:clk_1M_generator|clk_out2'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_hur[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_min[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_sec[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_blk:time_generator|v1_secc[9]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; clk_1M_generator|clk_out2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_hur[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_div:clk_1M_generator|clk_out2 ; Rise       ; time_generator|v1_min[4]|clk               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mode[0]~reg0'                                                                                  ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; mode[0]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; mode[0]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; mode[0]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_min          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_min          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_min          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_min          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|dec_min|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|dec_min|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_min|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_min|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[0]~reg0 ; Rise       ; time_generator|inc_sec~0|datad           ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mode[1]~reg0'                                                                                  ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|inclk[0]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; mode[1]~reg0clkctrl|outclk               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; mode[1]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; mode[1]~reg0|regout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_hur          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_hur          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|dec_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_hur          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_hur          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_blk:time_generator|inc_sec          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|dec_hur|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|dec_hur|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|dec_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_hur|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_hur|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1]~reg0 ; Rise       ; time_generator|inc_sec~0|datac           ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; CAL       ; clock_div:clk_1M_generator|clk_out1 ; 4.331 ; 4.331 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; CHA       ; clock_div:clk_1M_generator|clk_out1 ; 4.625 ; 4.625 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; ENG       ; clock_div:clk_1M_generator|clk_out1 ; 4.875 ; 4.875 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; USA       ; clock_div:clk_1M_generator|clk_out1 ; 4.305 ; 4.305 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; reset     ; clock_div:clk_1M_generator|clk_out1 ; 3.365 ; 3.365 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stop      ; clock_div:clk_1M_generator|clk_out1 ; 1.088 ; 1.088 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stpw      ; clock_div:clk_1M_generator|clk_out1 ; 0.934 ; 0.934 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrease  ; clock_div:clk_1M_generator|clk_out1 ; 2.371 ; 2.371 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increase  ; clock_div:clk_1M_generator|clk_out1 ; 2.563 ; 2.563 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; hold      ; clock_div:clk_1M_generator|clk_out2 ; 0.650 ; 0.650 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; stpw      ; clock_div:clk_1M_generator|clk_out2 ; 0.671 ; 0.671 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; CAL       ; clock_div:clk_1M_generator|clk_out1 ; -3.040 ; -3.040 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; CHA       ; clock_div:clk_1M_generator|clk_out1 ; -2.872 ; -2.872 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; ENG       ; clock_div:clk_1M_generator|clk_out1 ; -3.367 ; -3.367 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; USA       ; clock_div:clk_1M_generator|clk_out1 ; -2.721 ; -2.721 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; reset     ; clock_div:clk_1M_generator|clk_out1 ; -2.607 ; -2.607 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stop      ; clock_div:clk_1M_generator|clk_out1 ; -0.061 ; -0.061 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stpw      ; clock_div:clk_1M_generator|clk_out1 ; 0.320  ; 0.320  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrease  ; clock_div:clk_1M_generator|clk_out1 ; -2.248 ; -2.248 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increase  ; clock_div:clk_1M_generator|clk_out1 ; -2.320 ; -2.320 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; hold      ; clock_div:clk_1M_generator|clk_out2 ; -0.088 ; -0.088 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; stpw      ; clock_div:clk_1M_generator|clk_out2 ; -0.157 ; -0.157 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port     ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; LCD_DATA[*]   ; clock_div:clk_1M_generator|clk_out1 ; 4.195 ; 4.195 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[0]  ; clock_div:clk_1M_generator|clk_out1 ; 4.195 ; 4.195 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[1]  ; clock_div:clk_1M_generator|clk_out1 ; 3.870 ; 3.870 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[2]  ; clock_div:clk_1M_generator|clk_out1 ; 3.886 ; 3.886 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[3]  ; clock_div:clk_1M_generator|clk_out1 ; 3.901 ; 3.901 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[4]  ; clock_div:clk_1M_generator|clk_out1 ; 3.834 ; 3.834 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[5]  ; clock_div:clk_1M_generator|clk_out1 ; 4.083 ; 4.083 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[6]  ; clock_div:clk_1M_generator|clk_out1 ; 3.913 ; 3.913 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[7]  ; clock_div:clk_1M_generator|clk_out1 ; 3.772 ; 3.772 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_EN        ; clock_div:clk_1M_generator|clk_out1 ; 4.200 ; 4.200 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_RS        ; clock_div:clk_1M_generator|clk_out1 ; 3.843 ; 3.843 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.572 ; 5.572 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.565 ; 5.565 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 5.540 ; 5.540 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.535 ; 5.535 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.535 ; 5.535 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.572 ; 5.572 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 5.503 ; 5.503 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.955 ; 5.955 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.604 ; 5.604 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 5.658 ; 5.658 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 5.639 ; 5.639 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.838 ; 5.838 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.955 ; 5.955 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.817 ; 5.817 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 5.818 ; 5.818 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.573 ; 5.573 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.573 ; 5.573 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 5.184 ; 5.184 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 5.025 ; 5.025 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.499 ; 5.499 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.476 ; 5.476 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.485 ; 5.485 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.766 ; 4.766 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.695 ; 5.695 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.695 ; 5.695 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 5.673 ; 5.673 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.988 ; 4.988 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.644 ; 5.644 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.664 ; 5.664 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.678 ; 5.678 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 5.528 ; 5.528 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.475 ; 5.475 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.358 ; 5.358 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.823 ; 4.823 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.828 ; 4.828 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.291 ; 5.291 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.265 ; 5.265 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.475 ; 5.475 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.686 ; 4.686 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.374 ; 5.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.372 ; 5.372 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 5.275 ; 5.275 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 5.082 ; 5.082 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.374 ; 5.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.232 ; 5.232 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.210 ; 5.210 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 5.225 ; 5.225 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrement     ; clock_div:clk_1M_generator|clk_out1 ; 3.711 ; 3.711 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increment     ; clock_div:clk_1M_generator|clk_out1 ; 3.849 ; 3.849 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; mode[*]       ; mode[0]~reg0                        ; 2.820 ;       ; Rise       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ; 2.820 ;       ; Rise       ; mode[0]~reg0                        ;
; mode[*]       ; mode[0]~reg0                        ;       ; 2.820 ; Fall       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ;       ; 2.820 ; Fall       ; mode[0]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ; 2.944 ;       ; Rise       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ; 2.944 ;       ; Rise       ; mode[1]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ;       ; 2.944 ; Fall       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ;       ; 2.944 ; Fall       ; mode[1]~reg0                        ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port     ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; LCD_DATA[*]   ; clock_div:clk_1M_generator|clk_out1 ; 3.772 ; 3.772 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[0]  ; clock_div:clk_1M_generator|clk_out1 ; 4.195 ; 4.195 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[1]  ; clock_div:clk_1M_generator|clk_out1 ; 3.870 ; 3.870 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[2]  ; clock_div:clk_1M_generator|clk_out1 ; 3.886 ; 3.886 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[3]  ; clock_div:clk_1M_generator|clk_out1 ; 3.901 ; 3.901 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[4]  ; clock_div:clk_1M_generator|clk_out1 ; 3.834 ; 3.834 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[5]  ; clock_div:clk_1M_generator|clk_out1 ; 4.083 ; 4.083 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[6]  ; clock_div:clk_1M_generator|clk_out1 ; 3.913 ; 3.913 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[7]  ; clock_div:clk_1M_generator|clk_out1 ; 3.772 ; 3.772 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_EN        ; clock_div:clk_1M_generator|clk_out1 ; 4.200 ; 4.200 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_RS        ; clock_div:clk_1M_generator|clk_out1 ; 3.843 ; 3.843 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.046 ; 5.046 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.125 ; 5.125 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 5.093 ; 5.093 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.095 ; 5.095 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.096 ; 5.096 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.132 ; 5.132 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 5.046 ; 5.046 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.411 ; 4.411 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.411 ; 4.411 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.470 ; 4.470 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.469 ; 4.469 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.658 ; 4.658 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.723 ; 4.723 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.637 ; 4.637 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.635 ; 4.635 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.648 ; 4.648 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.496 ; 4.496 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.574 ; 4.574 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.551 ; 4.551 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.552 ; 4.552 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.376 ; 4.376 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.558 ; 4.558 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.971 ; 4.971 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.949 ; 4.949 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.558 ; 4.558 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.920 ; 4.920 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.940 ; 4.940 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.954 ; 4.954 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.804 ; 4.804 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.531 ; 4.531 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.848 ; 4.848 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.534 ; 4.534 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.531 ; 4.531 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.775 ; 4.775 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.747 ; 4.747 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.940 ; 4.940 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.595 ; 4.595 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.892 ; 4.892 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.793 ; 4.793 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.892 ; 4.892 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.750 ; 4.750 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.731 ; 4.731 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.746 ; 4.746 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrement     ; clock_div:clk_1M_generator|clk_out1 ; 3.711 ; 3.711 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increment     ; clock_div:clk_1M_generator|clk_out1 ; 3.849 ; 3.849 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; mode[*]       ; mode[0]~reg0                        ; 2.820 ;       ; Rise       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ; 2.820 ;       ; Rise       ; mode[0]~reg0                        ;
; mode[*]       ; mode[0]~reg0                        ;       ; 2.820 ; Fall       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ;       ; 2.820 ; Fall       ; mode[0]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ; 2.944 ;       ; Rise       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ; 2.944 ;       ; Rise       ; mode[1]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ;       ; 2.944 ; Fall       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ;       ; 2.944 ; Fall       ; mode[1]~reg0                        ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+--------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                     ; -3.668   ; -3.315  ; -0.778   ; -2.673  ; -1.380              ;
;  clk                                 ; -1.252   ; -2.541  ; N/A      ; N/A     ; -1.380              ;
;  clock_div:clk_1M_generator|clk_out1 ; -3.668   ; 0.215   ; -0.778   ; 0.587   ; -0.500              ;
;  clock_div:clk_1M_generator|clk_out2 ; -2.880   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  mode[0]~reg0                        ; 1.178    ; -2.573  ; -0.640   ; 0.053   ; 0.500               ;
;  mode[1]~reg0                        ; 1.228    ; -2.156  ; -0.231   ; -2.673  ; 0.500               ;
;  sw                                  ; 1.637    ; -3.315  ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS                      ; -394.53  ; -23.921 ; -31.915  ; -5.038  ; -212.602            ;
;  clk                                 ; -6.366   ; -5.082  ; N/A      ; N/A     ; -8.380              ;
;  clock_div:clk_1M_generator|clk_out1 ; -288.894 ; 0.000   ; -29.996  ; 0.000   ; -164.000            ;
;  clock_div:clk_1M_generator|clk_out2 ; -99.270  ; 0.000   ; N/A      ; N/A     ; -37.000             ;
;  mode[0]~reg0                        ; 0.000    ; -9.006  ; -1.323   ; 0.000   ; 0.000               ;
;  mode[1]~reg0                        ; 0.000    ; -4.305  ; -0.596   ; -5.038  ; 0.000               ;
;  sw                                  ; 0.000    ; -5.528  ; N/A      ; N/A     ; -3.222              ;
+--------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; CAL       ; clock_div:clk_1M_generator|clk_out1 ; 8.504 ; 8.504 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; CHA       ; clock_div:clk_1M_generator|clk_out1 ; 9.232 ; 9.232 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; ENG       ; clock_div:clk_1M_generator|clk_out1 ; 9.598 ; 9.598 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; USA       ; clock_div:clk_1M_generator|clk_out1 ; 8.486 ; 8.486 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; reset     ; clock_div:clk_1M_generator|clk_out1 ; 6.385 ; 6.385 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stop      ; clock_div:clk_1M_generator|clk_out1 ; 2.824 ; 2.824 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stpw      ; clock_div:clk_1M_generator|clk_out1 ; 2.652 ; 2.652 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrease  ; clock_div:clk_1M_generator|clk_out1 ; 4.176 ; 4.176 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increase  ; clock_div:clk_1M_generator|clk_out1 ; 4.530 ; 4.530 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; hold      ; clock_div:clk_1M_generator|clk_out2 ; 1.764 ; 1.764 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; stpw      ; clock_div:clk_1M_generator|clk_out2 ; 1.839 ; 1.839 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; CAL       ; clock_div:clk_1M_generator|clk_out1 ; -3.040 ; -3.040 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; CHA       ; clock_div:clk_1M_generator|clk_out1 ; -2.872 ; -2.872 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; ENG       ; clock_div:clk_1M_generator|clk_out1 ; -3.367 ; -3.367 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; USA       ; clock_div:clk_1M_generator|clk_out1 ; -2.721 ; -2.721 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; reset     ; clock_div:clk_1M_generator|clk_out1 ; -2.607 ; -2.607 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stop      ; clock_div:clk_1M_generator|clk_out1 ; -0.061 ; -0.061 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; stpw      ; clock_div:clk_1M_generator|clk_out1 ; 0.320  ; 0.320  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrease  ; clock_div:clk_1M_generator|clk_out1 ; -2.248 ; -2.248 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increase  ; clock_div:clk_1M_generator|clk_out1 ; -2.320 ; -2.320 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; hold      ; clock_div:clk_1M_generator|clk_out2 ; -0.088 ; -0.088 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
; stpw      ; clock_div:clk_1M_generator|clk_out2 ; -0.157 ; -0.157 ; Rise       ; clock_div:clk_1M_generator|clk_out2 ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+---------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port     ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+---------------+-------------------------------------+--------+--------+------------+-------------------------------------+
; LCD_DATA[*]   ; clock_div:clk_1M_generator|clk_out1 ; 7.780  ; 7.780  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[0]  ; clock_div:clk_1M_generator|clk_out1 ; 7.780  ; 7.780  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[1]  ; clock_div:clk_1M_generator|clk_out1 ; 7.036  ; 7.036  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[2]  ; clock_div:clk_1M_generator|clk_out1 ; 7.097  ; 7.097  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[3]  ; clock_div:clk_1M_generator|clk_out1 ; 7.135  ; 7.135  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[4]  ; clock_div:clk_1M_generator|clk_out1 ; 7.036  ; 7.036  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[5]  ; clock_div:clk_1M_generator|clk_out1 ; 7.616  ; 7.616  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[6]  ; clock_div:clk_1M_generator|clk_out1 ; 7.139  ; 7.139  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[7]  ; clock_div:clk_1M_generator|clk_out1 ; 6.848  ; 6.848  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_EN        ; clock_div:clk_1M_generator|clk_out1 ; 7.867  ; 7.867  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_RS        ; clock_div:clk_1M_generator|clk_out1 ; 6.974  ; 6.974  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.364 ; 10.364 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.363 ; 10.363 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 10.337 ; 10.337 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.333 ; 10.333 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.339 ; 10.339 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.364 ; 10.364 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 10.238 ; 10.238 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 11.266 ; 11.266 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.606 ; 10.606 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 10.733 ; 10.733 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 10.674 ; 10.674 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 11.047 ; 11.047 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 11.266 ; 11.266 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 11.029 ; 11.029 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 11.026 ; 11.026 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.827 ; 10.827 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.827 ; 10.827 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 10.002 ; 10.002 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.613  ; 9.613  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.697 ; 10.697 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.667 ; 10.667 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.678 ; 10.678 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 9.056  ; 9.056  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 11.173 ; 11.173 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 11.173 ; 11.173 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 11.130 ; 11.130 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.596  ; 9.596  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 11.100 ; 11.100 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 11.121 ; 11.121 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 11.136 ; 11.136 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 10.825 ; 10.825 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.723 ; 10.723 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.450 ; 10.450 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 9.140  ; 9.140  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.149  ; 9.149  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.271 ; 10.271 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.196 ; 10.196 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.723 ; 10.723 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 8.846  ; 8.846  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 10.383 ; 10.383 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 10.383 ; 10.383 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 10.223 ; 10.223 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 9.745  ; 9.745  ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 10.379 ; 10.379 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 10.081 ; 10.081 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 10.042 ; 10.042 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 10.077 ; 10.077 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrement     ; clock_div:clk_1M_generator|clk_out1 ; 6.593  ; 6.593  ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increment     ; clock_div:clk_1M_generator|clk_out1 ; 6.956  ; 6.956  ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; mode[*]       ; mode[0]~reg0                        ; 5.330  ;        ; Rise       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ; 5.330  ;        ; Rise       ; mode[0]~reg0                        ;
; mode[*]       ; mode[0]~reg0                        ;        ; 5.330  ; Fall       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ;        ; 5.330  ; Fall       ; mode[0]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ; 5.627  ;        ; Rise       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ; 5.627  ;        ; Rise       ; mode[1]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ;        ; 5.627  ; Fall       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ;        ; 5.627  ; Fall       ; mode[1]~reg0                        ;
+---------------+-------------------------------------+--------+--------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port     ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+
; LCD_DATA[*]   ; clock_div:clk_1M_generator|clk_out1 ; 3.772 ; 3.772 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[0]  ; clock_div:clk_1M_generator|clk_out1 ; 4.195 ; 4.195 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[1]  ; clock_div:clk_1M_generator|clk_out1 ; 3.870 ; 3.870 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[2]  ; clock_div:clk_1M_generator|clk_out1 ; 3.886 ; 3.886 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[3]  ; clock_div:clk_1M_generator|clk_out1 ; 3.901 ; 3.901 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[4]  ; clock_div:clk_1M_generator|clk_out1 ; 3.834 ; 3.834 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[5]  ; clock_div:clk_1M_generator|clk_out1 ; 4.083 ; 4.083 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[6]  ; clock_div:clk_1M_generator|clk_out1 ; 3.913 ; 3.913 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  LCD_DATA[7]  ; clock_div:clk_1M_generator|clk_out1 ; 3.772 ; 3.772 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_EN        ; clock_div:clk_1M_generator|clk_out1 ; 4.200 ; 4.200 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; LCD_RS        ; clock_div:clk_1M_generator|clk_out1 ; 3.843 ; 3.843 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 5.046 ; 5.046 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 5.125 ; 5.125 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 5.093 ; 5.093 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 5.095 ; 5.095 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 5.096 ; 5.096 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 5.132 ; 5.132 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 5.046 ; 5.046 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; hled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.411 ; 4.411 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.411 ; 4.411 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.470 ; 4.470 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.469 ; 4.469 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.658 ; 4.658 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.723 ; 4.723 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.637 ; 4.637 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  hled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.635 ; 4.635 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.648 ; 4.648 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.496 ; 4.496 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.574 ; 4.574 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.551 ; 4.551 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.552 ; 4.552 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.376 ; 4.376 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; mled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.558 ; 4.558 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.971 ; 4.971 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.949 ; 4.949 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.558 ; 4.558 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.920 ; 4.920 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.940 ; 4.940 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.954 ; 4.954 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  mled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.804 ; 4.804 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out1[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.531 ; 4.531 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.848 ; 4.848 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.534 ; 4.534 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.531 ; 4.531 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.775 ; 4.775 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.747 ; 4.747 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.940 ; 4.940 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out1[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.595 ; 4.595 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; sled_out2[*]  ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[0] ; clock_div:clk_1M_generator|clk_out1 ; 4.892 ; 4.892 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[1] ; clock_div:clk_1M_generator|clk_out1 ; 4.793 ; 4.793 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[2] ; clock_div:clk_1M_generator|clk_out1 ; 4.374 ; 4.374 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[3] ; clock_div:clk_1M_generator|clk_out1 ; 4.892 ; 4.892 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[4] ; clock_div:clk_1M_generator|clk_out1 ; 4.750 ; 4.750 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[5] ; clock_div:clk_1M_generator|clk_out1 ; 4.731 ; 4.731 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
;  sled_out2[6] ; clock_div:clk_1M_generator|clk_out1 ; 4.746 ; 4.746 ; Rise       ; clock_div:clk_1M_generator|clk_out1 ;
; decrement     ; clock_div:clk_1M_generator|clk_out1 ; 3.711 ; 3.711 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; increment     ; clock_div:clk_1M_generator|clk_out1 ; 3.849 ; 3.849 ; Fall       ; clock_div:clk_1M_generator|clk_out1 ;
; mode[*]       ; mode[0]~reg0                        ; 2.820 ;       ; Rise       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ; 2.820 ;       ; Rise       ; mode[0]~reg0                        ;
; mode[*]       ; mode[0]~reg0                        ;       ; 2.820 ; Fall       ; mode[0]~reg0                        ;
;  mode[0]      ; mode[0]~reg0                        ;       ; 2.820 ; Fall       ; mode[0]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ; 2.944 ;       ; Rise       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ; 2.944 ;       ; Rise       ; mode[1]~reg0                        ;
; mode[*]       ; mode[1]~reg0                        ;       ; 2.944 ; Fall       ; mode[1]~reg0                        ;
;  mode[1]      ; mode[1]~reg0                        ;       ; 2.944 ; Fall       ; mode[1]~reg0                        ;
+---------------+-------------------------------------+-------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 40       ; 0        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 3129     ; 91       ; 0        ; 378      ;
; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 17       ; 0        ; 0        ; 0        ;
; mode[0]~reg0                        ; clock_div:clk_1M_generator|clk_out1 ; 100      ; 0        ; 0        ; 0        ;
; mode[1]~reg0                        ; clock_div:clk_1M_generator|clk_out1 ; 54       ; 0        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1378     ; 0        ; 0        ; 0        ;
; mode[0]~reg0                        ; mode[0]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; mode[0]~reg0                        ; 4        ; 4        ; 0        ; 0        ;
; mode[0]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[0]~reg0                        ; sw                                  ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; sw                                  ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 40       ; 0        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out2 ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 3129     ; 91       ; 0        ; 378      ;
; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out1 ; 17       ; 0        ; 0        ; 0        ;
; mode[0]~reg0                        ; clock_div:clk_1M_generator|clk_out1 ; 100      ; 0        ; 0        ; 0        ;
; mode[1]~reg0                        ; clock_div:clk_1M_generator|clk_out1 ; 54       ; 0        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out2 ; clock_div:clk_1M_generator|clk_out2 ; 1378     ; 0        ; 0        ; 0        ;
; mode[0]~reg0                        ; mode[0]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; mode[0]~reg0                        ; 4        ; 4        ; 0        ; 0        ;
; mode[0]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[0]~reg0                        ; sw                                  ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; sw                                  ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 51       ; 0        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0                        ; 0        ; 4        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0                        ; 0        ; 4        ; 0        ; 0        ;
; mode[0]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clock_div:clk_1M_generator|clk_out1 ; clock_div:clk_1M_generator|clk_out1 ; 51       ; 0        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; mode[0]~reg0                        ; 0        ; 4        ; 0        ; 0        ;
; clock_div:clk_1M_generator|clk_out1 ; mode[1]~reg0                        ; 0        ; 4        ; 0        ; 0        ;
; mode[0]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
; mode[1]~reg0                        ; mode[1]~reg0                        ; 2        ; 2        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 206   ; 206  ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 224   ; 224  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 14 16:48:40 2022
Info: Command: quartus_sta Digital_Clock -c Digital_Clock
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_div:clk_1M_generator|clk_out1 clock_div:clk_1M_generator|clk_out1
    Info (332105): create_clock -period 1.000 -name clock_div:clk_1M_generator|clk_out2 clock_div:clk_1M_generator|clk_out2
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name mode[0]~reg0 mode[0]~reg0
    Info (332105): create_clock -period 1.000 -name sw sw
    Info (332105): create_clock -period 1.000 -name mode[1]~reg0 mode[1]~reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: time_generator|inc_sec~0  from: datac  to: combout
    Info (332098): Cell: time_generator|inc_sec~0  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.668
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.668      -288.894 clock_div:clk_1M_generator|clk_out1 
    Info (332119):    -2.880       -99.270 clock_div:clk_1M_generator|clk_out2 
    Info (332119):    -1.252        -6.366 clk 
    Info (332119):     1.277         0.000 mode[0]~reg0 
    Info (332119):     1.410         0.000 mode[1]~reg0 
    Info (332119):     2.350         0.000 sw 
Info (332146): Worst-case hold slack is -3.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.315        -5.528 sw 
    Info (332119):    -2.573        -9.006 mode[0]~reg0 
    Info (332119):    -2.541        -5.082 clk 
    Info (332119):    -2.156        -4.305 mode[1]~reg0 
    Info (332119):     0.391         0.000 clock_div:clk_1M_generator|clk_out1 
    Info (332119):     0.391         0.000 clock_div:clk_1M_generator|clk_out2 
Info (332146): Worst-case recovery slack is -0.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.778       -29.996 clock_div:clk_1M_generator|clk_out1 
    Info (332119):    -0.640        -1.323 mode[0]~reg0 
    Info (332119):    -0.231        -0.596 mode[1]~reg0 
Info (332146): Worst-case removal slack is -2.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.673        -5.038 mode[1]~reg0 
    Info (332119):     0.053         0.000 mode[0]~reg0 
    Info (332119):     1.044         0.000 clock_div:clk_1M_generator|clk_out1 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -8.380 clk 
    Info (332119):    -1.222        -3.222 sw 
    Info (332119):    -0.500      -164.000 clock_div:clk_1M_generator|clk_out1 
    Info (332119):    -0.500       -37.000 clock_div:clk_1M_generator|clk_out2 
    Info (332119):     0.500         0.000 mode[0]~reg0 
    Info (332119):     0.500         0.000 mode[1]~reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: time_generator|inc_sec~0  from: datac  to: combout
    Info (332098): Cell: time_generator|inc_sec~0  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.158       -57.512 clock_div:clk_1M_generator|clk_out1 
    Info (332119):    -0.802       -26.421 clock_div:clk_1M_generator|clk_out2 
    Info (332119):    -0.113        -0.226 clk 
    Info (332119):     1.178         0.000 mode[0]~reg0 
    Info (332119):     1.228         0.000 mode[1]~reg0 
    Info (332119):     1.637         0.000 sw 
Info (332146): Worst-case hold slack is -1.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.777        -3.084 sw 
    Info (332119):    -1.585        -3.170 clk 
    Info (332119):    -1.478        -5.364 mode[0]~reg0 
    Info (332119):    -1.290        -2.571 mode[1]~reg0 
    Info (332119):     0.215         0.000 clock_div:clk_1M_generator|clk_out1 
    Info (332119):     0.215         0.000 clock_div:clk_1M_generator|clk_out2 
Info (332146): Worst-case recovery slack is -0.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.079        -0.079 mode[0]~reg0 
    Info (332119):     0.060         0.000 clock_div:clk_1M_generator|clk_out1 
    Info (332119):     0.117         0.000 mode[1]~reg0 
Info (332146): Worst-case removal slack is -1.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.564        -2.957 mode[1]~reg0 
    Info (332119):     0.377         0.000 mode[0]~reg0 
    Info (332119):     0.587         0.000 clock_div:clk_1M_generator|clk_out1 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -8.380 clk 
    Info (332119):    -1.222        -3.222 sw 
    Info (332119):    -0.500      -164.000 clock_div:clk_1M_generator|clk_out1 
    Info (332119):    -0.500       -37.000 clock_div:clk_1M_generator|clk_out2 
    Info (332119):     0.500         0.000 mode[0]~reg0 
    Info (332119):     0.500         0.000 mode[1]~reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Tue Jun 14 16:48:41 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


