--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf
-ucf led_test.ucf

Design file:              led_test.ncd
Physical constraint file: led_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2132 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.516ns.
--------------------------------------------------------------------------------

Paths for end point timer_14 (SLICE_X27Y11.D2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_5 (FF)
  Destination:          timer_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_5 to timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.CQ       Tcko                  0.391   timer<6>
                                                       timer_5
    SLICE_X28Y10.C2      net (fanout=2)        0.761   timer<5>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X27Y11.D2      net (fanout=19)       0.856   timer[31]_GND_1_o_equal_8_o
    SLICE_X27Y11.CLK     Tas                   0.322   timer<14>
                                                       Mcount_timer_eqn_141
                                                       timer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.436ns logic, 3.042ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_1 (FF)
  Destination:          timer_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.261 - 0.278)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_1 to timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.CQ      Tcko                  0.391   timer<2>
                                                       timer_1
    SLICE_X28Y10.C1      net (fanout=2)        0.611   timer<1>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X27Y11.D2      net (fanout=19)       0.856   timer[31]_GND_1_o_equal_8_o
    SLICE_X27Y11.CLK     Tas                   0.322   timer<14>
                                                       Mcount_timer_eqn_141
                                                       timer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.436ns logic, 2.892ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_4 (FF)
  Destination:          timer_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_4 to timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.BQ       Tcko                  0.391   timer<6>
                                                       timer_4
    SLICE_X28Y10.C4      net (fanout=2)        0.563   timer<4>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X27Y11.D2      net (fanout=19)       0.856   timer[31]_GND_1_o_equal_8_o
    SLICE_X27Y11.CLK     Tas                   0.322   timer<14>
                                                       Mcount_timer_eqn_141
                                                       timer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (1.436ns logic, 2.844ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point timer_17 (SLICE_X28Y12.C3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_5 (FF)
  Destination:          timer_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_5 to timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.CQ       Tcko                  0.391   timer<6>
                                                       timer_5
    SLICE_X28Y10.C2      net (fanout=2)        0.761   timer<5>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X28Y12.C3      net (fanout=19)       0.691   timer[31]_GND_1_o_equal_8_o
    SLICE_X28Y12.CLK     Tas                   0.341   timer<18>
                                                       Mcount_timer_eqn_171
                                                       timer_17
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.455ns logic, 2.877ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_1 (FF)
  Destination:          timer_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_1 to timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.CQ      Tcko                  0.391   timer<2>
                                                       timer_1
    SLICE_X28Y10.C1      net (fanout=2)        0.611   timer<1>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X28Y12.C3      net (fanout=19)       0.691   timer[31]_GND_1_o_equal_8_o
    SLICE_X28Y12.CLK     Tas                   0.341   timer<18>
                                                       Mcount_timer_eqn_171
                                                       timer_17
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (1.455ns logic, 2.727ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_4 (FF)
  Destination:          timer_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_4 to timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.BQ       Tcko                  0.391   timer<6>
                                                       timer_4
    SLICE_X28Y10.C4      net (fanout=2)        0.563   timer<4>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X28Y12.C3      net (fanout=19)       0.691   timer[31]_GND_1_o_equal_8_o
    SLICE_X28Y12.CLK     Tas                   0.341   timer<18>
                                                       Mcount_timer_eqn_171
                                                       timer_17
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.455ns logic, 2.679ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point timer_12 (SLICE_X27Y11.B1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_5 (FF)
  Destination:          timer_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_5 to timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.CQ       Tcko                  0.391   timer<6>
                                                       timer_5
    SLICE_X28Y10.C2      net (fanout=2)        0.761   timer<5>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X27Y11.B1      net (fanout=19)       0.683   timer[31]_GND_1_o_equal_8_o
    SLICE_X27Y11.CLK     Tas                   0.322   timer<14>
                                                       Mcount_timer_eqn_121
                                                       timer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.436ns logic, 2.869ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_1 (FF)
  Destination:          timer_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.261 - 0.278)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_1 to timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.CQ      Tcko                  0.391   timer<2>
                                                       timer_1
    SLICE_X28Y10.C1      net (fanout=2)        0.611   timer<1>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X27Y11.B1      net (fanout=19)       0.683   timer[31]_GND_1_o_equal_8_o
    SLICE_X27Y11.CLK     Tas                   0.322   timer<14>
                                                       Mcount_timer_eqn_121
                                                       timer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (1.436ns logic, 2.719ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_4 (FF)
  Destination:          timer_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_4 to timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.BQ       Tcko                  0.391   timer<6>
                                                       timer_4
    SLICE_X28Y10.C4      net (fanout=2)        0.563   timer<4>
    SLICE_X28Y10.C       Tilo                  0.205   N5
                                                       timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C4      net (fanout=2)        0.715   timer[31]_GND_1_o_equal_5_o<31>12
    SLICE_X27Y12.C       Tilo                  0.259   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X29Y10.A4      net (fanout=5)        0.710   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X29Y10.A       Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X27Y11.B1      net (fanout=19)       0.683   timer[31]_GND_1_o_equal_8_o
    SLICE_X27Y11.CLK     Tas                   0.322   timer<14>
                                                       Mcount_timer_eqn_121
                                                       timer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.436ns logic, 2.671ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X28Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_0 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_0 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AQ       Tcko                  0.200   led_3
                                                       led_0
    SLICE_X28Y9.A6       net (fanout=2)        0.025   led_0
    SLICE_X28Y9.CLK      Tah         (-Th)    -0.190   led_3
                                                       led_0_rstpot
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X28Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_3 (FF)
  Destination:          led_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_3 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.DQ       Tcko                  0.200   led_3
                                                       led_3
    SLICE_X28Y9.D6       net (fanout=2)        0.025   led_3
    SLICE_X28Y9.CLK      Tah         (-Th)    -0.190   led_3
                                                       led_3_rstpot
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point led_2 (SLICE_X28Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_2 (FF)
  Destination:          led_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_2 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.CQ       Tcko                  0.200   led_3
                                                       led_2
    SLICE_X28Y9.C5       net (fanout=2)        0.068   led_2
    SLICE_X28Y9.CLK      Tah         (-Th)    -0.190   led_3
                                                       led_2_rstpot
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.390ns logic, 0.068ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: led_3/CLK
  Logical resource: led_0/CK
  Location pin: SLICE_X28Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: led_3/SR
  Logical resource: led_0/SR
  Location pin: SLICE_X28Y9.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.516|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2132 paths, 0 nets, and 229 connections

Design statistics:
   Minimum period:   4.516ns{1}   (Maximum frequency: 221.435MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 28 22:10:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



