{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 13:18:13 2010 " "Info: Processing started: Tue May 25 13:18:13 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "output_ent:output_inst\|vga_command_data\[29\] " "Warning: Node \"output_ent:output_inst\|vga_command_data\[29\]\" is a latch" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output_ent:output_inst\|vga_command\[1\] " "Warning: Node \"output_ent:output_inst\|vga_command\[1\]\" is a latch" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output_ent:output_inst\|vga_command\[0\] " "Warning: Node \"output_ent:output_inst\|vga_command\[0\]\" is a latch" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "output_ent:output_inst\|output_fsm_state.READY " "Info: Detected ripple clock \"output_ent:output_inst\|output_fsm_state.READY\" as buffer" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 47 -1 0 } } { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "output_ent:output_inst\|output_fsm_state.READY" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\] register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL 3.297 ns " "Info: Slack time is 3.297 ns for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\]\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.634 ns + Largest register register " "Info: + Largest register to register requirement is 7.634 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.915 ns + " "Info: + Setup relationship between source and destination is 8.915 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.915 ns " "Info: + Latch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.095 ns + Largest " "Info: + Largest clock skew is -1.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.182 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 676 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 676; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.560 ns) 2.182 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL 2 REG LC_X35_Y23_N2 6 " "Info: 2: + IC(1.622 ns) + CELL(0.560 ns) = 2.182 ns; Loc. = LC_X35_Y23_N2; Fanout = 6; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 25.66 % ) " "Info: Total cell delay = 0.560 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 74.34 % ) " "Info: Total interconnect delay = 1.622 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.277 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 158 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 158; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.560 ns) 3.277 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\] 2 REG LC_X19_Y23_N2 3 " "Info: 2: + IC(1.957 ns) + CELL(0.560 ns) = 3.277 ns; Loc. = LC_X19_Y23_N2; Fanout = 3; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.517 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.28 % ) " "Info: Total cell delay = 1.320 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.957 ns ( 59.72 % ) " "Info: Total interconnect delay = 1.957 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.337 ns - Longest register register " "Info: - Longest register to register delay is 4.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\] 1 REG LC_X19_Y23_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y23_N2; Fanout = 3; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.332 ns) 2.350 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~0 2 COMB LC_X34_Y23_N2 2 " "Info: 2: + IC(2.018 ns) + CELL(0.332 ns) = 2.350 ns; Loc. = LC_X34_Y23_N2; Fanout = 2; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.350 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 2.576 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~2 3 COMB LC_X34_Y23_N3 1 " "Info: 3: + IC(0.139 ns) + CELL(0.087 ns) = 2.576 ns; Loc. = LC_X34_Y23_N3; Fanout = 1; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~2'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.226 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.459 ns) 3.410 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~4 4 COMB LC_X34_Y23_N9 2 " "Info: 4: + IC(0.375 ns) + CELL(0.459 ns) = 3.410 ns; Loc. = LC_X34_Y23_N9; Fanout = 2; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~4'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.834 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~4 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.364 ns) 4.337 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL 5 REG LC_X35_Y23_N2 6 " "Info: 5: + IC(0.563 ns) + CELL(0.364 ns) = 4.337 ns; Loc. = LC_X35_Y23_N2; Fanout = 6; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.927 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~4 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 28.64 % ) " "Info: Total cell delay = 1.242 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.095 ns ( 71.36 % ) " "Info: Total interconnect delay = 3.095 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.337 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~4 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "4.337 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~4 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL {} } { 0.000ns 2.018ns 0.139ns 0.375ns 0.563ns } { 0.000ns 0.332ns 0.087ns 0.459ns 0.364ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.337 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~4 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "4.337 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~4 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL {} } { 0.000ns 2.018ns 0.139ns 0.375ns 0.563ns } { 0.000ns 0.332ns 0.087ns 0.459ns 0.364ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sys_clk register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 1.448 ns " "Info: Slack time is 1.448 ns for clock \"sys_clk\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.989 ns + Largest register register " "Info: + Largest register to register requirement is 1.989 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.086 ns + " "Info: + Setup relationship between source and destination is 1.086 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.001 ns " "Info: + Latch edge is 10.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 8.915 ns " "Info: - Launch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.089 ns + Largest " "Info: + Largest clock skew is 1.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.271 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 158 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 158; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.560 ns) 3.271 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X35_Y23_N8 1 " "Info: 2: + IC(1.951 ns) + CELL(0.560 ns) = 3.271 ns; Loc. = LC_X35_Y23_N8; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.511 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.35 % ) " "Info: Total cell delay = 1.320 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.951 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.951 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.182 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 676 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 676; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.560 ns) 2.182 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 2 REG LC_X35_Y23_N3 1 " "Info: 2: + IC(1.622 ns) + CELL(0.560 ns) = 2.182 ns; Loc. = LC_X35_Y23_N3; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 25.66 % ) " "Info: Total cell delay = 0.560 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 74.34 % ) " "Info: Total interconnect delay = 1.622 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.541 ns - Longest register register " "Info: - Longest register to register delay is 0.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 1 REG LC_X35_Y23_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y23_N3; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.090 ns) 0.541 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X35_Y23_N8 1 " "Info: 2: + IC(0.451 ns) + CELL(0.090 ns) = 0.541 ns; Loc. = LC_X35_Y23_N8; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.541 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.64 % ) " "Info: Total cell delay = 0.090 ns ( 16.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.451 ns ( 83.36 % ) " "Info: Total interconnect delay = 0.451 ns ( 83.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.541 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.541 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.451ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.182 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.622ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.541 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.541 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.451ns } { 0.000ns 0.090ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH 745 ps " "Info: Minimum slack time is 745 ps for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.669 ns + Shortest register register " "Info: + Shortest register to register delay is 0.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH 1 REG LC_X35_Y24_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y24_N0; Fanout = 9; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.235 ns) 0.669 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH 2 REG LC_X35_Y24_N0 9 " "Info: 2: + IC(0.434 ns) + CELL(0.235 ns) = 0.669 ns; Loc. = LC_X35_Y24_N0; Fanout = 9; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.669 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.13 % ) " "Info: Total cell delay = 0.235 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.434 ns ( 64.87 % ) " "Info: Total interconnect delay = 0.434 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.669 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.669 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} } { 0.000ns 0.434ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.086 ns " "Info: + Latch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.086 ns " "Info: - Launch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.184 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 676 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 676; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.560 ns) 2.184 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH 2 REG LC_X35_Y24_N0 9 " "Info: 2: + IC(1.624 ns) + CELL(0.560 ns) = 2.184 ns; Loc. = LC_X35_Y24_N0; Fanout = 9; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 25.64 % ) " "Info: Total cell delay = 0.560 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 74.36 % ) " "Info: Total interconnect delay = 1.624 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} } { 0.000ns 1.624ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.184 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 676 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 676; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.560 ns) 2.184 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH 2 REG LC_X35_Y24_N0 9 " "Info: 2: + IC(1.624 ns) + CELL(0.560 ns) = 2.184 ns; Loc. = LC_X35_Y24_N0; Fanout = 9; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE_FINISH'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 25.64 % ) " "Info: Total cell delay = 0.560 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 74.36 % ) " "Info: Total interconnect delay = 1.624 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} } { 0.000ns 1.624ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} } { 0.000ns 1.624ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} } { 0.000ns 1.624ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.669 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.669 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} } { 0.000ns 0.434ns } { 0.000ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.184 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE_FINISH {} } { 0.000ns 1.624ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sys_clk register output_ent:output_inst\|output_fsm_state.INIT register output_ent:output_inst\|vga_command\[0\] -2.98 ns " "Info: Minimum slack time is -2.98 ns for clock \"sys_clk\" between source register \"output_ent:output_inst\|output_fsm_state.INIT\" and destination register \"output_ent:output_inst\|vga_command\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.911 ns + Shortest register register " "Info: + Shortest register to register delay is 0.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output_ent:output_inst\|output_fsm_state.INIT 1 REG LC_X19_Y23_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y23_N8; Fanout = 4; REG Node = 'output_ent:output_inst\|output_fsm_state.INIT'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { output_ent:output_inst|output_fsm_state.INIT } "NODE_NAME" } } { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.459 ns) 0.911 ns output_ent:output_inst\|vga_command\[0\] 2 REG LC_X19_Y23_N4 4 " "Info: 2: + IC(0.452 ns) + CELL(0.459 ns) = 0.911 ns; Loc. = LC_X19_Y23_N4; Fanout = 4; REG Node = 'output_ent:output_inst\|vga_command\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.911 ns" { output_ent:output_inst|output_fsm_state.INIT output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.459 ns ( 50.38 % ) " "Info: Total cell delay = 0.459 ns ( 50.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 49.62 % ) " "Info: Total interconnect delay = 0.452 ns ( 49.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.911 ns" { output_ent:output_inst|output_fsm_state.INIT output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.911 ns" { output_ent:output_inst|output_fsm_state.INIT {} output_ent:output_inst|vga_command[0] {} } { 0.000ns 0.452ns } { 0.000ns 0.459ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.891 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.891 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.067 ns + Smallest " "Info: + Smallest clock skew is 4.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 7.344 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 7.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 158 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 158; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.736 ns) 3.450 ns output_ent:output_inst\|output_fsm_state.READY 2 REG LC_X1_Y22_N5 5 " "Info: 2: + IC(1.954 ns) + CELL(0.736 ns) = 3.450 ns; Loc. = LC_X1_Y22_N5; Fanout = 5; REG Node = 'output_ent:output_inst\|output_fsm_state.READY'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.690 ns" { sys_clk output_ent:output_inst|output_fsm_state.READY } "NODE_NAME" } } { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.681 ns) + CELL(0.213 ns) 7.344 ns output_ent:output_inst\|vga_command\[0\] 3 REG LC_X19_Y23_N4 4 " "Info: 3: + IC(3.681 ns) + CELL(0.213 ns) = 7.344 ns; Loc. = LC_X19_Y23_N4; Fanout = 4; REG Node = 'output_ent:output_inst\|vga_command\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.894 ns" { output_ent:output_inst|output_fsm_state.READY output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.709 ns ( 23.27 % ) " "Info: Total cell delay = 1.709 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.635 ns ( 76.73 % ) " "Info: Total interconnect delay = 5.635 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.344 ns" { sys_clk output_ent:output_inst|output_fsm_state.READY output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.344 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.READY {} output_ent:output_inst|vga_command[0] {} } { 0.000ns 0.000ns 1.954ns 3.681ns } { 0.000ns 0.760ns 0.736ns 0.213ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.277 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 3.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 158 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 158; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.560 ns) 3.277 ns output_ent:output_inst\|output_fsm_state.INIT 2 REG LC_X19_Y23_N8 4 " "Info: 2: + IC(1.957 ns) + CELL(0.560 ns) = 3.277 ns; Loc. = LC_X19_Y23_N8; Fanout = 4; REG Node = 'output_ent:output_inst\|output_fsm_state.INIT'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.517 ns" { sys_clk output_ent:output_inst|output_fsm_state.INIT } "NODE_NAME" } } { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.28 % ) " "Info: Total cell delay = 1.320 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.957 ns ( 59.72 % ) " "Info: Total interconnect delay = 1.957 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk output_ent:output_inst|output_fsm_state.INIT } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.INIT {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.344 ns" { sys_clk output_ent:output_inst|output_fsm_state.READY output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.344 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.READY {} output_ent:output_inst|vga_command[0] {} } { 0.000ns 0.000ns 1.954ns 3.681ns } { 0.000ns 0.760ns 0.736ns 0.213ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk output_ent:output_inst|output_fsm_state.INIT } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.INIT {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.344 ns" { sys_clk output_ent:output_inst|output_fsm_state.READY output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.344 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.READY {} output_ent:output_inst|vga_command[0] {} } { 0.000ns 0.000ns 1.954ns 3.681ns } { 0.000ns 0.760ns 0.736ns 0.213ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk output_ent:output_inst|output_fsm_state.INIT } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.INIT {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.911 ns" { output_ent:output_inst|output_fsm_state.INIT output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.911 ns" { output_ent:output_inst|output_fsm_state.INIT {} output_ent:output_inst|vga_command[0] {} } { 0.000ns 0.452ns } { 0.000ns 0.459ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.344 ns" { sys_clk output_ent:output_inst|output_fsm_state.READY output_ent:output_inst|vga_command[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.344 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.READY {} output_ent:output_inst|vga_command[0] {} } { 0.000ns 0.000ns 1.954ns 3.681ns } { 0.000ns 0.760ns 0.736ns 0.213ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.277 ns" { sys_clk output_ent:output_inst|output_fsm_state.INIT } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.277 ns" { sys_clk {} sys_clk~out0 {} output_ent:output_inst|output_fsm_state.INIT {} } { 0.000ns 0.000ns 1.957ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "sys_clk 3 " "Warning: Can't achieve minimum setup and hold requirement sys_clk along 3 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] btn_a sys_clk 5.066 ns register " "Info: tsu for register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]\" (data pin = \"btn_a\", clock pin = \"sys_clk\") is 5.066 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.187 ns + Longest pin register " "Info: + Longest pin to register delay is 8.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns btn_a 1 PIN PIN_A3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_A3; Fanout = 1; PIN Node = 'btn_a'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { btn_a } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.811 ns) + CELL(0.235 ns) 8.187 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X76_Y5_N7 1 " "Info: 2: + IC(6.811 ns) + CELL(0.235 ns) = 8.187 ns; Loc. = LC_X76_Y5_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.046 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 16.81 % ) " "Info: Total cell delay = 1.376 ns ( 16.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.811 ns ( 83.19 % ) " "Info: Total interconnect delay = 6.811 ns ( 83.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.187 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "8.187 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 6.811ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.131 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 158 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 158; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.560 ns) 3.131 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X76_Y5_N7 1 " "Info: 2: + IC(1.811 ns) + CELL(0.560 ns) = 3.131 ns; Loc. = LC_X76_Y5_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.371 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.16 % ) " "Info: Total cell delay = 1.320 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 57.84 % ) " "Info: Total interconnect delay = 1.811 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.131 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.131 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.187 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "8.187 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 6.811ns } { 0.000ns 1.141ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.131 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.131 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk r\[0\] textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13~portb_address_reg0 12.562 ns memory " "Info: tco from clock \"sys_clk\" to destination pin \"r\[0\]\" through memory \"textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13~portb_address_reg0\" is 12.562 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "sys_clk pll:pll_vga_clk\|altpll:altpll_component\|_clk0 -1.086 ns + " "Info: + Offset between input clock \"sys_clk\" and output clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is -1.086 ns" {  } { { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.185 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source memory is 2.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 676 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 676; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.568 ns) 2.185 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13~portb_address_reg0 2 MEM M4K_X39_Y21 1 " "Info: 2: + IC(1.617 ns) + CELL(0.568 ns) = 2.185 ns; Loc. = M4K_X39_Y21; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13~portb_address_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.185 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 466 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.568 ns ( 26.00 % ) " "Info: Total cell delay = 0.568 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.617 ns ( 74.00 % ) " "Info: Total interconnect delay = 1.617 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.185 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.185 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 {} } { 0.000ns 1.617ns } { 0.000ns 0.568ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns + " "Info: + Micro clock to output delay of source is 0.467 ns" {  } { { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 466 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.996 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13~portb_address_reg0 1 MEM M4K_X39_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X39_Y21; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13~portb_address_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 466 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.496 ns) 3.496 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13 2 MEM M4K_X39_Y21 2 " "Info: 2: + IC(0.000 ns) + CELL(3.496 ns) = 3.496 ns; Loc. = M4K_X39_Y21; Fanout = 2; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a13'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.496 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 466 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.459 ns) 5.237 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector35 3 COMB LC_X41_Y23_N8 1 " "Info: 3: + IC(1.282 ns) + CELL(0.459 ns) = 5.237 ns; Loc. = LC_X41_Y23_N8; Fanout = 1; COMB Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector35'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.741 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.255 ns) + CELL(2.504 ns) 10.996 ns r\[0\] 4 PIN PIN_E22 0 " "Info: 4: + IC(3.255 ns) + CELL(2.504 ns) = 10.996 ns; Loc. = PIN_E22; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.759 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35 r[0] } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.459 ns ( 58.74 % ) " "Info: Total cell delay = 6.459 ns ( 58.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 41.26 % ) " "Info: Total interconnect delay = 4.537 ns ( 41.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.996 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35 r[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.996 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35 {} r[0] {} } { 0.000ns 0.000ns 1.282ns 3.255ns } { 0.000ns 3.496ns 0.459ns 2.504ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.185 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.185 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 {} } { 0.000ns 1.617ns } { 0.000ns 0.568ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.996 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35 r[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.996 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13~portb_address_reg0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a13 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35 {} r[0] {} } { 0.000ns 0.000ns 1.282ns 3.255ns } { 0.000ns 3.496ns 0.459ns 2.504ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] ps2_data sys_clk -2.182 ns register " "Info: th for register \"ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]\" (data pin = \"ps2_data\", clock pin = \"sys_clk\") is -2.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.144 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 158 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 158; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.560 ns) 3.144 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 2 REG LC_X70_Y46_N2 1 " "Info: 2: + IC(1.824 ns) + CELL(0.560 ns) = 3.144 ns; Loc. = LC_X70_Y46_N2; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.98 % ) " "Info: Total cell delay = 1.320 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 58.02 % ) " "Info: Total interconnect delay = 1.824 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.426 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_data 1 PIN PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E21; Fanout = 1; PIN Node = 'ps2_data'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns ps2_data~0 2 COMB IOC_X70_Y47_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = IOC_X70_Y47_N2; Fanout = 1; COMB Node = 'ps2_data~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { ps2_data ps2_data~0 } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.235 ns) 5.426 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 3 REG LC_X70_Y46_N2 1 " "Info: 3: + IC(4.050 ns) + CELL(0.235 ns) = 5.426 ns; Loc. = LC_X70_Y46_N2; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.285 ns" { ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 25.36 % ) " "Info: Total cell delay = 1.376 ns ( 25.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.050 ns ( 74.64 % ) " "Info: Total interconnect delay = 4.050 ns ( 74.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.426 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.426 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.426 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.426 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 13:18:15 2010 " "Info: Processing ended: Tue May 25 13:18:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
