<stg><name>synth_top_classifyPoly</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="95">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="2">
<condition id="97">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="99">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="100">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="4" to="3">
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="5" to="6">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="6" to="7">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="7" to="8">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="8" to="9">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="9" to="10">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="10" to="11">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="11" to="12">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="12" to="13">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="13" to="14">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="14" to="15">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="15" to="16">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="16" to="17">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="17" to="18">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="18" to="19">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="19" to="20">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="20" to="21">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="21" to="22">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="22" to="23">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="23" to="24">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="24" to="25">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="25" to="26">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="26" to="27">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="27" to="28">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="28" to="29">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="29" to="30">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="30" to="31">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="31" to="32">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="32" to="33">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="33" to="34">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="34" to="35">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="35" to="36">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="36" to="37">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="37" to="38">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="38" to="39">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="39" to="40">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="40" to="41">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="41" to="42">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="42" to="43">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="43" to="44">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="44" to="45">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="45" to="46">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="46" to="47">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="47" to="48">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="48" to="49">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="49" to="50">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="50" to="51">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="51" to="52">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="52" to="53">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="53" to="54">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="54" to="55">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="55" to="56">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="56" to="57">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="57" to="58">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="58" to="59">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="59" to="60">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="60" to="61">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="61" to="62">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="62" to="63">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="63" to="64">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="64" to="65">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="65" to="66">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="66" to="67">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="67" to="68">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="68" to="69">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="69" to="70">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="70" to="71">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="71" to="72">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="72" to="73">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="73" to="74">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="74" to="75">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="75" to="76">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="76" to="77">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="77" to="78">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="78" to="79">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="79" to="80">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="80" to="81">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="81" to="82">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="82" to="4">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([50 x double]* %output_r, [1 x i8]* @str48, [7 x i8]* @str47, [1 x i8]* @str48, i32 -1, [1 x i8]* @str48, [1 x i8]* @str48, [1 x i8]* @str48)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:1  %empty_44 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %nonZeroFeature, [1 x i8]* @str44, [7 x i8]* @str43, [1 x i8]* @str44, i32 -1, [1 x i8]* @str44, [1 x i8]* @str44, [1 x i8]* @str44)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecMemCore([37 x i32]* %svNonZeroFeature, [1 x i8]* @str42, [7 x i8]* @str41, [1 x i8]* @str42, i32 -1, [1 x i8]* @str42, [1 x i8]* @str42, [1 x i8]* @str42)

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecMemCore([37 x double]* %lambda, [1 x i8]* @str40, [7 x i8]* @str39, [1 x i8]* @str40, i32 -1, [1 x i8]* @str40, [1 x i8]* @str40, [1 x i8]* @str40)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:4  %empty_47 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x double]* %sv_3_value, [1 x i8]* @str38, [7 x i8]* @str37, [1 x i8]* @str38, i32 -1, [1 x i8]* @str38, [1 x i8]* @str38, [1 x i8]* @str38)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  %empty_48 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x double]* %sv_2_value, [1 x i8]* @str36, [7 x i8]* @str35, [1 x i8]* @str36, i32 -1, [1 x i8]* @str36, [1 x i8]* @str36, [1 x i8]* @str36)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:6  %empty_49 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x double]* %sv_1_value, [1 x i8]* @str34, [7 x i8]* @str33, [1 x i8]* @str34, i32 -1, [1 x i8]* @str34, [1 x i8]* @str34, [1 x i8]* @str34)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:7  %empty_50 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x double]* %sv_0_value, [1 x i8]* @str32, [7 x i8]* @str31, [1 x i8]* @str32, i32 -1, [1 x i8]* @str32, [1 x i8]* @str32, [1 x i8]* @str32)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:8  %empty_51 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x i32]* %sv_3_id, [1 x i8]* @str30, [7 x i8]* @str29, [1 x i8]* @str30, i32 -1, [1 x i8]* @str30, [1 x i8]* @str30, [1 x i8]* @str30)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  %empty_52 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x i32]* %sv_2_id, [1 x i8]* @str28, [7 x i8]* @str27, [1 x i8]* @str28, i32 -1, [1 x i8]* @str28, [1 x i8]* @str28, [1 x i8]* @str28)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:10  %empty_53 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x i32]* %sv_1_id, [1 x i8]* @str26, [7 x i8]* @str25, [1 x i8]* @str26, i32 -1, [1 x i8]* @str26, [1 x i8]* @str26, [1 x i8]* @str26)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:11  %empty_54 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x i32]* %sv_0_id, [1 x i8]* @str24, [7 x i8]* @str23, [1 x i8]* @str24, i32 -1, [1 x i8]* @str24, [1 x i8]* @str24, [1 x i8]* @str24)

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:12  %empty_55 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_3_value, [1 x i8]* @str22, [7 x i8]* @str21, [1 x i8]* @str22, i32 -1, [1 x i8]* @str22, [1 x i8]* @str22, [1 x i8]* @str22)

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:13  %empty_56 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_2_value, [1 x i8]* @str20, [7 x i8]* @str19, [1 x i8]* @str20, i32 -1, [1 x i8]* @str20, [1 x i8]* @str20, [1 x i8]* @str20)

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:14  %empty_57 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_1_value, [1 x i8]* @str18, [7 x i8]* @str17, [1 x i8]* @str18, i32 -1, [1 x i8]* @str18, [1 x i8]* @str18, [1 x i8]* @str18)

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:15  %empty_58 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_0_value, [1 x i8]* @str16, [7 x i8]* @str15, [1 x i8]* @str16, i32 -1, [1 x i8]* @str16, [1 x i8]* @str16, [1 x i8]* @str16)

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:16  %empty_59 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_3_id, [1 x i8]* @str14, [7 x i8]* @str13, [1 x i8]* @str14, i32 -1, [1 x i8]* @str14, [1 x i8]* @str14, [1 x i8]* @str14)

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:17  %empty_60 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_2_id, [1 x i8]* @str12, [7 x i8]* @str11, [1 x i8]* @str12, i32 -1, [1 x i8]* @str12, [1 x i8]* @str12, [1 x i8]* @str12)

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:18  %empty_61 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_1_id, [1 x i8]* @str10, [7 x i8]* @str9, [1 x i8]* @str10, i32 -1, [1 x i8]* @str10, [1 x i8]* @str10, [1 x i8]* @str10)

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  %empty_62 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_0_id, [1 x i8]* @str8, [7 x i8]* @str7, [1 x i8]* @str8, i32 -1, [1 x i8]* @str8, [1 x i8]* @str8, [1 x i8]* @str8)

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 1, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond2 = icmp eq i6 %i, -13

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str519) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp = zext i6 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr = getelementptr [50 x double]* %output_r, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
:3  store double 0.000000e+00, double* %output_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i_2 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_3, %6 ], [ 1, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i6 %i_1, -13

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond1, label %7, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str620) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str620)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_s = zext i6 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nonZeroFeature_addr = getelementptr [50 x i32]* %nonZeroFeature, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="nonZeroFeature_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr_1 = getelementptr [50 x double]* %output_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j = phi i6 [ 1, %3 ], [ %j_1, %5 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond = icmp eq i6 %j, -26

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 37, i64 37, i64 37)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_2 = zext i6 %j to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %svNonZeroFeature_addr = getelementptr [37 x i32]* %svNonZeroFeature, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="svNonZeroFeature_addr"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="6">
<![CDATA[
:3  %svNonZeroFeature_load = load i32* %svNonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="svNonZeroFeature_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
:4  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="nonZeroFeature_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str620, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %i_3 = add i6 %i_1, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="6">
<![CDATA[
:3  %svNonZeroFeature_load = load i32* %svNonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="svNonZeroFeature_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
:4  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="nonZeroFeature_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="6" op_20_bw="6">
<![CDATA[
:5  %tmp_1 = call fastcc double @synth_top_dotProduct([481 x i32]* nocapture %sv_0_id, [481 x i32]* nocapture %sv_1_id, [444 x i32]* nocapture %sv_2_id, [444 x i32]* nocapture %sv_3_id, [481 x double]* nocapture %sv_0_value, [481 x double]* nocapture %sv_1_value, [444 x double]* nocapture %sv_2_value, [444 x double]* nocapture %sv_3_value, i32 %svNonZeroFeature_load, i32 %nonZeroFeature_load, [650 x i32]* nocapture %example_0_id, [650 x i32]* nocapture %example_1_id, [600 x i32]* nocapture %example_2_id, [600 x i32]* nocapture %example_3_id, [650 x double]* nocapture %example_0_value, [650 x double]* nocapture %example_1_value, [600 x double]* nocapture %example_2_value, [600 x double]* nocapture %example_3_value, i6 %j, i6 %i_1) readonly

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:22  %j_1 = add i6 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="140" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="6" op_20_bw="6">
<![CDATA[
:5  %tmp_1 = call fastcc double @synth_top_dotProduct([481 x i32]* nocapture %sv_0_id, [481 x i32]* nocapture %sv_1_id, [444 x i32]* nocapture %sv_2_id, [444 x i32]* nocapture %sv_3_id, [481 x double]* nocapture %sv_0_value, [481 x double]* nocapture %sv_1_value, [444 x double]* nocapture %sv_2_value, [444 x double]* nocapture %sv_3_value, i32 %svNonZeroFeature_load, i32 %nonZeroFeature_load, [650 x i32]* nocapture %example_0_id, [650 x i32]* nocapture %example_1_id, [600 x i32]* nocapture %example_2_id, [600 x i32]* nocapture %example_3_id, [650 x double]* nocapture %example_0_value, [650 x double]* nocapture %example_1_value, [600 x double]* nocapture %example_2_value, [600 x double]* nocapture %example_3_value, i6 %j, i6 %i_1) readonly

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="64">
<![CDATA[
:6  %temp1 = fptrunc double %tmp_1 to float

]]></node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = fadd float %temp1, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = fadd float %temp1, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="144" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = fadd float %temp1, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="145" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = fadd float %temp1, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = fadd float %temp1, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="147" st_id="13" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_5 = fpext float %tmp_4 to double

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="148" st_id="14" stage="31" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="149" st_id="15" stage="30" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="150" st_id="16" stage="29" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="151" st_id="17" stage="28" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="27" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="153" st_id="19" stage="26" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="154" st_id="20" stage="25" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="155" st_id="21" stage="24" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="156" st_id="22" stage="23" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="157" st_id="23" stage="22" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="158" st_id="24" stage="21" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="159" st_id="25" stage="20" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="160" st_id="26" stage="19" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="161" st_id="27" stage="18" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="162" st_id="28" stage="17" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="163" st_id="29" stage="16" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="164" st_id="30" stage="15" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="165" st_id="31" stage="14" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="166" st_id="32" stage="13" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="167" st_id="33" stage="12" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="168" st_id="34" stage="11" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="169" st_id="35" stage="10" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="170" st_id="36" stage="9" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="171" st_id="37" stage="8" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="172" st_id="38" stage="7" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="173" st_id="39" stage="6" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="174" st_id="40" stage="5" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="175" st_id="41" stage="4" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="176" st_id="42" stage="3" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="177" st_id="43" stage="2" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="178" st_id="44" stage="1" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="179" st_id="45" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="64">
<![CDATA[
:10  %temp2 = fptrunc double %tmp_6 to float

]]></node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="180" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_7 = fmul float %temp2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="181" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_7 = fmul float %temp2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="182" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_7 = fmul float %temp2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="183" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_7 = fmul float %temp2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="184" st_id="50" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_8 = fpext float %tmp_7 to double

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="185" st_id="51" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="186" st_id="52" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="187" st_id="53" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="188" st_id="54" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="189" st_id="55" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="190" st_id="56" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="191" st_id="57" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="192" st_id="58" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="193" st_id="59" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="194" st_id="60" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="195" st_id="61" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="196" st_id="62" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="197" st_id="63" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="198" st_id="64" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="199" st_id="65" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="200" st_id="66" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="201" st_id="67" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="202" st_id="68" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="203" st_id="69" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
:14  %temp2_1 = fptrunc double %tmp_9 to float

]]></node>
<StgValue><ssdm name="temp2_1"/></StgValue>
</operation>

<operation id="204" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %lambda_addr = getelementptr [37 x double]* %lambda, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="lambda_addr"/></StgValue>
</operation>

<operation id="205" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="6">
<![CDATA[
:16  %lambda_load = load double* %lambda_addr, align 8

]]></node>
<StgValue><ssdm name="lambda_load"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="206" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="6">
<![CDATA[
:16  %lambda_load = load double* %lambda_addr, align 8

]]></node>
<StgValue><ssdm name="lambda_load"/></StgValue>
</operation>

<operation id="207" st_id="70" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="32">
<![CDATA[
:17  %tmp_10 = fpext float %temp2_1 to double

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="208" st_id="71" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="209" st_id="72" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="210" st_id="73" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="211" st_id="74" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="212" st_id="75" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="213" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="6">
<![CDATA[
:19  %output_load = load double* %output_addr_1, align 8

]]></node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="214" st_id="76" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="215" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="6">
<![CDATA[
:19  %output_load = load double* %output_addr_1, align 8

]]></node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="216" st_id="77" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_12 = fadd double %output_load, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="217" st_id="78" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_12 = fadd double %output_load, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="218" st_id="79" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_12 = fadd double %output_load, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="219" st_id="80" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_12 = fadd double %output_load, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="220" st_id="81" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_12 = fadd double %output_load, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="221" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str721) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="82" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
:21  store double %tmp_12, double* %output_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
