{
    "id": "1574024214",
    "title": "A Practical Methodology for the Formal Verification of RISC Processors",
    "venue": "formal methods",
    "year": 1998,
    "authors": [
        {
            "name": "Sofiene Tahar",
            "id": "1901381520",
            "org": "Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada. E-mail: tahar@ece.concordia.ca#TAB#"
        },
        {
            "name": "Ramayya Kumar",
            "id": "2174301642",
            "org": "Verysys GmbH, Berlin, Germany. E-mail: kumar@verysys.com#TAB#"
        }
    ],
    "fields_of_study": [
        "Formal verification",
        "Theoretical computer science",
        "Computer architecture",
        "Higher-order logic",
        "Formal specification",
        "Computer science",
        "Reduced instruction set computing",
        "Instruction set",
        "Mathematical proof",
        "Correctness",
        "Architecture"
    ],
    "references": [
        "23915378",
        "1484366641",
        "1493191709",
        "1498855130",
        "1517832096",
        "1521970363",
        "1540891592",
        "1543469746",
        "1555915743",
        "1591616516",
        "1741528175",
        "1921936581",
        "1973726134",
        "1982619477",
        "1994879909",
        "1999890019",
        "2006120207",
        "2011889923",
        "2022030254",
        "2026438857",
        "2057956383",
        "2065846678",
        "2080267935",
        "2081380714",
        "2095572512",
        "2103709633",
        "2106188359",
        "2116141893",
        "2119623415",
        "2128057448",
        "2129801044",
        "2533570648"
    ]
}