AArch64 R+po-addr-ctrlpl+rfila
"PodWR DpAddrdR DpCtrldWPL WseLL RfiLA FreAP"
Cycle=PodWR DpAddrdR DpCtrldWPL WseLL RfiLA FreAP
Relax=FreAP WseLL
Safe=Rfi PodWR DpAddrdR DpCtrldW
Prefetch=
Com=Ws Fr
Orig=PodWR DpAddrdR DpCtrldWPL WseLL RfiLA FreAP
{
0:X1=x; 0:X3=y; 0:X6=z;
1:X1=x;
}
 P0                  | P1           ;
 MOV W0,#3           | MOV W0,#2    ;
 STR W0,[X1]         | STLR W0,[X1] ;
 LDR W2,[X3]         | LDAR W2,[X1] ;
 EOR W4,W2,W2        | LDR W3,[X1]  ;
 LDR W5,[X6,W4,SXTW] |              ;
 CBNZ W5,LC00        |              ;
 LC00:               |              ;
 MOV W7,#1           |              ;
 STLR W7,[X1]        |              ;
 LDR W8,[X1]         |              ;
exists
(x=3 /\ 0:X8=2 /\ 1:X3=3 /\ 1:X2=2)
