//Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
//Date        : Wed Apr 13 19:02:41 2022
//Host        : alveo20 running 64-bit Ubuntu 18.04.6 LTS
//Command     : generate_target emu.bd
//Design      : emu
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module System_DPA_imp_SEKSXZ
   (MON_M_AXI1_araddr,
    MON_M_AXI1_arcache,
    MON_M_AXI1_arlen,
    MON_M_AXI1_arlock,
    MON_M_AXI1_arprot,
    MON_M_AXI1_arqos,
    MON_M_AXI1_arready,
    MON_M_AXI1_arregion,
    MON_M_AXI1_arsize,
    MON_M_AXI1_arvalid,
    MON_M_AXI1_awaddr,
    MON_M_AXI1_awcache,
    MON_M_AXI1_awlen,
    MON_M_AXI1_awlock,
    MON_M_AXI1_awprot,
    MON_M_AXI1_awqos,
    MON_M_AXI1_awready,
    MON_M_AXI1_awregion,
    MON_M_AXI1_awsize,
    MON_M_AXI1_awvalid,
    MON_M_AXI1_bid,
    MON_M_AXI1_bready,
    MON_M_AXI1_bresp,
    MON_M_AXI1_bvalid,
    MON_M_AXI1_rdata,
    MON_M_AXI1_rid,
    MON_M_AXI1_rlast,
    MON_M_AXI1_rready,
    MON_M_AXI1_rresp,
    MON_M_AXI1_rvalid,
    MON_M_AXI1_wdata,
    MON_M_AXI1_wlast,
    MON_M_AXI1_wready,
    MON_M_AXI1_wstrb,
    MON_M_AXI1_wvalid,
    MON_M_AXI2_araddr,
    MON_M_AXI2_arcache,
    MON_M_AXI2_arlen,
    MON_M_AXI2_arlock,
    MON_M_AXI2_arprot,
    MON_M_AXI2_arqos,
    MON_M_AXI2_arready,
    MON_M_AXI2_arregion,
    MON_M_AXI2_arsize,
    MON_M_AXI2_arvalid,
    MON_M_AXI2_awaddr,
    MON_M_AXI2_awcache,
    MON_M_AXI2_awlen,
    MON_M_AXI2_awlock,
    MON_M_AXI2_awprot,
    MON_M_AXI2_awqos,
    MON_M_AXI2_awready,
    MON_M_AXI2_awregion,
    MON_M_AXI2_awsize,
    MON_M_AXI2_awvalid,
    MON_M_AXI2_bid,
    MON_M_AXI2_bready,
    MON_M_AXI2_bresp,
    MON_M_AXI2_bvalid,
    MON_M_AXI2_rdata,
    MON_M_AXI2_rid,
    MON_M_AXI2_rlast,
    MON_M_AXI2_rready,
    MON_M_AXI2_rresp,
    MON_M_AXI2_rvalid,
    MON_M_AXI2_wdata,
    MON_M_AXI2_wlast,
    MON_M_AXI2_wready,
    MON_M_AXI2_wstrb,
    MON_M_AXI2_wvalid,
    MON_M_AXI3_araddr,
    MON_M_AXI3_arcache,
    MON_M_AXI3_arlen,
    MON_M_AXI3_arlock,
    MON_M_AXI3_arprot,
    MON_M_AXI3_arqos,
    MON_M_AXI3_arready,
    MON_M_AXI3_arregion,
    MON_M_AXI3_arsize,
    MON_M_AXI3_arvalid,
    MON_M_AXI3_awaddr,
    MON_M_AXI3_awcache,
    MON_M_AXI3_awlen,
    MON_M_AXI3_awlock,
    MON_M_AXI3_awprot,
    MON_M_AXI3_awqos,
    MON_M_AXI3_awready,
    MON_M_AXI3_awregion,
    MON_M_AXI3_awsize,
    MON_M_AXI3_awvalid,
    MON_M_AXI3_bid,
    MON_M_AXI3_bready,
    MON_M_AXI3_bresp,
    MON_M_AXI3_bvalid,
    MON_M_AXI3_rdata,
    MON_M_AXI3_rid,
    MON_M_AXI3_rlast,
    MON_M_AXI3_rready,
    MON_M_AXI3_rresp,
    MON_M_AXI3_rvalid,
    MON_M_AXI3_wdata,
    MON_M_AXI3_wlast,
    MON_M_AXI3_wready,
    MON_M_AXI3_wstrb,
    MON_M_AXI3_wvalid,
    MON_M_AXI4_araddr,
    MON_M_AXI4_arcache,
    MON_M_AXI4_arlen,
    MON_M_AXI4_arlock,
    MON_M_AXI4_arprot,
    MON_M_AXI4_arqos,
    MON_M_AXI4_arready,
    MON_M_AXI4_arregion,
    MON_M_AXI4_arsize,
    MON_M_AXI4_arvalid,
    MON_M_AXI4_awaddr,
    MON_M_AXI4_awcache,
    MON_M_AXI4_awlen,
    MON_M_AXI4_awlock,
    MON_M_AXI4_awprot,
    MON_M_AXI4_awqos,
    MON_M_AXI4_awready,
    MON_M_AXI4_awregion,
    MON_M_AXI4_awsize,
    MON_M_AXI4_awvalid,
    MON_M_AXI4_bid,
    MON_M_AXI4_bready,
    MON_M_AXI4_bresp,
    MON_M_AXI4_bvalid,
    MON_M_AXI4_rdata,
    MON_M_AXI4_rid,
    MON_M_AXI4_rlast,
    MON_M_AXI4_rready,
    MON_M_AXI4_rresp,
    MON_M_AXI4_rvalid,
    MON_M_AXI4_wdata,
    MON_M_AXI4_wlast,
    MON_M_AXI4_wready,
    MON_M_AXI4_wstrb,
    MON_M_AXI4_wvalid,
    MON_M_AXI_araddr,
    MON_M_AXI_arcache,
    MON_M_AXI_arlen,
    MON_M_AXI_arlock,
    MON_M_AXI_arprot,
    MON_M_AXI_arqos,
    MON_M_AXI_arready,
    MON_M_AXI_arregion,
    MON_M_AXI_arsize,
    MON_M_AXI_arvalid,
    MON_M_AXI_awaddr,
    MON_M_AXI_awcache,
    MON_M_AXI_awlen,
    MON_M_AXI_awlock,
    MON_M_AXI_awprot,
    MON_M_AXI_awqos,
    MON_M_AXI_awready,
    MON_M_AXI_awregion,
    MON_M_AXI_awsize,
    MON_M_AXI_awvalid,
    MON_M_AXI_bid,
    MON_M_AXI_bready,
    MON_M_AXI_bresp,
    MON_M_AXI_bvalid,
    MON_M_AXI_rdata,
    MON_M_AXI_rid,
    MON_M_AXI_rlast,
    MON_M_AXI_rready,
    MON_M_AXI_rresp,
    MON_M_AXI_rvalid,
    MON_M_AXI_wdata,
    MON_M_AXI_wlast,
    MON_M_AXI_wready,
    MON_M_AXI_wstrb,
    MON_M_AXI_wvalid,
    MON_S_AXI_araddr,
    MON_S_AXI_arprot,
    MON_S_AXI_arready,
    MON_S_AXI_arvalid,
    MON_S_AXI_awaddr,
    MON_S_AXI_awprot,
    MON_S_AXI_awready,
    MON_S_AXI_awvalid,
    MON_S_AXI_bready,
    MON_S_AXI_bresp,
    MON_S_AXI_bvalid,
    MON_S_AXI_rdata,
    MON_S_AXI_rready,
    MON_S_AXI_rresp,
    MON_S_AXI_rvalid,
    MON_S_AXI_wdata,
    MON_S_AXI_wready,
    MON_S_AXI_wstrb,
    MON_S_AXI_wvalid,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    S_AXIMM_araddr,
    S_AXIMM_arburst,
    S_AXIMM_arid,
    S_AXIMM_arlen,
    S_AXIMM_arready,
    S_AXIMM_arsize,
    S_AXIMM_arvalid,
    S_AXIMM_awaddr,
    S_AXIMM_awburst,
    S_AXIMM_awid,
    S_AXIMM_awlen,
    S_AXIMM_awready,
    S_AXIMM_awsize,
    S_AXIMM_awvalid,
    S_AXIMM_bid,
    S_AXIMM_bready,
    S_AXIMM_bresp,
    S_AXIMM_bvalid,
    S_AXIMM_rdata,
    S_AXIMM_rid,
    S_AXIMM_rlast,
    S_AXIMM_rready,
    S_AXIMM_rresp,
    S_AXIMM_rvalid,
    S_AXIMM_wdata,
    S_AXIMM_wlast,
    S_AXIMM_wready,
    S_AXIMM_wstrb,
    S_AXIMM_wvalid,
    s_aximm_aresetn,
    s_aximm_clk,
    trace_clk,
    trace_rst);
  input [63:0]MON_M_AXI1_araddr;
  input [3:0]MON_M_AXI1_arcache;
  input [7:0]MON_M_AXI1_arlen;
  input [1:0]MON_M_AXI1_arlock;
  input [2:0]MON_M_AXI1_arprot;
  input [3:0]MON_M_AXI1_arqos;
  input MON_M_AXI1_arready;
  input [3:0]MON_M_AXI1_arregion;
  input [2:0]MON_M_AXI1_arsize;
  input MON_M_AXI1_arvalid;
  input [63:0]MON_M_AXI1_awaddr;
  input [3:0]MON_M_AXI1_awcache;
  input [7:0]MON_M_AXI1_awlen;
  input [1:0]MON_M_AXI1_awlock;
  input [2:0]MON_M_AXI1_awprot;
  input [3:0]MON_M_AXI1_awqos;
  input MON_M_AXI1_awready;
  input [3:0]MON_M_AXI1_awregion;
  input [2:0]MON_M_AXI1_awsize;
  input MON_M_AXI1_awvalid;
  input MON_M_AXI1_bid;
  input MON_M_AXI1_bready;
  input [1:0]MON_M_AXI1_bresp;
  input MON_M_AXI1_bvalid;
  input [31:0]MON_M_AXI1_rdata;
  input MON_M_AXI1_rid;
  input MON_M_AXI1_rlast;
  input MON_M_AXI1_rready;
  input [1:0]MON_M_AXI1_rresp;
  input MON_M_AXI1_rvalid;
  input [31:0]MON_M_AXI1_wdata;
  input MON_M_AXI1_wlast;
  input MON_M_AXI1_wready;
  input [3:0]MON_M_AXI1_wstrb;
  input MON_M_AXI1_wvalid;
  input [63:0]MON_M_AXI2_araddr;
  input [3:0]MON_M_AXI2_arcache;
  input [7:0]MON_M_AXI2_arlen;
  input [1:0]MON_M_AXI2_arlock;
  input [2:0]MON_M_AXI2_arprot;
  input [3:0]MON_M_AXI2_arqos;
  input MON_M_AXI2_arready;
  input [3:0]MON_M_AXI2_arregion;
  input [2:0]MON_M_AXI2_arsize;
  input MON_M_AXI2_arvalid;
  input [63:0]MON_M_AXI2_awaddr;
  input [3:0]MON_M_AXI2_awcache;
  input [7:0]MON_M_AXI2_awlen;
  input [1:0]MON_M_AXI2_awlock;
  input [2:0]MON_M_AXI2_awprot;
  input [3:0]MON_M_AXI2_awqos;
  input MON_M_AXI2_awready;
  input [3:0]MON_M_AXI2_awregion;
  input [2:0]MON_M_AXI2_awsize;
  input MON_M_AXI2_awvalid;
  input MON_M_AXI2_bid;
  input MON_M_AXI2_bready;
  input [1:0]MON_M_AXI2_bresp;
  input MON_M_AXI2_bvalid;
  input [31:0]MON_M_AXI2_rdata;
  input MON_M_AXI2_rid;
  input MON_M_AXI2_rlast;
  input MON_M_AXI2_rready;
  input [1:0]MON_M_AXI2_rresp;
  input MON_M_AXI2_rvalid;
  input [31:0]MON_M_AXI2_wdata;
  input MON_M_AXI2_wlast;
  input MON_M_AXI2_wready;
  input [3:0]MON_M_AXI2_wstrb;
  input MON_M_AXI2_wvalid;
  input [63:0]MON_M_AXI3_araddr;
  input [3:0]MON_M_AXI3_arcache;
  input [7:0]MON_M_AXI3_arlen;
  input [1:0]MON_M_AXI3_arlock;
  input [2:0]MON_M_AXI3_arprot;
  input [3:0]MON_M_AXI3_arqos;
  input MON_M_AXI3_arready;
  input [3:0]MON_M_AXI3_arregion;
  input [2:0]MON_M_AXI3_arsize;
  input MON_M_AXI3_arvalid;
  input [63:0]MON_M_AXI3_awaddr;
  input [3:0]MON_M_AXI3_awcache;
  input [7:0]MON_M_AXI3_awlen;
  input [1:0]MON_M_AXI3_awlock;
  input [2:0]MON_M_AXI3_awprot;
  input [3:0]MON_M_AXI3_awqos;
  input MON_M_AXI3_awready;
  input [3:0]MON_M_AXI3_awregion;
  input [2:0]MON_M_AXI3_awsize;
  input MON_M_AXI3_awvalid;
  input MON_M_AXI3_bid;
  input MON_M_AXI3_bready;
  input [1:0]MON_M_AXI3_bresp;
  input MON_M_AXI3_bvalid;
  input [31:0]MON_M_AXI3_rdata;
  input MON_M_AXI3_rid;
  input MON_M_AXI3_rlast;
  input MON_M_AXI3_rready;
  input [1:0]MON_M_AXI3_rresp;
  input MON_M_AXI3_rvalid;
  input [31:0]MON_M_AXI3_wdata;
  input MON_M_AXI3_wlast;
  input MON_M_AXI3_wready;
  input [3:0]MON_M_AXI3_wstrb;
  input MON_M_AXI3_wvalid;
  input [63:0]MON_M_AXI4_araddr;
  input [3:0]MON_M_AXI4_arcache;
  input [7:0]MON_M_AXI4_arlen;
  input [1:0]MON_M_AXI4_arlock;
  input [2:0]MON_M_AXI4_arprot;
  input [3:0]MON_M_AXI4_arqos;
  input MON_M_AXI4_arready;
  input [3:0]MON_M_AXI4_arregion;
  input [2:0]MON_M_AXI4_arsize;
  input MON_M_AXI4_arvalid;
  input [63:0]MON_M_AXI4_awaddr;
  input [3:0]MON_M_AXI4_awcache;
  input [7:0]MON_M_AXI4_awlen;
  input [1:0]MON_M_AXI4_awlock;
  input [2:0]MON_M_AXI4_awprot;
  input [3:0]MON_M_AXI4_awqos;
  input MON_M_AXI4_awready;
  input [3:0]MON_M_AXI4_awregion;
  input [2:0]MON_M_AXI4_awsize;
  input MON_M_AXI4_awvalid;
  input MON_M_AXI4_bid;
  input MON_M_AXI4_bready;
  input [1:0]MON_M_AXI4_bresp;
  input MON_M_AXI4_bvalid;
  input [511:0]MON_M_AXI4_rdata;
  input MON_M_AXI4_rid;
  input MON_M_AXI4_rlast;
  input MON_M_AXI4_rready;
  input [1:0]MON_M_AXI4_rresp;
  input MON_M_AXI4_rvalid;
  input [511:0]MON_M_AXI4_wdata;
  input MON_M_AXI4_wlast;
  input MON_M_AXI4_wready;
  input [63:0]MON_M_AXI4_wstrb;
  input MON_M_AXI4_wvalid;
  input [63:0]MON_M_AXI_araddr;
  input [3:0]MON_M_AXI_arcache;
  input [7:0]MON_M_AXI_arlen;
  input [1:0]MON_M_AXI_arlock;
  input [2:0]MON_M_AXI_arprot;
  input [3:0]MON_M_AXI_arqos;
  input MON_M_AXI_arready;
  input [3:0]MON_M_AXI_arregion;
  input [2:0]MON_M_AXI_arsize;
  input MON_M_AXI_arvalid;
  input [63:0]MON_M_AXI_awaddr;
  input [3:0]MON_M_AXI_awcache;
  input [7:0]MON_M_AXI_awlen;
  input [1:0]MON_M_AXI_awlock;
  input [2:0]MON_M_AXI_awprot;
  input [3:0]MON_M_AXI_awqos;
  input MON_M_AXI_awready;
  input [3:0]MON_M_AXI_awregion;
  input [2:0]MON_M_AXI_awsize;
  input MON_M_AXI_awvalid;
  input MON_M_AXI_bid;
  input MON_M_AXI_bready;
  input [1:0]MON_M_AXI_bresp;
  input MON_M_AXI_bvalid;
  input [511:0]MON_M_AXI_rdata;
  input MON_M_AXI_rid;
  input MON_M_AXI_rlast;
  input MON_M_AXI_rready;
  input [1:0]MON_M_AXI_rresp;
  input MON_M_AXI_rvalid;
  input [511:0]MON_M_AXI_wdata;
  input MON_M_AXI_wlast;
  input MON_M_AXI_wready;
  input [63:0]MON_M_AXI_wstrb;
  input MON_M_AXI_wvalid;
  input [6:0]MON_S_AXI_araddr;
  input [2:0]MON_S_AXI_arprot;
  input MON_S_AXI_arready;
  input MON_S_AXI_arvalid;
  input [6:0]MON_S_AXI_awaddr;
  input [2:0]MON_S_AXI_awprot;
  input MON_S_AXI_awready;
  input MON_S_AXI_awvalid;
  input MON_S_AXI_bready;
  input [1:0]MON_S_AXI_bresp;
  input MON_S_AXI_bvalid;
  input [31:0]MON_S_AXI_rdata;
  input MON_S_AXI_rready;
  input [1:0]MON_S_AXI_rresp;
  input MON_S_AXI_rvalid;
  input [31:0]MON_S_AXI_wdata;
  input MON_S_AXI_wready;
  input [3:0]MON_S_AXI_wstrb;
  input MON_S_AXI_wvalid;
  input [63:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;
  input [31:0]S_AXIMM_araddr;
  input [1:0]S_AXIMM_arburst;
  input [0:0]S_AXIMM_arid;
  input [7:0]S_AXIMM_arlen;
  output S_AXIMM_arready;
  input [2:0]S_AXIMM_arsize;
  input S_AXIMM_arvalid;
  input [31:0]S_AXIMM_awaddr;
  input [1:0]S_AXIMM_awburst;
  input [0:0]S_AXIMM_awid;
  input [7:0]S_AXIMM_awlen;
  output S_AXIMM_awready;
  input [2:0]S_AXIMM_awsize;
  input S_AXIMM_awvalid;
  output [0:0]S_AXIMM_bid;
  input S_AXIMM_bready;
  output [1:0]S_AXIMM_bresp;
  output S_AXIMM_bvalid;
  output [63:0]S_AXIMM_rdata;
  output [0:0]S_AXIMM_rid;
  output S_AXIMM_rlast;
  input S_AXIMM_rready;
  output [1:0]S_AXIMM_rresp;
  output S_AXIMM_rvalid;
  input [63:0]S_AXIMM_wdata;
  input S_AXIMM_wlast;
  output S_AXIMM_wready;
  input [7:0]S_AXIMM_wstrb;
  input S_AXIMM_wvalid;
  input s_aximm_aresetn;
  input s_aximm_clk;
  input trace_clk;
  input trace_rst;

  wire [63:0]S00_AXI_1_ARADDR;
  wire [2:0]S00_AXI_1_ARPROT;
  wire S00_AXI_1_ARREADY;
  wire S00_AXI_1_ARVALID;
  wire [63:0]S00_AXI_1_AWADDR;
  wire [2:0]S00_AXI_1_AWPROT;
  wire S00_AXI_1_AWREADY;
  wire S00_AXI_1_AWVALID;
  wire S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [31:0]S00_AXI_1_RDATA;
  wire S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [31:0]S00_AXI_1_WDATA;
  wire S00_AXI_1_WREADY;
  wire [3:0]S00_AXI_1_WSTRB;
  wire S00_AXI_1_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M00_AXI_ARADDR;
  wire dpa_ctrl_interconnect_M00_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M00_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M00_AXI_AWADDR;
  wire dpa_ctrl_interconnect_M00_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M00_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M00_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M00_AXI_BRESP;
  wire dpa_ctrl_interconnect_M00_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M00_AXI_RDATA;
  wire dpa_ctrl_interconnect_M00_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M00_AXI_RRESP;
  wire dpa_ctrl_interconnect_M00_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M00_AXI_WDATA;
  wire dpa_ctrl_interconnect_M00_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M00_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M00_AXI_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M01_AXI_ARADDR;
  wire dpa_ctrl_interconnect_M01_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M01_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M01_AXI_AWADDR;
  wire dpa_ctrl_interconnect_M01_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M01_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M01_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M01_AXI_BRESP;
  wire dpa_ctrl_interconnect_M01_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M01_AXI_RDATA;
  wire dpa_ctrl_interconnect_M01_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M01_AXI_RRESP;
  wire dpa_ctrl_interconnect_M01_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M01_AXI_WDATA;
  wire dpa_ctrl_interconnect_M01_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M01_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M01_AXI_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M02_AXI_ARADDR;
  wire [2:0]dpa_ctrl_interconnect_M02_AXI_ARPROT;
  wire dpa_ctrl_interconnect_M02_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M02_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M02_AXI_AWADDR;
  wire [2:0]dpa_ctrl_interconnect_M02_AXI_AWPROT;
  wire dpa_ctrl_interconnect_M02_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M02_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M02_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M02_AXI_BRESP;
  wire dpa_ctrl_interconnect_M02_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M02_AXI_RDATA;
  wire dpa_ctrl_interconnect_M02_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M02_AXI_RRESP;
  wire dpa_ctrl_interconnect_M02_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M02_AXI_WDATA;
  wire dpa_ctrl_interconnect_M02_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M02_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M02_AXI_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M03_AXI_ARADDR;
  wire dpa_ctrl_interconnect_M03_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M03_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M03_AXI_AWADDR;
  wire dpa_ctrl_interconnect_M03_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M03_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M03_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M03_AXI_BRESP;
  wire dpa_ctrl_interconnect_M03_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M03_AXI_RDATA;
  wire dpa_ctrl_interconnect_M03_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M03_AXI_RRESP;
  wire dpa_ctrl_interconnect_M03_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M03_AXI_WDATA;
  wire dpa_ctrl_interconnect_M03_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M03_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M03_AXI_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M04_AXI_ARADDR;
  wire dpa_ctrl_interconnect_M04_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M04_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M04_AXI_AWADDR;
  wire dpa_ctrl_interconnect_M04_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M04_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M04_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M04_AXI_BRESP;
  wire dpa_ctrl_interconnect_M04_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M04_AXI_RDATA;
  wire dpa_ctrl_interconnect_M04_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M04_AXI_RRESP;
  wire dpa_ctrl_interconnect_M04_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M04_AXI_WDATA;
  wire dpa_ctrl_interconnect_M04_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M04_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M04_AXI_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M05_AXI_ARADDR;
  wire dpa_ctrl_interconnect_M05_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M05_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M05_AXI_AWADDR;
  wire dpa_ctrl_interconnect_M05_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M05_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M05_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M05_AXI_BRESP;
  wire dpa_ctrl_interconnect_M05_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M05_AXI_RDATA;
  wire dpa_ctrl_interconnect_M05_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M05_AXI_RRESP;
  wire dpa_ctrl_interconnect_M05_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M05_AXI_WDATA;
  wire dpa_ctrl_interconnect_M05_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M05_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M05_AXI_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M06_AXI_ARADDR;
  wire dpa_ctrl_interconnect_M06_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M06_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M06_AXI_AWADDR;
  wire dpa_ctrl_interconnect_M06_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M06_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M06_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M06_AXI_BRESP;
  wire dpa_ctrl_interconnect_M06_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M06_AXI_RDATA;
  wire dpa_ctrl_interconnect_M06_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M06_AXI_RRESP;
  wire dpa_ctrl_interconnect_M06_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M06_AXI_WDATA;
  wire dpa_ctrl_interconnect_M06_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M06_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M06_AXI_WVALID;
  wire [7:0]dpa_ctrl_interconnect_M07_AXI_ARADDR;
  wire dpa_ctrl_interconnect_M07_AXI_ARREADY;
  wire dpa_ctrl_interconnect_M07_AXI_ARVALID;
  wire [7:0]dpa_ctrl_interconnect_M07_AXI_AWADDR;
  wire dpa_ctrl_interconnect_M07_AXI_AWREADY;
  wire dpa_ctrl_interconnect_M07_AXI_AWVALID;
  wire dpa_ctrl_interconnect_M07_AXI_BREADY;
  wire [1:0]dpa_ctrl_interconnect_M07_AXI_BRESP;
  wire dpa_ctrl_interconnect_M07_AXI_BVALID;
  wire [31:0]dpa_ctrl_interconnect_M07_AXI_RDATA;
  wire dpa_ctrl_interconnect_M07_AXI_RREADY;
  wire [1:0]dpa_ctrl_interconnect_M07_AXI_RRESP;
  wire dpa_ctrl_interconnect_M07_AXI_RVALID;
  wire [31:0]dpa_ctrl_interconnect_M07_AXI_WDATA;
  wire dpa_ctrl_interconnect_M07_AXI_WREADY;
  wire [3:0]dpa_ctrl_interconnect_M07_AXI_WSTRB;
  wire dpa_ctrl_interconnect_M07_AXI_WVALID;
  wire [63:0]dpa_mon0_TRACE_OUT_TDATA;
  wire [7:0]dpa_mon0_TRACE_OUT_TDEST;
  wire [7:0]dpa_mon0_TRACE_OUT_TID;
  wire dpa_mon0_TRACE_OUT_TLAST;
  wire dpa_mon0_TRACE_OUT_TREADY;
  wire dpa_mon0_TRACE_OUT_TVALID;
  wire [63:0]dpa_mon1_TRACE_OUT_0_TDATA;
  wire [7:0]dpa_mon1_TRACE_OUT_0_TDEST;
  wire [7:0]dpa_mon1_TRACE_OUT_0_TID;
  wire dpa_mon1_TRACE_OUT_0_TLAST;
  wire dpa_mon1_TRACE_OUT_0_TREADY;
  wire dpa_mon1_TRACE_OUT_0_TVALID;
  wire [63:0]dpa_mon1_TRACE_OUT_1_TDATA;
  wire [7:0]dpa_mon1_TRACE_OUT_1_TDEST;
  wire [7:0]dpa_mon1_TRACE_OUT_1_TID;
  wire dpa_mon1_TRACE_OUT_1_TLAST;
  wire dpa_mon1_TRACE_OUT_1_TREADY;
  wire dpa_mon1_TRACE_OUT_1_TVALID;
  wire [63:0]dpa_mon2_TRACE_OUT_0_TDATA;
  wire [7:0]dpa_mon2_TRACE_OUT_0_TDEST;
  wire [7:0]dpa_mon2_TRACE_OUT_0_TID;
  wire dpa_mon2_TRACE_OUT_0_TLAST;
  wire dpa_mon2_TRACE_OUT_0_TREADY;
  wire dpa_mon2_TRACE_OUT_0_TVALID;
  wire [63:0]dpa_mon2_TRACE_OUT_1_TDATA;
  wire [7:0]dpa_mon2_TRACE_OUT_1_TDEST;
  wire [7:0]dpa_mon2_TRACE_OUT_1_TID;
  wire dpa_mon2_TRACE_OUT_1_TLAST;
  wire dpa_mon2_TRACE_OUT_1_TREADY;
  wire dpa_mon2_TRACE_OUT_1_TVALID;
  wire [63:0]dpa_mon3_TRACE_OUT_0_TDATA;
  wire [7:0]dpa_mon3_TRACE_OUT_0_TDEST;
  wire [7:0]dpa_mon3_TRACE_OUT_0_TID;
  wire dpa_mon3_TRACE_OUT_0_TLAST;
  wire dpa_mon3_TRACE_OUT_0_TREADY;
  wire dpa_mon3_TRACE_OUT_0_TVALID;
  wire [63:0]dpa_mon3_TRACE_OUT_1_TDATA;
  wire [7:0]dpa_mon3_TRACE_OUT_1_TDEST;
  wire [7:0]dpa_mon3_TRACE_OUT_1_TID;
  wire dpa_mon3_TRACE_OUT_1_TLAST;
  wire dpa_mon3_TRACE_OUT_1_TREADY;
  wire dpa_mon3_TRACE_OUT_1_TVALID;
  wire [63:0]dpa_mon4_TRACE_OUT_0_TDATA;
  wire [7:0]dpa_mon4_TRACE_OUT_0_TDEST;
  wire [7:0]dpa_mon4_TRACE_OUT_0_TID;
  wire dpa_mon4_TRACE_OUT_0_TLAST;
  wire dpa_mon4_TRACE_OUT_0_TREADY;
  wire dpa_mon4_TRACE_OUT_0_TVALID;
  wire [63:0]dpa_mon4_TRACE_OUT_1_TDATA;
  wire [7:0]dpa_mon4_TRACE_OUT_1_TDEST;
  wire [7:0]dpa_mon4_TRACE_OUT_1_TID;
  wire dpa_mon4_TRACE_OUT_1_TLAST;
  wire dpa_mon4_TRACE_OUT_1_TREADY;
  wire dpa_mon4_TRACE_OUT_1_TVALID;
  wire [63:0]dpa_mon5_TRACE_OUT_0_TDATA;
  wire [7:0]dpa_mon5_TRACE_OUT_0_TDEST;
  wire [7:0]dpa_mon5_TRACE_OUT_0_TID;
  wire dpa_mon5_TRACE_OUT_0_TLAST;
  wire dpa_mon5_TRACE_OUT_0_TREADY;
  wire dpa_mon5_TRACE_OUT_0_TVALID;
  wire [63:0]dpa_mon5_TRACE_OUT_1_TDATA;
  wire [7:0]dpa_mon5_TRACE_OUT_1_TDEST;
  wire [7:0]dpa_mon5_TRACE_OUT_1_TID;
  wire dpa_mon5_TRACE_OUT_1_TLAST;
  wire dpa_mon5_TRACE_OUT_1_TREADY;
  wire dpa_mon5_TRACE_OUT_1_TVALID;
  wire ext_reset_in_1_1;
  wire slowest_sync_clk_0_1;
  wire slowest_sync_clk_1_1;
  wire [6:0]slr0_M01_AXI_ARADDR;
  wire [2:0]slr0_M01_AXI_ARPROT;
  wire slr0_M01_AXI_ARREADY;
  wire slr0_M01_AXI_ARVALID;
  wire [6:0]slr0_M01_AXI_AWADDR;
  wire [2:0]slr0_M01_AXI_AWPROT;
  wire slr0_M01_AXI_AWREADY;
  wire slr0_M01_AXI_AWVALID;
  wire slr0_M01_AXI_BREADY;
  wire [1:0]slr0_M01_AXI_BRESP;
  wire slr0_M01_AXI_BVALID;
  wire [31:0]slr0_M01_AXI_RDATA;
  wire slr0_M01_AXI_RREADY;
  wire [1:0]slr0_M01_AXI_RRESP;
  wire slr0_M01_AXI_RVALID;
  wire [31:0]slr0_M01_AXI_WDATA;
  wire slr0_M01_AXI_WREADY;
  wire [3:0]slr0_M01_AXI_WSTRB;
  wire slr0_M01_AXI_WVALID;
  wire slr0_peripheral_aresetn;
  wire [63:0]table_serch_1_m_axi_aximm0_ARADDR;
  wire [7:0]table_serch_1_m_axi_aximm0_ARLEN;
  wire table_serch_1_m_axi_aximm0_ARREADY;
  wire [2:0]table_serch_1_m_axi_aximm0_ARSIZE;
  wire table_serch_1_m_axi_aximm0_ARVALID;
  wire [63:0]table_serch_1_m_axi_aximm0_AWADDR;
  wire [7:0]table_serch_1_m_axi_aximm0_AWLEN;
  wire table_serch_1_m_axi_aximm0_AWREADY;
  wire [2:0]table_serch_1_m_axi_aximm0_AWSIZE;
  wire table_serch_1_m_axi_aximm0_AWVALID;
  wire table_serch_1_m_axi_aximm0_BID;
  wire table_serch_1_m_axi_aximm0_BREADY;
  wire [1:0]table_serch_1_m_axi_aximm0_BRESP;
  wire table_serch_1_m_axi_aximm0_BVALID;
  wire [511:0]table_serch_1_m_axi_aximm0_RDATA;
  wire table_serch_1_m_axi_aximm0_RID;
  wire table_serch_1_m_axi_aximm0_RLAST;
  wire table_serch_1_m_axi_aximm0_RREADY;
  wire [1:0]table_serch_1_m_axi_aximm0_RRESP;
  wire table_serch_1_m_axi_aximm0_RVALID;
  wire [511:0]table_serch_1_m_axi_aximm0_WDATA;
  wire table_serch_1_m_axi_aximm0_WLAST;
  wire table_serch_1_m_axi_aximm0_WREADY;
  wire [63:0]table_serch_1_m_axi_aximm0_WSTRB;
  wire table_serch_1_m_axi_aximm0_WVALID;
  wire [63:0]table_serch_1_m_axi_aximm1_ARADDR;
  wire [7:0]table_serch_1_m_axi_aximm1_ARLEN;
  wire table_serch_1_m_axi_aximm1_ARREADY;
  wire [2:0]table_serch_1_m_axi_aximm1_ARSIZE;
  wire table_serch_1_m_axi_aximm1_ARVALID;
  wire [63:0]table_serch_1_m_axi_aximm1_AWADDR;
  wire [7:0]table_serch_1_m_axi_aximm1_AWLEN;
  wire table_serch_1_m_axi_aximm1_AWREADY;
  wire [2:0]table_serch_1_m_axi_aximm1_AWSIZE;
  wire table_serch_1_m_axi_aximm1_AWVALID;
  wire table_serch_1_m_axi_aximm1_BID;
  wire table_serch_1_m_axi_aximm1_BREADY;
  wire [1:0]table_serch_1_m_axi_aximm1_BRESP;
  wire table_serch_1_m_axi_aximm1_BVALID;
  wire [31:0]table_serch_1_m_axi_aximm1_RDATA;
  wire table_serch_1_m_axi_aximm1_RID;
  wire table_serch_1_m_axi_aximm1_RLAST;
  wire table_serch_1_m_axi_aximm1_RREADY;
  wire [1:0]table_serch_1_m_axi_aximm1_RRESP;
  wire table_serch_1_m_axi_aximm1_RVALID;
  wire [31:0]table_serch_1_m_axi_aximm1_WDATA;
  wire table_serch_1_m_axi_aximm1_WLAST;
  wire table_serch_1_m_axi_aximm1_WREADY;
  wire [3:0]table_serch_1_m_axi_aximm1_WSTRB;
  wire table_serch_1_m_axi_aximm1_WVALID;
  wire [63:0]table_serch_1_m_axi_aximm2_ARADDR;
  wire [7:0]table_serch_1_m_axi_aximm2_ARLEN;
  wire table_serch_1_m_axi_aximm2_ARREADY;
  wire [2:0]table_serch_1_m_axi_aximm2_ARSIZE;
  wire table_serch_1_m_axi_aximm2_ARVALID;
  wire [63:0]table_serch_1_m_axi_aximm2_AWADDR;
  wire [7:0]table_serch_1_m_axi_aximm2_AWLEN;
  wire table_serch_1_m_axi_aximm2_AWREADY;
  wire [2:0]table_serch_1_m_axi_aximm2_AWSIZE;
  wire table_serch_1_m_axi_aximm2_AWVALID;
  wire table_serch_1_m_axi_aximm2_BID;
  wire table_serch_1_m_axi_aximm2_BREADY;
  wire [1:0]table_serch_1_m_axi_aximm2_BRESP;
  wire table_serch_1_m_axi_aximm2_BVALID;
  wire [31:0]table_serch_1_m_axi_aximm2_RDATA;
  wire table_serch_1_m_axi_aximm2_RID;
  wire table_serch_1_m_axi_aximm2_RLAST;
  wire table_serch_1_m_axi_aximm2_RREADY;
  wire [1:0]table_serch_1_m_axi_aximm2_RRESP;
  wire table_serch_1_m_axi_aximm2_RVALID;
  wire [31:0]table_serch_1_m_axi_aximm2_WDATA;
  wire table_serch_1_m_axi_aximm2_WLAST;
  wire table_serch_1_m_axi_aximm2_WREADY;
  wire [3:0]table_serch_1_m_axi_aximm2_WSTRB;
  wire table_serch_1_m_axi_aximm2_WVALID;
  wire [63:0]table_serch_1_m_axi_gmem_ARADDR;
  wire [7:0]table_serch_1_m_axi_gmem_ARLEN;
  wire table_serch_1_m_axi_gmem_ARREADY;
  wire [2:0]table_serch_1_m_axi_gmem_ARSIZE;
  wire table_serch_1_m_axi_gmem_ARVALID;
  wire [63:0]table_serch_1_m_axi_gmem_AWADDR;
  wire [7:0]table_serch_1_m_axi_gmem_AWLEN;
  wire table_serch_1_m_axi_gmem_AWREADY;
  wire [2:0]table_serch_1_m_axi_gmem_AWSIZE;
  wire table_serch_1_m_axi_gmem_AWVALID;
  wire table_serch_1_m_axi_gmem_BID;
  wire table_serch_1_m_axi_gmem_BREADY;
  wire [1:0]table_serch_1_m_axi_gmem_BRESP;
  wire table_serch_1_m_axi_gmem_BVALID;
  wire [31:0]table_serch_1_m_axi_gmem_RDATA;
  wire table_serch_1_m_axi_gmem_RID;
  wire table_serch_1_m_axi_gmem_RLAST;
  wire table_serch_1_m_axi_gmem_RREADY;
  wire [1:0]table_serch_1_m_axi_gmem_RRESP;
  wire table_serch_1_m_axi_gmem_RVALID;
  wire [31:0]table_serch_1_m_axi_gmem_WDATA;
  wire table_serch_1_m_axi_gmem_WLAST;
  wire table_serch_1_m_axi_gmem_WREADY;
  wire [3:0]table_serch_1_m_axi_gmem_WSTRB;
  wire table_serch_1_m_axi_gmem_WVALID;
  wire [63:0]table_serch_1_m_axi_plram0_ARADDR;
  wire [7:0]table_serch_1_m_axi_plram0_ARLEN;
  wire table_serch_1_m_axi_plram0_ARREADY;
  wire [2:0]table_serch_1_m_axi_plram0_ARSIZE;
  wire table_serch_1_m_axi_plram0_ARVALID;
  wire [63:0]table_serch_1_m_axi_plram0_AWADDR;
  wire [7:0]table_serch_1_m_axi_plram0_AWLEN;
  wire table_serch_1_m_axi_plram0_AWREADY;
  wire [2:0]table_serch_1_m_axi_plram0_AWSIZE;
  wire table_serch_1_m_axi_plram0_AWVALID;
  wire table_serch_1_m_axi_plram0_BID;
  wire table_serch_1_m_axi_plram0_BREADY;
  wire [1:0]table_serch_1_m_axi_plram0_BRESP;
  wire table_serch_1_m_axi_plram0_BVALID;
  wire [511:0]table_serch_1_m_axi_plram0_RDATA;
  wire table_serch_1_m_axi_plram0_RID;
  wire table_serch_1_m_axi_plram0_RLAST;
  wire table_serch_1_m_axi_plram0_RREADY;
  wire [1:0]table_serch_1_m_axi_plram0_RRESP;
  wire table_serch_1_m_axi_plram0_RVALID;
  wire [511:0]table_serch_1_m_axi_plram0_WDATA;
  wire table_serch_1_m_axi_plram0_WLAST;
  wire table_serch_1_m_axi_plram0_WREADY;
  wire [63:0]table_serch_1_m_axi_plram0_WSTRB;
  wire table_serch_1_m_axi_plram0_WVALID;
  wire [31:0]xtlm_simple_intercon_0_M04_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_ARBURST;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_M04_AXI_ARLEN;
  wire xtlm_simple_intercon_0_M04_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_M04_AXI_ARSIZE;
  wire xtlm_simple_intercon_0_M04_AXI_ARVALID;
  wire [31:0]xtlm_simple_intercon_0_M04_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_AWBURST;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_M04_AXI_AWLEN;
  wire xtlm_simple_intercon_0_M04_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_M04_AXI_AWSIZE;
  wire xtlm_simple_intercon_0_M04_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_BID;
  wire xtlm_simple_intercon_0_M04_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_BRESP;
  wire xtlm_simple_intercon_0_M04_AXI_BVALID;
  wire [63:0]xtlm_simple_intercon_0_M04_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_RID;
  wire xtlm_simple_intercon_0_M04_AXI_RLAST;
  wire xtlm_simple_intercon_0_M04_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_RRESP;
  wire xtlm_simple_intercon_0_M04_AXI_RVALID;
  wire [63:0]xtlm_simple_intercon_0_M04_AXI_WDATA;
  wire xtlm_simple_intercon_0_M04_AXI_WLAST;
  wire xtlm_simple_intercon_0_M04_AXI_WREADY;
  wire [7:0]xtlm_simple_intercon_0_M04_AXI_WSTRB;
  wire xtlm_simple_intercon_0_M04_AXI_WVALID;

  assign S00_AXI_1_ARADDR = S00_AXI_araddr[63:0];
  assign S00_AXI_1_ARPROT = S00_AXI_arprot[2:0];
  assign S00_AXI_1_ARVALID = S00_AXI_arvalid;
  assign S00_AXI_1_AWADDR = S00_AXI_awaddr[63:0];
  assign S00_AXI_1_AWPROT = S00_AXI_awprot[2:0];
  assign S00_AXI_1_AWVALID = S00_AXI_awvalid;
  assign S00_AXI_1_BREADY = S00_AXI_bready;
  assign S00_AXI_1_RREADY = S00_AXI_rready;
  assign S00_AXI_1_WDATA = S00_AXI_wdata[31:0];
  assign S00_AXI_1_WSTRB = S00_AXI_wstrb[3:0];
  assign S00_AXI_1_WVALID = S00_AXI_wvalid;
  assign S00_AXI_arready = S00_AXI_1_ARREADY;
  assign S00_AXI_awready = S00_AXI_1_AWREADY;
  assign S00_AXI_bresp[1:0] = S00_AXI_1_BRESP;
  assign S00_AXI_bvalid = S00_AXI_1_BVALID;
  assign S00_AXI_rdata[31:0] = S00_AXI_1_RDATA;
  assign S00_AXI_rresp[1:0] = S00_AXI_1_RRESP;
  assign S00_AXI_rvalid = S00_AXI_1_RVALID;
  assign S00_AXI_wready = S00_AXI_1_WREADY;
  assign S_AXIMM_arready = xtlm_simple_intercon_0_M04_AXI_ARREADY;
  assign S_AXIMM_awready = xtlm_simple_intercon_0_M04_AXI_AWREADY;
  assign S_AXIMM_bid[0] = xtlm_simple_intercon_0_M04_AXI_BID;
  assign S_AXIMM_bresp[1:0] = xtlm_simple_intercon_0_M04_AXI_BRESP;
  assign S_AXIMM_bvalid = xtlm_simple_intercon_0_M04_AXI_BVALID;
  assign S_AXIMM_rdata[63:0] = xtlm_simple_intercon_0_M04_AXI_RDATA;
  assign S_AXIMM_rid[0] = xtlm_simple_intercon_0_M04_AXI_RID;
  assign S_AXIMM_rlast = xtlm_simple_intercon_0_M04_AXI_RLAST;
  assign S_AXIMM_rresp[1:0] = xtlm_simple_intercon_0_M04_AXI_RRESP;
  assign S_AXIMM_rvalid = xtlm_simple_intercon_0_M04_AXI_RVALID;
  assign S_AXIMM_wready = xtlm_simple_intercon_0_M04_AXI_WREADY;
  assign ext_reset_in_1_1 = s_aximm_aresetn;
  assign slowest_sync_clk_0_1 = trace_clk;
  assign slowest_sync_clk_1_1 = s_aximm_clk;
  assign slr0_M01_AXI_ARADDR = MON_S_AXI_araddr[6:0];
  assign slr0_M01_AXI_ARPROT = MON_S_AXI_arprot[2:0];
  assign slr0_M01_AXI_ARREADY = MON_S_AXI_arready;
  assign slr0_M01_AXI_ARVALID = MON_S_AXI_arvalid;
  assign slr0_M01_AXI_AWADDR = MON_S_AXI_awaddr[6:0];
  assign slr0_M01_AXI_AWPROT = MON_S_AXI_awprot[2:0];
  assign slr0_M01_AXI_AWREADY = MON_S_AXI_awready;
  assign slr0_M01_AXI_AWVALID = MON_S_AXI_awvalid;
  assign slr0_M01_AXI_BREADY = MON_S_AXI_bready;
  assign slr0_M01_AXI_BRESP = MON_S_AXI_bresp[1:0];
  assign slr0_M01_AXI_BVALID = MON_S_AXI_bvalid;
  assign slr0_M01_AXI_RDATA = MON_S_AXI_rdata[31:0];
  assign slr0_M01_AXI_RREADY = MON_S_AXI_rready;
  assign slr0_M01_AXI_RRESP = MON_S_AXI_rresp[1:0];
  assign slr0_M01_AXI_RVALID = MON_S_AXI_rvalid;
  assign slr0_M01_AXI_WDATA = MON_S_AXI_wdata[31:0];
  assign slr0_M01_AXI_WREADY = MON_S_AXI_wready;
  assign slr0_M01_AXI_WSTRB = MON_S_AXI_wstrb[3:0];
  assign slr0_M01_AXI_WVALID = MON_S_AXI_wvalid;
  assign slr0_peripheral_aresetn = trace_rst;
  assign table_serch_1_m_axi_aximm0_ARADDR = MON_M_AXI_araddr[63:0];
  assign table_serch_1_m_axi_aximm0_ARLEN = MON_M_AXI_arlen[7:0];
  assign table_serch_1_m_axi_aximm0_ARREADY = MON_M_AXI_arready;
  assign table_serch_1_m_axi_aximm0_ARSIZE = MON_M_AXI_arsize[2:0];
  assign table_serch_1_m_axi_aximm0_ARVALID = MON_M_AXI_arvalid;
  assign table_serch_1_m_axi_aximm0_AWADDR = MON_M_AXI_awaddr[63:0];
  assign table_serch_1_m_axi_aximm0_AWLEN = MON_M_AXI_awlen[7:0];
  assign table_serch_1_m_axi_aximm0_AWREADY = MON_M_AXI_awready;
  assign table_serch_1_m_axi_aximm0_AWSIZE = MON_M_AXI_awsize[2:0];
  assign table_serch_1_m_axi_aximm0_AWVALID = MON_M_AXI_awvalid;
  assign table_serch_1_m_axi_aximm0_BID = MON_M_AXI_bid;
  assign table_serch_1_m_axi_aximm0_BREADY = MON_M_AXI_bready;
  assign table_serch_1_m_axi_aximm0_BRESP = MON_M_AXI_bresp[1:0];
  assign table_serch_1_m_axi_aximm0_BVALID = MON_M_AXI_bvalid;
  assign table_serch_1_m_axi_aximm0_RDATA = MON_M_AXI_rdata[511:0];
  assign table_serch_1_m_axi_aximm0_RID = MON_M_AXI_rid;
  assign table_serch_1_m_axi_aximm0_RLAST = MON_M_AXI_rlast;
  assign table_serch_1_m_axi_aximm0_RREADY = MON_M_AXI_rready;
  assign table_serch_1_m_axi_aximm0_RRESP = MON_M_AXI_rresp[1:0];
  assign table_serch_1_m_axi_aximm0_RVALID = MON_M_AXI_rvalid;
  assign table_serch_1_m_axi_aximm0_WDATA = MON_M_AXI_wdata[511:0];
  assign table_serch_1_m_axi_aximm0_WLAST = MON_M_AXI_wlast;
  assign table_serch_1_m_axi_aximm0_WREADY = MON_M_AXI_wready;
  assign table_serch_1_m_axi_aximm0_WSTRB = MON_M_AXI_wstrb[63:0];
  assign table_serch_1_m_axi_aximm0_WVALID = MON_M_AXI_wvalid;
  assign table_serch_1_m_axi_aximm1_ARADDR = MON_M_AXI1_araddr[63:0];
  assign table_serch_1_m_axi_aximm1_ARLEN = MON_M_AXI1_arlen[7:0];
  assign table_serch_1_m_axi_aximm1_ARREADY = MON_M_AXI1_arready;
  assign table_serch_1_m_axi_aximm1_ARSIZE = MON_M_AXI1_arsize[2:0];
  assign table_serch_1_m_axi_aximm1_ARVALID = MON_M_AXI1_arvalid;
  assign table_serch_1_m_axi_aximm1_AWADDR = MON_M_AXI1_awaddr[63:0];
  assign table_serch_1_m_axi_aximm1_AWLEN = MON_M_AXI1_awlen[7:0];
  assign table_serch_1_m_axi_aximm1_AWREADY = MON_M_AXI1_awready;
  assign table_serch_1_m_axi_aximm1_AWSIZE = MON_M_AXI1_awsize[2:0];
  assign table_serch_1_m_axi_aximm1_AWVALID = MON_M_AXI1_awvalid;
  assign table_serch_1_m_axi_aximm1_BID = MON_M_AXI1_bid;
  assign table_serch_1_m_axi_aximm1_BREADY = MON_M_AXI1_bready;
  assign table_serch_1_m_axi_aximm1_BRESP = MON_M_AXI1_bresp[1:0];
  assign table_serch_1_m_axi_aximm1_BVALID = MON_M_AXI1_bvalid;
  assign table_serch_1_m_axi_aximm1_RDATA = MON_M_AXI1_rdata[31:0];
  assign table_serch_1_m_axi_aximm1_RID = MON_M_AXI1_rid;
  assign table_serch_1_m_axi_aximm1_RLAST = MON_M_AXI1_rlast;
  assign table_serch_1_m_axi_aximm1_RREADY = MON_M_AXI1_rready;
  assign table_serch_1_m_axi_aximm1_RRESP = MON_M_AXI1_rresp[1:0];
  assign table_serch_1_m_axi_aximm1_RVALID = MON_M_AXI1_rvalid;
  assign table_serch_1_m_axi_aximm1_WDATA = MON_M_AXI1_wdata[31:0];
  assign table_serch_1_m_axi_aximm1_WLAST = MON_M_AXI1_wlast;
  assign table_serch_1_m_axi_aximm1_WREADY = MON_M_AXI1_wready;
  assign table_serch_1_m_axi_aximm1_WSTRB = MON_M_AXI1_wstrb[3:0];
  assign table_serch_1_m_axi_aximm1_WVALID = MON_M_AXI1_wvalid;
  assign table_serch_1_m_axi_aximm2_ARADDR = MON_M_AXI2_araddr[63:0];
  assign table_serch_1_m_axi_aximm2_ARLEN = MON_M_AXI2_arlen[7:0];
  assign table_serch_1_m_axi_aximm2_ARREADY = MON_M_AXI2_arready;
  assign table_serch_1_m_axi_aximm2_ARSIZE = MON_M_AXI2_arsize[2:0];
  assign table_serch_1_m_axi_aximm2_ARVALID = MON_M_AXI2_arvalid;
  assign table_serch_1_m_axi_aximm2_AWADDR = MON_M_AXI2_awaddr[63:0];
  assign table_serch_1_m_axi_aximm2_AWLEN = MON_M_AXI2_awlen[7:0];
  assign table_serch_1_m_axi_aximm2_AWREADY = MON_M_AXI2_awready;
  assign table_serch_1_m_axi_aximm2_AWSIZE = MON_M_AXI2_awsize[2:0];
  assign table_serch_1_m_axi_aximm2_AWVALID = MON_M_AXI2_awvalid;
  assign table_serch_1_m_axi_aximm2_BID = MON_M_AXI2_bid;
  assign table_serch_1_m_axi_aximm2_BREADY = MON_M_AXI2_bready;
  assign table_serch_1_m_axi_aximm2_BRESP = MON_M_AXI2_bresp[1:0];
  assign table_serch_1_m_axi_aximm2_BVALID = MON_M_AXI2_bvalid;
  assign table_serch_1_m_axi_aximm2_RDATA = MON_M_AXI2_rdata[31:0];
  assign table_serch_1_m_axi_aximm2_RID = MON_M_AXI2_rid;
  assign table_serch_1_m_axi_aximm2_RLAST = MON_M_AXI2_rlast;
  assign table_serch_1_m_axi_aximm2_RREADY = MON_M_AXI2_rready;
  assign table_serch_1_m_axi_aximm2_RRESP = MON_M_AXI2_rresp[1:0];
  assign table_serch_1_m_axi_aximm2_RVALID = MON_M_AXI2_rvalid;
  assign table_serch_1_m_axi_aximm2_WDATA = MON_M_AXI2_wdata[31:0];
  assign table_serch_1_m_axi_aximm2_WLAST = MON_M_AXI2_wlast;
  assign table_serch_1_m_axi_aximm2_WREADY = MON_M_AXI2_wready;
  assign table_serch_1_m_axi_aximm2_WSTRB = MON_M_AXI2_wstrb[3:0];
  assign table_serch_1_m_axi_aximm2_WVALID = MON_M_AXI2_wvalid;
  assign table_serch_1_m_axi_gmem_ARADDR = MON_M_AXI3_araddr[63:0];
  assign table_serch_1_m_axi_gmem_ARLEN = MON_M_AXI3_arlen[7:0];
  assign table_serch_1_m_axi_gmem_ARREADY = MON_M_AXI3_arready;
  assign table_serch_1_m_axi_gmem_ARSIZE = MON_M_AXI3_arsize[2:0];
  assign table_serch_1_m_axi_gmem_ARVALID = MON_M_AXI3_arvalid;
  assign table_serch_1_m_axi_gmem_AWADDR = MON_M_AXI3_awaddr[63:0];
  assign table_serch_1_m_axi_gmem_AWLEN = MON_M_AXI3_awlen[7:0];
  assign table_serch_1_m_axi_gmem_AWREADY = MON_M_AXI3_awready;
  assign table_serch_1_m_axi_gmem_AWSIZE = MON_M_AXI3_awsize[2:0];
  assign table_serch_1_m_axi_gmem_AWVALID = MON_M_AXI3_awvalid;
  assign table_serch_1_m_axi_gmem_BID = MON_M_AXI3_bid;
  assign table_serch_1_m_axi_gmem_BREADY = MON_M_AXI3_bready;
  assign table_serch_1_m_axi_gmem_BRESP = MON_M_AXI3_bresp[1:0];
  assign table_serch_1_m_axi_gmem_BVALID = MON_M_AXI3_bvalid;
  assign table_serch_1_m_axi_gmem_RDATA = MON_M_AXI3_rdata[31:0];
  assign table_serch_1_m_axi_gmem_RID = MON_M_AXI3_rid;
  assign table_serch_1_m_axi_gmem_RLAST = MON_M_AXI3_rlast;
  assign table_serch_1_m_axi_gmem_RREADY = MON_M_AXI3_rready;
  assign table_serch_1_m_axi_gmem_RRESP = MON_M_AXI3_rresp[1:0];
  assign table_serch_1_m_axi_gmem_RVALID = MON_M_AXI3_rvalid;
  assign table_serch_1_m_axi_gmem_WDATA = MON_M_AXI3_wdata[31:0];
  assign table_serch_1_m_axi_gmem_WLAST = MON_M_AXI3_wlast;
  assign table_serch_1_m_axi_gmem_WREADY = MON_M_AXI3_wready;
  assign table_serch_1_m_axi_gmem_WSTRB = MON_M_AXI3_wstrb[3:0];
  assign table_serch_1_m_axi_gmem_WVALID = MON_M_AXI3_wvalid;
  assign table_serch_1_m_axi_plram0_ARADDR = MON_M_AXI4_araddr[63:0];
  assign table_serch_1_m_axi_plram0_ARLEN = MON_M_AXI4_arlen[7:0];
  assign table_serch_1_m_axi_plram0_ARREADY = MON_M_AXI4_arready;
  assign table_serch_1_m_axi_plram0_ARSIZE = MON_M_AXI4_arsize[2:0];
  assign table_serch_1_m_axi_plram0_ARVALID = MON_M_AXI4_arvalid;
  assign table_serch_1_m_axi_plram0_AWADDR = MON_M_AXI4_awaddr[63:0];
  assign table_serch_1_m_axi_plram0_AWLEN = MON_M_AXI4_awlen[7:0];
  assign table_serch_1_m_axi_plram0_AWREADY = MON_M_AXI4_awready;
  assign table_serch_1_m_axi_plram0_AWSIZE = MON_M_AXI4_awsize[2:0];
  assign table_serch_1_m_axi_plram0_AWVALID = MON_M_AXI4_awvalid;
  assign table_serch_1_m_axi_plram0_BID = MON_M_AXI4_bid;
  assign table_serch_1_m_axi_plram0_BREADY = MON_M_AXI4_bready;
  assign table_serch_1_m_axi_plram0_BRESP = MON_M_AXI4_bresp[1:0];
  assign table_serch_1_m_axi_plram0_BVALID = MON_M_AXI4_bvalid;
  assign table_serch_1_m_axi_plram0_RDATA = MON_M_AXI4_rdata[511:0];
  assign table_serch_1_m_axi_plram0_RID = MON_M_AXI4_rid;
  assign table_serch_1_m_axi_plram0_RLAST = MON_M_AXI4_rlast;
  assign table_serch_1_m_axi_plram0_RREADY = MON_M_AXI4_rready;
  assign table_serch_1_m_axi_plram0_RRESP = MON_M_AXI4_rresp[1:0];
  assign table_serch_1_m_axi_plram0_RVALID = MON_M_AXI4_rvalid;
  assign table_serch_1_m_axi_plram0_WDATA = MON_M_AXI4_wdata[511:0];
  assign table_serch_1_m_axi_plram0_WLAST = MON_M_AXI4_wlast;
  assign table_serch_1_m_axi_plram0_WREADY = MON_M_AXI4_wready;
  assign table_serch_1_m_axi_plram0_WSTRB = MON_M_AXI4_wstrb[63:0];
  assign table_serch_1_m_axi_plram0_WVALID = MON_M_AXI4_wvalid;
  assign xtlm_simple_intercon_0_M04_AXI_ARADDR = S_AXIMM_araddr[31:0];
  assign xtlm_simple_intercon_0_M04_AXI_ARBURST = S_AXIMM_arburst[1:0];
  assign xtlm_simple_intercon_0_M04_AXI_ARID = S_AXIMM_arid[0];
  assign xtlm_simple_intercon_0_M04_AXI_ARLEN = S_AXIMM_arlen[7:0];
  assign xtlm_simple_intercon_0_M04_AXI_ARSIZE = S_AXIMM_arsize[2:0];
  assign xtlm_simple_intercon_0_M04_AXI_ARVALID = S_AXIMM_arvalid;
  assign xtlm_simple_intercon_0_M04_AXI_AWADDR = S_AXIMM_awaddr[31:0];
  assign xtlm_simple_intercon_0_M04_AXI_AWBURST = S_AXIMM_awburst[1:0];
  assign xtlm_simple_intercon_0_M04_AXI_AWID = S_AXIMM_awid[0];
  assign xtlm_simple_intercon_0_M04_AXI_AWLEN = S_AXIMM_awlen[7:0];
  assign xtlm_simple_intercon_0_M04_AXI_AWSIZE = S_AXIMM_awsize[2:0];
  assign xtlm_simple_intercon_0_M04_AXI_AWVALID = S_AXIMM_awvalid;
  assign xtlm_simple_intercon_0_M04_AXI_BREADY = S_AXIMM_bready;
  assign xtlm_simple_intercon_0_M04_AXI_RREADY = S_AXIMM_rready;
  assign xtlm_simple_intercon_0_M04_AXI_WDATA = S_AXIMM_wdata[63:0];
  assign xtlm_simple_intercon_0_M04_AXI_WLAST = S_AXIMM_wlast;
  assign xtlm_simple_intercon_0_M04_AXI_WSTRB = S_AXIMM_wstrb[7:0];
  assign xtlm_simple_intercon_0_M04_AXI_WVALID = S_AXIMM_wvalid;
  emu_dpa_ctrl_interconnect_0 dpa_ctrl_interconnect
       (.ACLK(slowest_sync_clk_1_1),
        .ARESETN(ext_reset_in_1_1),
        .M00_ACLK(slowest_sync_clk_0_1),
        .M00_ARESETN(slr0_peripheral_aresetn),
        .M00_AXI_araddr(dpa_ctrl_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arready(dpa_ctrl_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arvalid(dpa_ctrl_interconnect_M00_AXI_ARVALID),
        .M00_AXI_awaddr(dpa_ctrl_interconnect_M00_AXI_AWADDR),
        .M00_AXI_awready(dpa_ctrl_interconnect_M00_AXI_AWREADY),
        .M00_AXI_awvalid(dpa_ctrl_interconnect_M00_AXI_AWVALID),
        .M00_AXI_bready(dpa_ctrl_interconnect_M00_AXI_BREADY),
        .M00_AXI_bresp(dpa_ctrl_interconnect_M00_AXI_BRESP),
        .M00_AXI_bvalid(dpa_ctrl_interconnect_M00_AXI_BVALID),
        .M00_AXI_rdata(dpa_ctrl_interconnect_M00_AXI_RDATA),
        .M00_AXI_rready(dpa_ctrl_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(dpa_ctrl_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(dpa_ctrl_interconnect_M00_AXI_RVALID),
        .M00_AXI_wdata(dpa_ctrl_interconnect_M00_AXI_WDATA),
        .M00_AXI_wready(dpa_ctrl_interconnect_M00_AXI_WREADY),
        .M00_AXI_wstrb(dpa_ctrl_interconnect_M00_AXI_WSTRB),
        .M00_AXI_wvalid(dpa_ctrl_interconnect_M00_AXI_WVALID),
        .M01_ACLK(slowest_sync_clk_0_1),
        .M01_ARESETN(slr0_peripheral_aresetn),
        .M01_AXI_araddr(dpa_ctrl_interconnect_M01_AXI_ARADDR),
        .M01_AXI_arready(dpa_ctrl_interconnect_M01_AXI_ARREADY),
        .M01_AXI_arvalid(dpa_ctrl_interconnect_M01_AXI_ARVALID),
        .M01_AXI_awaddr(dpa_ctrl_interconnect_M01_AXI_AWADDR),
        .M01_AXI_awready(dpa_ctrl_interconnect_M01_AXI_AWREADY),
        .M01_AXI_awvalid(dpa_ctrl_interconnect_M01_AXI_AWVALID),
        .M01_AXI_bready(dpa_ctrl_interconnect_M01_AXI_BREADY),
        .M01_AXI_bresp(dpa_ctrl_interconnect_M01_AXI_BRESP),
        .M01_AXI_bvalid(dpa_ctrl_interconnect_M01_AXI_BVALID),
        .M01_AXI_rdata(dpa_ctrl_interconnect_M01_AXI_RDATA),
        .M01_AXI_rready(dpa_ctrl_interconnect_M01_AXI_RREADY),
        .M01_AXI_rresp(dpa_ctrl_interconnect_M01_AXI_RRESP),
        .M01_AXI_rvalid(dpa_ctrl_interconnect_M01_AXI_RVALID),
        .M01_AXI_wdata(dpa_ctrl_interconnect_M01_AXI_WDATA),
        .M01_AXI_wready(dpa_ctrl_interconnect_M01_AXI_WREADY),
        .M01_AXI_wstrb(dpa_ctrl_interconnect_M01_AXI_WSTRB),
        .M01_AXI_wvalid(dpa_ctrl_interconnect_M01_AXI_WVALID),
        .M02_ACLK(slowest_sync_clk_0_1),
        .M02_ARESETN(slr0_peripheral_aresetn),
        .M02_AXI_araddr(dpa_ctrl_interconnect_M02_AXI_ARADDR),
        .M02_AXI_arprot(dpa_ctrl_interconnect_M02_AXI_ARPROT),
        .M02_AXI_arready(dpa_ctrl_interconnect_M02_AXI_ARREADY),
        .M02_AXI_arvalid(dpa_ctrl_interconnect_M02_AXI_ARVALID),
        .M02_AXI_awaddr(dpa_ctrl_interconnect_M02_AXI_AWADDR),
        .M02_AXI_awprot(dpa_ctrl_interconnect_M02_AXI_AWPROT),
        .M02_AXI_awready(dpa_ctrl_interconnect_M02_AXI_AWREADY),
        .M02_AXI_awvalid(dpa_ctrl_interconnect_M02_AXI_AWVALID),
        .M02_AXI_bready(dpa_ctrl_interconnect_M02_AXI_BREADY),
        .M02_AXI_bresp(dpa_ctrl_interconnect_M02_AXI_BRESP),
        .M02_AXI_bvalid(dpa_ctrl_interconnect_M02_AXI_BVALID),
        .M02_AXI_rdata(dpa_ctrl_interconnect_M02_AXI_RDATA),
        .M02_AXI_rready(dpa_ctrl_interconnect_M02_AXI_RREADY),
        .M02_AXI_rresp(dpa_ctrl_interconnect_M02_AXI_RRESP),
        .M02_AXI_rvalid(dpa_ctrl_interconnect_M02_AXI_RVALID),
        .M02_AXI_wdata(dpa_ctrl_interconnect_M02_AXI_WDATA),
        .M02_AXI_wready(dpa_ctrl_interconnect_M02_AXI_WREADY),
        .M02_AXI_wstrb(dpa_ctrl_interconnect_M02_AXI_WSTRB),
        .M02_AXI_wvalid(dpa_ctrl_interconnect_M02_AXI_WVALID),
        .M03_ACLK(slowest_sync_clk_0_1),
        .M03_ARESETN(slr0_peripheral_aresetn),
        .M03_AXI_araddr(dpa_ctrl_interconnect_M03_AXI_ARADDR),
        .M03_AXI_arready(dpa_ctrl_interconnect_M03_AXI_ARREADY),
        .M03_AXI_arvalid(dpa_ctrl_interconnect_M03_AXI_ARVALID),
        .M03_AXI_awaddr(dpa_ctrl_interconnect_M03_AXI_AWADDR),
        .M03_AXI_awready(dpa_ctrl_interconnect_M03_AXI_AWREADY),
        .M03_AXI_awvalid(dpa_ctrl_interconnect_M03_AXI_AWVALID),
        .M03_AXI_bready(dpa_ctrl_interconnect_M03_AXI_BREADY),
        .M03_AXI_bresp(dpa_ctrl_interconnect_M03_AXI_BRESP),
        .M03_AXI_bvalid(dpa_ctrl_interconnect_M03_AXI_BVALID),
        .M03_AXI_rdata(dpa_ctrl_interconnect_M03_AXI_RDATA),
        .M03_AXI_rready(dpa_ctrl_interconnect_M03_AXI_RREADY),
        .M03_AXI_rresp(dpa_ctrl_interconnect_M03_AXI_RRESP),
        .M03_AXI_rvalid(dpa_ctrl_interconnect_M03_AXI_RVALID),
        .M03_AXI_wdata(dpa_ctrl_interconnect_M03_AXI_WDATA),
        .M03_AXI_wready(dpa_ctrl_interconnect_M03_AXI_WREADY),
        .M03_AXI_wstrb(dpa_ctrl_interconnect_M03_AXI_WSTRB),
        .M03_AXI_wvalid(dpa_ctrl_interconnect_M03_AXI_WVALID),
        .M04_ACLK(slowest_sync_clk_0_1),
        .M04_ARESETN(slr0_peripheral_aresetn),
        .M04_AXI_araddr(dpa_ctrl_interconnect_M04_AXI_ARADDR),
        .M04_AXI_arready(dpa_ctrl_interconnect_M04_AXI_ARREADY),
        .M04_AXI_arvalid(dpa_ctrl_interconnect_M04_AXI_ARVALID),
        .M04_AXI_awaddr(dpa_ctrl_interconnect_M04_AXI_AWADDR),
        .M04_AXI_awready(dpa_ctrl_interconnect_M04_AXI_AWREADY),
        .M04_AXI_awvalid(dpa_ctrl_interconnect_M04_AXI_AWVALID),
        .M04_AXI_bready(dpa_ctrl_interconnect_M04_AXI_BREADY),
        .M04_AXI_bresp(dpa_ctrl_interconnect_M04_AXI_BRESP),
        .M04_AXI_bvalid(dpa_ctrl_interconnect_M04_AXI_BVALID),
        .M04_AXI_rdata(dpa_ctrl_interconnect_M04_AXI_RDATA),
        .M04_AXI_rready(dpa_ctrl_interconnect_M04_AXI_RREADY),
        .M04_AXI_rresp(dpa_ctrl_interconnect_M04_AXI_RRESP),
        .M04_AXI_rvalid(dpa_ctrl_interconnect_M04_AXI_RVALID),
        .M04_AXI_wdata(dpa_ctrl_interconnect_M04_AXI_WDATA),
        .M04_AXI_wready(dpa_ctrl_interconnect_M04_AXI_WREADY),
        .M04_AXI_wstrb(dpa_ctrl_interconnect_M04_AXI_WSTRB),
        .M04_AXI_wvalid(dpa_ctrl_interconnect_M04_AXI_WVALID),
        .M05_ACLK(slowest_sync_clk_0_1),
        .M05_ARESETN(slr0_peripheral_aresetn),
        .M05_AXI_araddr(dpa_ctrl_interconnect_M05_AXI_ARADDR),
        .M05_AXI_arready(dpa_ctrl_interconnect_M05_AXI_ARREADY),
        .M05_AXI_arvalid(dpa_ctrl_interconnect_M05_AXI_ARVALID),
        .M05_AXI_awaddr(dpa_ctrl_interconnect_M05_AXI_AWADDR),
        .M05_AXI_awready(dpa_ctrl_interconnect_M05_AXI_AWREADY),
        .M05_AXI_awvalid(dpa_ctrl_interconnect_M05_AXI_AWVALID),
        .M05_AXI_bready(dpa_ctrl_interconnect_M05_AXI_BREADY),
        .M05_AXI_bresp(dpa_ctrl_interconnect_M05_AXI_BRESP),
        .M05_AXI_bvalid(dpa_ctrl_interconnect_M05_AXI_BVALID),
        .M05_AXI_rdata(dpa_ctrl_interconnect_M05_AXI_RDATA),
        .M05_AXI_rready(dpa_ctrl_interconnect_M05_AXI_RREADY),
        .M05_AXI_rresp(dpa_ctrl_interconnect_M05_AXI_RRESP),
        .M05_AXI_rvalid(dpa_ctrl_interconnect_M05_AXI_RVALID),
        .M05_AXI_wdata(dpa_ctrl_interconnect_M05_AXI_WDATA),
        .M05_AXI_wready(dpa_ctrl_interconnect_M05_AXI_WREADY),
        .M05_AXI_wstrb(dpa_ctrl_interconnect_M05_AXI_WSTRB),
        .M05_AXI_wvalid(dpa_ctrl_interconnect_M05_AXI_WVALID),
        .M06_ACLK(slowest_sync_clk_0_1),
        .M06_ARESETN(slr0_peripheral_aresetn),
        .M06_AXI_araddr(dpa_ctrl_interconnect_M06_AXI_ARADDR),
        .M06_AXI_arready(dpa_ctrl_interconnect_M06_AXI_ARREADY),
        .M06_AXI_arvalid(dpa_ctrl_interconnect_M06_AXI_ARVALID),
        .M06_AXI_awaddr(dpa_ctrl_interconnect_M06_AXI_AWADDR),
        .M06_AXI_awready(dpa_ctrl_interconnect_M06_AXI_AWREADY),
        .M06_AXI_awvalid(dpa_ctrl_interconnect_M06_AXI_AWVALID),
        .M06_AXI_bready(dpa_ctrl_interconnect_M06_AXI_BREADY),
        .M06_AXI_bresp(dpa_ctrl_interconnect_M06_AXI_BRESP),
        .M06_AXI_bvalid(dpa_ctrl_interconnect_M06_AXI_BVALID),
        .M06_AXI_rdata(dpa_ctrl_interconnect_M06_AXI_RDATA),
        .M06_AXI_rready(dpa_ctrl_interconnect_M06_AXI_RREADY),
        .M06_AXI_rresp(dpa_ctrl_interconnect_M06_AXI_RRESP),
        .M06_AXI_rvalid(dpa_ctrl_interconnect_M06_AXI_RVALID),
        .M06_AXI_wdata(dpa_ctrl_interconnect_M06_AXI_WDATA),
        .M06_AXI_wready(dpa_ctrl_interconnect_M06_AXI_WREADY),
        .M06_AXI_wstrb(dpa_ctrl_interconnect_M06_AXI_WSTRB),
        .M06_AXI_wvalid(dpa_ctrl_interconnect_M06_AXI_WVALID),
        .M07_ACLK(slowest_sync_clk_0_1),
        .M07_ARESETN(slr0_peripheral_aresetn),
        .M07_AXI_araddr(dpa_ctrl_interconnect_M07_AXI_ARADDR),
        .M07_AXI_arready(dpa_ctrl_interconnect_M07_AXI_ARREADY),
        .M07_AXI_arvalid(dpa_ctrl_interconnect_M07_AXI_ARVALID),
        .M07_AXI_awaddr(dpa_ctrl_interconnect_M07_AXI_AWADDR),
        .M07_AXI_awready(dpa_ctrl_interconnect_M07_AXI_AWREADY),
        .M07_AXI_awvalid(dpa_ctrl_interconnect_M07_AXI_AWVALID),
        .M07_AXI_bready(dpa_ctrl_interconnect_M07_AXI_BREADY),
        .M07_AXI_bresp(dpa_ctrl_interconnect_M07_AXI_BRESP),
        .M07_AXI_bvalid(dpa_ctrl_interconnect_M07_AXI_BVALID),
        .M07_AXI_rdata(dpa_ctrl_interconnect_M07_AXI_RDATA),
        .M07_AXI_rready(dpa_ctrl_interconnect_M07_AXI_RREADY),
        .M07_AXI_rresp(dpa_ctrl_interconnect_M07_AXI_RRESP),
        .M07_AXI_rvalid(dpa_ctrl_interconnect_M07_AXI_RVALID),
        .M07_AXI_wdata(dpa_ctrl_interconnect_M07_AXI_WDATA),
        .M07_AXI_wready(dpa_ctrl_interconnect_M07_AXI_WREADY),
        .M07_AXI_wstrb(dpa_ctrl_interconnect_M07_AXI_WSTRB),
        .M07_AXI_wvalid(dpa_ctrl_interconnect_M07_AXI_WVALID),
        .S00_ACLK(slowest_sync_clk_1_1),
        .S00_ARESETN(ext_reset_in_1_1),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID));
  (* DPA_IP = "true" *) 
  (* DPA_IP_FULLNAME = "dpa_hub" *) 
  (* DPA_IP_PROPERTIES = "0" *) 
  emu_dpa_hub_0 dpa_hub
       (.axilite_aresetn(slr0_peripheral_aresetn),
        .axilite_clk(slowest_sync_clk_0_1),
        .s_axi_araddr(dpa_ctrl_interconnect_M00_AXI_ARADDR),
        .s_axi_arready(dpa_ctrl_interconnect_M00_AXI_ARREADY),
        .s_axi_arvalid(dpa_ctrl_interconnect_M00_AXI_ARVALID),
        .s_axi_awaddr(dpa_ctrl_interconnect_M00_AXI_AWADDR),
        .s_axi_awready(dpa_ctrl_interconnect_M00_AXI_AWREADY),
        .s_axi_awvalid(dpa_ctrl_interconnect_M00_AXI_AWVALID),
        .s_axi_bready(dpa_ctrl_interconnect_M00_AXI_BREADY),
        .s_axi_bresp(dpa_ctrl_interconnect_M00_AXI_BRESP),
        .s_axi_bvalid(dpa_ctrl_interconnect_M00_AXI_BVALID),
        .s_axi_rdata(dpa_ctrl_interconnect_M00_AXI_RDATA),
        .s_axi_rready(dpa_ctrl_interconnect_M00_AXI_RREADY),
        .s_axi_rresp(dpa_ctrl_interconnect_M00_AXI_RRESP),
        .s_axi_rvalid(dpa_ctrl_interconnect_M00_AXI_RVALID),
        .s_axi_wdata(dpa_ctrl_interconnect_M00_AXI_WDATA),
        .s_axi_wready(dpa_ctrl_interconnect_M00_AXI_WREADY),
        .s_axi_wstrb(dpa_ctrl_interconnect_M00_AXI_WSTRB),
        .s_axi_wvalid(dpa_ctrl_interconnect_M00_AXI_WVALID),
        .s_axihub_araddr(dpa_ctrl_interconnect_M01_AXI_ARADDR),
        .s_axihub_arready(dpa_ctrl_interconnect_M01_AXI_ARREADY),
        .s_axihub_arvalid(dpa_ctrl_interconnect_M01_AXI_ARVALID),
        .s_axihub_awaddr(dpa_ctrl_interconnect_M01_AXI_AWADDR),
        .s_axihub_awready(dpa_ctrl_interconnect_M01_AXI_AWREADY),
        .s_axihub_awvalid(dpa_ctrl_interconnect_M01_AXI_AWVALID),
        .s_axihub_bready(dpa_ctrl_interconnect_M01_AXI_BREADY),
        .s_axihub_bresp(dpa_ctrl_interconnect_M01_AXI_BRESP),
        .s_axihub_bvalid(dpa_ctrl_interconnect_M01_AXI_BVALID),
        .s_axihub_rdata(dpa_ctrl_interconnect_M01_AXI_RDATA),
        .s_axihub_rready(dpa_ctrl_interconnect_M01_AXI_RREADY),
        .s_axihub_rresp(dpa_ctrl_interconnect_M01_AXI_RRESP),
        .s_axihub_rvalid(dpa_ctrl_interconnect_M01_AXI_RVALID),
        .s_axihub_wdata(dpa_ctrl_interconnect_M01_AXI_WDATA),
        .s_axihub_wready(dpa_ctrl_interconnect_M01_AXI_WREADY),
        .s_axihub_wstrb(dpa_ctrl_interconnect_M01_AXI_WSTRB),
        .s_axihub_wvalid(dpa_ctrl_interconnect_M01_AXI_WVALID),
        .s_aximm_araddr(xtlm_simple_intercon_0_M04_AXI_ARADDR),
        .s_aximm_arburst(xtlm_simple_intercon_0_M04_AXI_ARBURST),
        .s_aximm_aresetn(ext_reset_in_1_1),
        .s_aximm_arid(xtlm_simple_intercon_0_M04_AXI_ARID),
        .s_aximm_arlen(xtlm_simple_intercon_0_M04_AXI_ARLEN),
        .s_aximm_arready(xtlm_simple_intercon_0_M04_AXI_ARREADY),
        .s_aximm_arsize(xtlm_simple_intercon_0_M04_AXI_ARSIZE),
        .s_aximm_arvalid(xtlm_simple_intercon_0_M04_AXI_ARVALID),
        .s_aximm_awaddr(xtlm_simple_intercon_0_M04_AXI_AWADDR),
        .s_aximm_awburst(xtlm_simple_intercon_0_M04_AXI_AWBURST),
        .s_aximm_awid(xtlm_simple_intercon_0_M04_AXI_AWID),
        .s_aximm_awlen(xtlm_simple_intercon_0_M04_AXI_AWLEN),
        .s_aximm_awready(xtlm_simple_intercon_0_M04_AXI_AWREADY),
        .s_aximm_awsize(xtlm_simple_intercon_0_M04_AXI_AWSIZE),
        .s_aximm_awvalid(xtlm_simple_intercon_0_M04_AXI_AWVALID),
        .s_aximm_bid(xtlm_simple_intercon_0_M04_AXI_BID),
        .s_aximm_bready(xtlm_simple_intercon_0_M04_AXI_BREADY),
        .s_aximm_bresp(xtlm_simple_intercon_0_M04_AXI_BRESP),
        .s_aximm_bvalid(xtlm_simple_intercon_0_M04_AXI_BVALID),
        .s_aximm_clk(slowest_sync_clk_1_1),
        .s_aximm_rdata(xtlm_simple_intercon_0_M04_AXI_RDATA),
        .s_aximm_rid(xtlm_simple_intercon_0_M04_AXI_RID),
        .s_aximm_rlast(xtlm_simple_intercon_0_M04_AXI_RLAST),
        .s_aximm_rready(xtlm_simple_intercon_0_M04_AXI_RREADY),
        .s_aximm_rresp(xtlm_simple_intercon_0_M04_AXI_RRESP),
        .s_aximm_rvalid(xtlm_simple_intercon_0_M04_AXI_RVALID),
        .s_aximm_wdata(xtlm_simple_intercon_0_M04_AXI_WDATA),
        .s_aximm_wlast(xtlm_simple_intercon_0_M04_AXI_WLAST),
        .s_aximm_wready(xtlm_simple_intercon_0_M04_AXI_WREADY),
        .s_aximm_wstrb(xtlm_simple_intercon_0_M04_AXI_WSTRB),
        .s_aximm_wvalid(xtlm_simple_intercon_0_M04_AXI_WVALID),
        .trace_aresetn(slr0_peripheral_aresetn),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_tdata0(dpa_mon0_TRACE_OUT_TDATA),
        .trace_tdata1(dpa_mon1_TRACE_OUT_0_TDATA),
        .trace_tdata10(dpa_mon5_TRACE_OUT_1_TDATA),
        .trace_tdata2(dpa_mon1_TRACE_OUT_1_TDATA),
        .trace_tdata3(dpa_mon2_TRACE_OUT_0_TDATA),
        .trace_tdata4(dpa_mon2_TRACE_OUT_1_TDATA),
        .trace_tdata5(dpa_mon3_TRACE_OUT_0_TDATA),
        .trace_tdata6(dpa_mon3_TRACE_OUT_1_TDATA),
        .trace_tdata7(dpa_mon4_TRACE_OUT_0_TDATA),
        .trace_tdata8(dpa_mon4_TRACE_OUT_1_TDATA),
        .trace_tdata9(dpa_mon5_TRACE_OUT_0_TDATA),
        .trace_tdest0(dpa_mon0_TRACE_OUT_TDEST),
        .trace_tdest1(dpa_mon1_TRACE_OUT_0_TDEST),
        .trace_tdest10(dpa_mon5_TRACE_OUT_1_TDEST),
        .trace_tdest2(dpa_mon1_TRACE_OUT_1_TDEST),
        .trace_tdest3(dpa_mon2_TRACE_OUT_0_TDEST),
        .trace_tdest4(dpa_mon2_TRACE_OUT_1_TDEST),
        .trace_tdest5(dpa_mon3_TRACE_OUT_0_TDEST),
        .trace_tdest6(dpa_mon3_TRACE_OUT_1_TDEST),
        .trace_tdest7(dpa_mon4_TRACE_OUT_0_TDEST),
        .trace_tdest8(dpa_mon4_TRACE_OUT_1_TDEST),
        .trace_tdest9(dpa_mon5_TRACE_OUT_0_TDEST),
        .trace_tid0(dpa_mon0_TRACE_OUT_TID),
        .trace_tid1(dpa_mon1_TRACE_OUT_0_TID),
        .trace_tid10(dpa_mon5_TRACE_OUT_1_TID),
        .trace_tid2(dpa_mon1_TRACE_OUT_1_TID),
        .trace_tid3(dpa_mon2_TRACE_OUT_0_TID),
        .trace_tid4(dpa_mon2_TRACE_OUT_1_TID),
        .trace_tid5(dpa_mon3_TRACE_OUT_0_TID),
        .trace_tid6(dpa_mon3_TRACE_OUT_1_TID),
        .trace_tid7(dpa_mon4_TRACE_OUT_0_TID),
        .trace_tid8(dpa_mon4_TRACE_OUT_1_TID),
        .trace_tid9(dpa_mon5_TRACE_OUT_0_TID),
        .trace_tlast0(dpa_mon0_TRACE_OUT_TLAST),
        .trace_tlast1(dpa_mon1_TRACE_OUT_0_TLAST),
        .trace_tlast10(dpa_mon5_TRACE_OUT_1_TLAST),
        .trace_tlast2(dpa_mon1_TRACE_OUT_1_TLAST),
        .trace_tlast3(dpa_mon2_TRACE_OUT_0_TLAST),
        .trace_tlast4(dpa_mon2_TRACE_OUT_1_TLAST),
        .trace_tlast5(dpa_mon3_TRACE_OUT_0_TLAST),
        .trace_tlast6(dpa_mon3_TRACE_OUT_1_TLAST),
        .trace_tlast7(dpa_mon4_TRACE_OUT_0_TLAST),
        .trace_tlast8(dpa_mon4_TRACE_OUT_1_TLAST),
        .trace_tlast9(dpa_mon5_TRACE_OUT_0_TLAST),
        .trace_tready0(dpa_mon0_TRACE_OUT_TREADY),
        .trace_tready1(dpa_mon1_TRACE_OUT_0_TREADY),
        .trace_tready10(dpa_mon5_TRACE_OUT_1_TREADY),
        .trace_tready2(dpa_mon1_TRACE_OUT_1_TREADY),
        .trace_tready3(dpa_mon2_TRACE_OUT_0_TREADY),
        .trace_tready4(dpa_mon2_TRACE_OUT_1_TREADY),
        .trace_tready5(dpa_mon3_TRACE_OUT_0_TREADY),
        .trace_tready6(dpa_mon3_TRACE_OUT_1_TREADY),
        .trace_tready7(dpa_mon4_TRACE_OUT_0_TREADY),
        .trace_tready8(dpa_mon4_TRACE_OUT_1_TREADY),
        .trace_tready9(dpa_mon5_TRACE_OUT_0_TREADY),
        .trace_tvalid0(dpa_mon0_TRACE_OUT_TVALID),
        .trace_tvalid1(dpa_mon1_TRACE_OUT_0_TVALID),
        .trace_tvalid10(dpa_mon5_TRACE_OUT_1_TVALID),
        .trace_tvalid2(dpa_mon1_TRACE_OUT_1_TVALID),
        .trace_tvalid3(dpa_mon2_TRACE_OUT_0_TVALID),
        .trace_tvalid4(dpa_mon2_TRACE_OUT_1_TVALID),
        .trace_tvalid5(dpa_mon3_TRACE_OUT_0_TVALID),
        .trace_tvalid6(dpa_mon3_TRACE_OUT_1_TVALID),
        .trace_tvalid7(dpa_mon4_TRACE_OUT_0_TVALID),
        .trace_tvalid8(dpa_mon4_TRACE_OUT_1_TVALID),
        .trace_tvalid9(dpa_mon5_TRACE_OUT_0_TVALID));
  (* DPA_IP = "true" *) 
  (* DPA_IP_FULLNAME = "/table_serch_1" *) 
  (* DPA_IP_PROPERTIES = "11" *) 
  emu_dpa_mon0_0 dpa_mon0
       (.m_axis_tdata(dpa_mon0_TRACE_OUT_TDATA),
        .m_axis_tdest(dpa_mon0_TRACE_OUT_TDEST),
        .m_axis_tid(dpa_mon0_TRACE_OUT_TID),
        .m_axis_tlast(dpa_mon0_TRACE_OUT_TLAST),
        .m_axis_tready(dpa_mon0_TRACE_OUT_TREADY),
        .m_axis_tvalid(dpa_mon0_TRACE_OUT_TVALID),
        .mon_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,slr0_M01_AXI_ARADDR}),
        .mon_ARREADY(slr0_M01_AXI_ARREADY),
        .mon_ARVALID(slr0_M01_AXI_ARVALID),
        .mon_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,slr0_M01_AXI_AWADDR}),
        .mon_AWREADY(slr0_M01_AXI_AWREADY),
        .mon_AWVALID(slr0_M01_AXI_AWVALID),
        .mon_BREADY(slr0_M01_AXI_BREADY),
        .mon_BRESP(slr0_M01_AXI_BRESP),
        .mon_BVALID(slr0_M01_AXI_BVALID),
        .mon_RDATA(slr0_M01_AXI_RDATA),
        .mon_RREADY(slr0_M01_AXI_RREADY),
        .mon_RRESP(slr0_M01_AXI_RRESP),
        .mon_RVALID(slr0_M01_AXI_RVALID),
        .mon_WDATA(slr0_M01_AXI_WDATA),
        .mon_WREADY(slr0_M01_AXI_WREADY),
        .mon_WSTRB(slr0_M01_AXI_WSTRB),
        .mon_WVALID(slr0_M01_AXI_WVALID),
        .mon_clk(slowest_sync_clk_0_1),
        .mon_resetn(slr0_peripheral_aresetn),
        .s_axi_araddr(dpa_ctrl_interconnect_M02_AXI_ARADDR),
        .s_axi_arprot(dpa_ctrl_interconnect_M02_AXI_ARPROT),
        .s_axi_arready(dpa_ctrl_interconnect_M02_AXI_ARREADY),
        .s_axi_arvalid(dpa_ctrl_interconnect_M02_AXI_ARVALID),
        .s_axi_awaddr(dpa_ctrl_interconnect_M02_AXI_AWADDR),
        .s_axi_awprot(dpa_ctrl_interconnect_M02_AXI_AWPROT),
        .s_axi_awready(dpa_ctrl_interconnect_M02_AXI_AWREADY),
        .s_axi_awvalid(dpa_ctrl_interconnect_M02_AXI_AWVALID),
        .s_axi_bready(dpa_ctrl_interconnect_M02_AXI_BREADY),
        .s_axi_bresp(dpa_ctrl_interconnect_M02_AXI_BRESP),
        .s_axi_bvalid(dpa_ctrl_interconnect_M02_AXI_BVALID),
        .s_axi_rdata(dpa_ctrl_interconnect_M02_AXI_RDATA),
        .s_axi_rready(dpa_ctrl_interconnect_M02_AXI_RREADY),
        .s_axi_rresp(dpa_ctrl_interconnect_M02_AXI_RRESP),
        .s_axi_rvalid(dpa_ctrl_interconnect_M02_AXI_RVALID),
        .s_axi_wdata(dpa_ctrl_interconnect_M02_AXI_WDATA),
        .s_axi_wready(dpa_ctrl_interconnect_M02_AXI_WREADY),
        .s_axi_wstrb(dpa_ctrl_interconnect_M02_AXI_WSTRB),
        .s_axi_wvalid(dpa_ctrl_interconnect_M02_AXI_WVALID),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_rst(slr0_peripheral_aresetn));
  (* DPA_IP = "true" *) 
  (* DPA_IP_FULLNAME = "/table_serch_1/m_axi_aximm0-DDR[0]" *) 
  (* DPA_IP_PROPERTIES = "11" *) 
  emu_dpa_mon1_0 dpa_mon1
       (.m_axis_rd_tdata(dpa_mon1_TRACE_OUT_1_TDATA),
        .m_axis_rd_tdest(dpa_mon1_TRACE_OUT_1_TDEST),
        .m_axis_rd_tid(dpa_mon1_TRACE_OUT_1_TID),
        .m_axis_rd_tlast(dpa_mon1_TRACE_OUT_1_TLAST),
        .m_axis_rd_tready(dpa_mon1_TRACE_OUT_1_TREADY),
        .m_axis_rd_tvalid(dpa_mon1_TRACE_OUT_1_TVALID),
        .m_axis_wr_tdata(dpa_mon1_TRACE_OUT_0_TDATA),
        .m_axis_wr_tdest(dpa_mon1_TRACE_OUT_0_TDEST),
        .m_axis_wr_tid(dpa_mon1_TRACE_OUT_0_TID),
        .m_axis_wr_tlast(dpa_mon1_TRACE_OUT_0_TLAST),
        .m_axis_wr_tready(dpa_mon1_TRACE_OUT_0_TREADY),
        .m_axis_wr_tvalid(dpa_mon1_TRACE_OUT_0_TVALID),
        .mon_ARADDR(table_serch_1_m_axi_aximm0_ARADDR),
        .mon_ARBURST({1'b0,1'b1}),
        .mon_ARID(1'b0),
        .mon_ARLEN(table_serch_1_m_axi_aximm0_ARLEN),
        .mon_ARREADY(table_serch_1_m_axi_aximm0_ARREADY),
        .mon_ARSIZE(table_serch_1_m_axi_aximm0_ARSIZE),
        .mon_ARVALID(table_serch_1_m_axi_aximm0_ARVALID),
        .mon_AWADDR(table_serch_1_m_axi_aximm0_AWADDR),
        .mon_AWBURST({1'b0,1'b1}),
        .mon_AWID(1'b0),
        .mon_AWLEN(table_serch_1_m_axi_aximm0_AWLEN),
        .mon_AWREADY(table_serch_1_m_axi_aximm0_AWREADY),
        .mon_AWSIZE(table_serch_1_m_axi_aximm0_AWSIZE),
        .mon_AWVALID(table_serch_1_m_axi_aximm0_AWVALID),
        .mon_BID(table_serch_1_m_axi_aximm0_BID),
        .mon_BREADY(table_serch_1_m_axi_aximm0_BREADY),
        .mon_BRESP(table_serch_1_m_axi_aximm0_BRESP),
        .mon_BVALID(table_serch_1_m_axi_aximm0_BVALID),
        .mon_RDATA(table_serch_1_m_axi_aximm0_RDATA),
        .mon_RID(table_serch_1_m_axi_aximm0_RID),
        .mon_RLAST(table_serch_1_m_axi_aximm0_RLAST),
        .mon_RREADY(table_serch_1_m_axi_aximm0_RREADY),
        .mon_RRESP(table_serch_1_m_axi_aximm0_RRESP),
        .mon_RVALID(table_serch_1_m_axi_aximm0_RVALID),
        .mon_WDATA(table_serch_1_m_axi_aximm0_WDATA),
        .mon_WLAST(table_serch_1_m_axi_aximm0_WLAST),
        .mon_WREADY(table_serch_1_m_axi_aximm0_WREADY),
        .mon_WSTRB(table_serch_1_m_axi_aximm0_WSTRB),
        .mon_WVALID(table_serch_1_m_axi_aximm0_WVALID),
        .mon_clk(slowest_sync_clk_0_1),
        .mon_resetn(slr0_peripheral_aresetn),
        .s_axi_araddr(dpa_ctrl_interconnect_M03_AXI_ARADDR),
        .s_axi_araddr_mon({1'b0,slr0_M01_AXI_ARADDR}),
        .s_axi_arprot_mon(slr0_M01_AXI_ARPROT),
        .s_axi_arready(dpa_ctrl_interconnect_M03_AXI_ARREADY),
        .s_axi_arready_mon(slr0_M01_AXI_ARREADY),
        .s_axi_arvalid(dpa_ctrl_interconnect_M03_AXI_ARVALID),
        .s_axi_arvalid_mon(slr0_M01_AXI_ARVALID),
        .s_axi_awaddr(dpa_ctrl_interconnect_M03_AXI_AWADDR),
        .s_axi_awaddr_mon({1'b0,slr0_M01_AXI_AWADDR}),
        .s_axi_awprot_mon(slr0_M01_AXI_AWPROT),
        .s_axi_awready(dpa_ctrl_interconnect_M03_AXI_AWREADY),
        .s_axi_awready_mon(slr0_M01_AXI_AWREADY),
        .s_axi_awvalid(dpa_ctrl_interconnect_M03_AXI_AWVALID),
        .s_axi_awvalid_mon(slr0_M01_AXI_AWVALID),
        .s_axi_bready(dpa_ctrl_interconnect_M03_AXI_BREADY),
        .s_axi_bready_mon(slr0_M01_AXI_BREADY),
        .s_axi_bresp(dpa_ctrl_interconnect_M03_AXI_BRESP),
        .s_axi_bresp_mon(slr0_M01_AXI_BRESP),
        .s_axi_bvalid(dpa_ctrl_interconnect_M03_AXI_BVALID),
        .s_axi_bvalid_mon(slr0_M01_AXI_BVALID),
        .s_axi_rdata(dpa_ctrl_interconnect_M03_AXI_RDATA),
        .s_axi_rdata_mon(slr0_M01_AXI_RDATA),
        .s_axi_rready(dpa_ctrl_interconnect_M03_AXI_RREADY),
        .s_axi_rready_mon(slr0_M01_AXI_RREADY),
        .s_axi_rresp(dpa_ctrl_interconnect_M03_AXI_RRESP),
        .s_axi_rresp_mon(slr0_M01_AXI_RRESP),
        .s_axi_rvalid(dpa_ctrl_interconnect_M03_AXI_RVALID),
        .s_axi_rvalid_mon(slr0_M01_AXI_RVALID),
        .s_axi_wdata(dpa_ctrl_interconnect_M03_AXI_WDATA),
        .s_axi_wdata_mon(slr0_M01_AXI_WDATA),
        .s_axi_wready(dpa_ctrl_interconnect_M03_AXI_WREADY),
        .s_axi_wready_mon(slr0_M01_AXI_WREADY),
        .s_axi_wstrb(dpa_ctrl_interconnect_M03_AXI_WSTRB),
        .s_axi_wstrb_mon(slr0_M01_AXI_WSTRB),
        .s_axi_wvalid(dpa_ctrl_interconnect_M03_AXI_WVALID),
        .s_axi_wvalid_mon(slr0_M01_AXI_WVALID),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_rst(slr0_peripheral_aresetn));
  (* DPA_IP = "true" *) 
  (* DPA_IP_FULLNAME = "/table_serch_1/m_axi_aximm1-DDR[1]" *) 
  (* DPA_IP_PROPERTIES = "11" *) 
  emu_dpa_mon2_0 dpa_mon2
       (.m_axis_rd_tdata(dpa_mon2_TRACE_OUT_1_TDATA),
        .m_axis_rd_tdest(dpa_mon2_TRACE_OUT_1_TDEST),
        .m_axis_rd_tid(dpa_mon2_TRACE_OUT_1_TID),
        .m_axis_rd_tlast(dpa_mon2_TRACE_OUT_1_TLAST),
        .m_axis_rd_tready(dpa_mon2_TRACE_OUT_1_TREADY),
        .m_axis_rd_tvalid(dpa_mon2_TRACE_OUT_1_TVALID),
        .m_axis_wr_tdata(dpa_mon2_TRACE_OUT_0_TDATA),
        .m_axis_wr_tdest(dpa_mon2_TRACE_OUT_0_TDEST),
        .m_axis_wr_tid(dpa_mon2_TRACE_OUT_0_TID),
        .m_axis_wr_tlast(dpa_mon2_TRACE_OUT_0_TLAST),
        .m_axis_wr_tready(dpa_mon2_TRACE_OUT_0_TREADY),
        .m_axis_wr_tvalid(dpa_mon2_TRACE_OUT_0_TVALID),
        .mon_ARADDR(table_serch_1_m_axi_aximm1_ARADDR),
        .mon_ARBURST({1'b0,1'b1}),
        .mon_ARID(1'b0),
        .mon_ARLEN(table_serch_1_m_axi_aximm1_ARLEN),
        .mon_ARREADY(table_serch_1_m_axi_aximm1_ARREADY),
        .mon_ARSIZE(table_serch_1_m_axi_aximm1_ARSIZE),
        .mon_ARVALID(table_serch_1_m_axi_aximm1_ARVALID),
        .mon_AWADDR(table_serch_1_m_axi_aximm1_AWADDR),
        .mon_AWBURST({1'b0,1'b1}),
        .mon_AWID(1'b0),
        .mon_AWLEN(table_serch_1_m_axi_aximm1_AWLEN),
        .mon_AWREADY(table_serch_1_m_axi_aximm1_AWREADY),
        .mon_AWSIZE(table_serch_1_m_axi_aximm1_AWSIZE),
        .mon_AWVALID(table_serch_1_m_axi_aximm1_AWVALID),
        .mon_BID(table_serch_1_m_axi_aximm1_BID),
        .mon_BREADY(table_serch_1_m_axi_aximm1_BREADY),
        .mon_BRESP(table_serch_1_m_axi_aximm1_BRESP),
        .mon_BVALID(table_serch_1_m_axi_aximm1_BVALID),
        .mon_RDATA(table_serch_1_m_axi_aximm1_RDATA),
        .mon_RID(table_serch_1_m_axi_aximm1_RID),
        .mon_RLAST(table_serch_1_m_axi_aximm1_RLAST),
        .mon_RREADY(table_serch_1_m_axi_aximm1_RREADY),
        .mon_RRESP(table_serch_1_m_axi_aximm1_RRESP),
        .mon_RVALID(table_serch_1_m_axi_aximm1_RVALID),
        .mon_WDATA(table_serch_1_m_axi_aximm1_WDATA),
        .mon_WLAST(table_serch_1_m_axi_aximm1_WLAST),
        .mon_WREADY(table_serch_1_m_axi_aximm1_WREADY),
        .mon_WSTRB(table_serch_1_m_axi_aximm1_WSTRB),
        .mon_WVALID(table_serch_1_m_axi_aximm1_WVALID),
        .mon_clk(slowest_sync_clk_0_1),
        .mon_resetn(slr0_peripheral_aresetn),
        .s_axi_araddr(dpa_ctrl_interconnect_M04_AXI_ARADDR),
        .s_axi_araddr_mon({1'b0,slr0_M01_AXI_ARADDR}),
        .s_axi_arprot_mon(slr0_M01_AXI_ARPROT),
        .s_axi_arready(dpa_ctrl_interconnect_M04_AXI_ARREADY),
        .s_axi_arready_mon(slr0_M01_AXI_ARREADY),
        .s_axi_arvalid(dpa_ctrl_interconnect_M04_AXI_ARVALID),
        .s_axi_arvalid_mon(slr0_M01_AXI_ARVALID),
        .s_axi_awaddr(dpa_ctrl_interconnect_M04_AXI_AWADDR),
        .s_axi_awaddr_mon({1'b0,slr0_M01_AXI_AWADDR}),
        .s_axi_awprot_mon(slr0_M01_AXI_AWPROT),
        .s_axi_awready(dpa_ctrl_interconnect_M04_AXI_AWREADY),
        .s_axi_awready_mon(slr0_M01_AXI_AWREADY),
        .s_axi_awvalid(dpa_ctrl_interconnect_M04_AXI_AWVALID),
        .s_axi_awvalid_mon(slr0_M01_AXI_AWVALID),
        .s_axi_bready(dpa_ctrl_interconnect_M04_AXI_BREADY),
        .s_axi_bready_mon(slr0_M01_AXI_BREADY),
        .s_axi_bresp(dpa_ctrl_interconnect_M04_AXI_BRESP),
        .s_axi_bresp_mon(slr0_M01_AXI_BRESP),
        .s_axi_bvalid(dpa_ctrl_interconnect_M04_AXI_BVALID),
        .s_axi_bvalid_mon(slr0_M01_AXI_BVALID),
        .s_axi_rdata(dpa_ctrl_interconnect_M04_AXI_RDATA),
        .s_axi_rdata_mon(slr0_M01_AXI_RDATA),
        .s_axi_rready(dpa_ctrl_interconnect_M04_AXI_RREADY),
        .s_axi_rready_mon(slr0_M01_AXI_RREADY),
        .s_axi_rresp(dpa_ctrl_interconnect_M04_AXI_RRESP),
        .s_axi_rresp_mon(slr0_M01_AXI_RRESP),
        .s_axi_rvalid(dpa_ctrl_interconnect_M04_AXI_RVALID),
        .s_axi_rvalid_mon(slr0_M01_AXI_RVALID),
        .s_axi_wdata(dpa_ctrl_interconnect_M04_AXI_WDATA),
        .s_axi_wdata_mon(slr0_M01_AXI_WDATA),
        .s_axi_wready(dpa_ctrl_interconnect_M04_AXI_WREADY),
        .s_axi_wready_mon(slr0_M01_AXI_WREADY),
        .s_axi_wstrb(dpa_ctrl_interconnect_M04_AXI_WSTRB),
        .s_axi_wstrb_mon(slr0_M01_AXI_WSTRB),
        .s_axi_wvalid(dpa_ctrl_interconnect_M04_AXI_WVALID),
        .s_axi_wvalid_mon(slr0_M01_AXI_WVALID),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_rst(slr0_peripheral_aresetn));
  (* DPA_IP = "true" *) 
  (* DPA_IP_FULLNAME = "/table_serch_1/m_axi_aximm2-DDR[2]" *) 
  (* DPA_IP_PROPERTIES = "11" *) 
  emu_dpa_mon3_0 dpa_mon3
       (.m_axis_rd_tdata(dpa_mon3_TRACE_OUT_1_TDATA),
        .m_axis_rd_tdest(dpa_mon3_TRACE_OUT_1_TDEST),
        .m_axis_rd_tid(dpa_mon3_TRACE_OUT_1_TID),
        .m_axis_rd_tlast(dpa_mon3_TRACE_OUT_1_TLAST),
        .m_axis_rd_tready(dpa_mon3_TRACE_OUT_1_TREADY),
        .m_axis_rd_tvalid(dpa_mon3_TRACE_OUT_1_TVALID),
        .m_axis_wr_tdata(dpa_mon3_TRACE_OUT_0_TDATA),
        .m_axis_wr_tdest(dpa_mon3_TRACE_OUT_0_TDEST),
        .m_axis_wr_tid(dpa_mon3_TRACE_OUT_0_TID),
        .m_axis_wr_tlast(dpa_mon3_TRACE_OUT_0_TLAST),
        .m_axis_wr_tready(dpa_mon3_TRACE_OUT_0_TREADY),
        .m_axis_wr_tvalid(dpa_mon3_TRACE_OUT_0_TVALID),
        .mon_ARADDR(table_serch_1_m_axi_aximm2_ARADDR),
        .mon_ARBURST({1'b0,1'b1}),
        .mon_ARID(1'b0),
        .mon_ARLEN(table_serch_1_m_axi_aximm2_ARLEN),
        .mon_ARREADY(table_serch_1_m_axi_aximm2_ARREADY),
        .mon_ARSIZE(table_serch_1_m_axi_aximm2_ARSIZE),
        .mon_ARVALID(table_serch_1_m_axi_aximm2_ARVALID),
        .mon_AWADDR(table_serch_1_m_axi_aximm2_AWADDR),
        .mon_AWBURST({1'b0,1'b1}),
        .mon_AWID(1'b0),
        .mon_AWLEN(table_serch_1_m_axi_aximm2_AWLEN),
        .mon_AWREADY(table_serch_1_m_axi_aximm2_AWREADY),
        .mon_AWSIZE(table_serch_1_m_axi_aximm2_AWSIZE),
        .mon_AWVALID(table_serch_1_m_axi_aximm2_AWVALID),
        .mon_BID(table_serch_1_m_axi_aximm2_BID),
        .mon_BREADY(table_serch_1_m_axi_aximm2_BREADY),
        .mon_BRESP(table_serch_1_m_axi_aximm2_BRESP),
        .mon_BVALID(table_serch_1_m_axi_aximm2_BVALID),
        .mon_RDATA(table_serch_1_m_axi_aximm2_RDATA),
        .mon_RID(table_serch_1_m_axi_aximm2_RID),
        .mon_RLAST(table_serch_1_m_axi_aximm2_RLAST),
        .mon_RREADY(table_serch_1_m_axi_aximm2_RREADY),
        .mon_RRESP(table_serch_1_m_axi_aximm2_RRESP),
        .mon_RVALID(table_serch_1_m_axi_aximm2_RVALID),
        .mon_WDATA(table_serch_1_m_axi_aximm2_WDATA),
        .mon_WLAST(table_serch_1_m_axi_aximm2_WLAST),
        .mon_WREADY(table_serch_1_m_axi_aximm2_WREADY),
        .mon_WSTRB(table_serch_1_m_axi_aximm2_WSTRB),
        .mon_WVALID(table_serch_1_m_axi_aximm2_WVALID),
        .mon_clk(slowest_sync_clk_0_1),
        .mon_resetn(slr0_peripheral_aresetn),
        .s_axi_araddr(dpa_ctrl_interconnect_M05_AXI_ARADDR),
        .s_axi_araddr_mon({1'b0,slr0_M01_AXI_ARADDR}),
        .s_axi_arprot_mon(slr0_M01_AXI_ARPROT),
        .s_axi_arready(dpa_ctrl_interconnect_M05_AXI_ARREADY),
        .s_axi_arready_mon(slr0_M01_AXI_ARREADY),
        .s_axi_arvalid(dpa_ctrl_interconnect_M05_AXI_ARVALID),
        .s_axi_arvalid_mon(slr0_M01_AXI_ARVALID),
        .s_axi_awaddr(dpa_ctrl_interconnect_M05_AXI_AWADDR),
        .s_axi_awaddr_mon({1'b0,slr0_M01_AXI_AWADDR}),
        .s_axi_awprot_mon(slr0_M01_AXI_AWPROT),
        .s_axi_awready(dpa_ctrl_interconnect_M05_AXI_AWREADY),
        .s_axi_awready_mon(slr0_M01_AXI_AWREADY),
        .s_axi_awvalid(dpa_ctrl_interconnect_M05_AXI_AWVALID),
        .s_axi_awvalid_mon(slr0_M01_AXI_AWVALID),
        .s_axi_bready(dpa_ctrl_interconnect_M05_AXI_BREADY),
        .s_axi_bready_mon(slr0_M01_AXI_BREADY),
        .s_axi_bresp(dpa_ctrl_interconnect_M05_AXI_BRESP),
        .s_axi_bresp_mon(slr0_M01_AXI_BRESP),
        .s_axi_bvalid(dpa_ctrl_interconnect_M05_AXI_BVALID),
        .s_axi_bvalid_mon(slr0_M01_AXI_BVALID),
        .s_axi_rdata(dpa_ctrl_interconnect_M05_AXI_RDATA),
        .s_axi_rdata_mon(slr0_M01_AXI_RDATA),
        .s_axi_rready(dpa_ctrl_interconnect_M05_AXI_RREADY),
        .s_axi_rready_mon(slr0_M01_AXI_RREADY),
        .s_axi_rresp(dpa_ctrl_interconnect_M05_AXI_RRESP),
        .s_axi_rresp_mon(slr0_M01_AXI_RRESP),
        .s_axi_rvalid(dpa_ctrl_interconnect_M05_AXI_RVALID),
        .s_axi_rvalid_mon(slr0_M01_AXI_RVALID),
        .s_axi_wdata(dpa_ctrl_interconnect_M05_AXI_WDATA),
        .s_axi_wdata_mon(slr0_M01_AXI_WDATA),
        .s_axi_wready(dpa_ctrl_interconnect_M05_AXI_WREADY),
        .s_axi_wready_mon(slr0_M01_AXI_WREADY),
        .s_axi_wstrb(dpa_ctrl_interconnect_M05_AXI_WSTRB),
        .s_axi_wstrb_mon(slr0_M01_AXI_WSTRB),
        .s_axi_wvalid(dpa_ctrl_interconnect_M05_AXI_WVALID),
        .s_axi_wvalid_mon(slr0_M01_AXI_WVALID),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_rst(slr0_peripheral_aresetn));
  (* DPA_IP = "true" *) 
  (* DPA_IP_FULLNAME = "/table_serch_1/m_axi_gmem-PLRAM[1]" *) 
  (* DPA_IP_PROPERTIES = "11" *) 
  emu_dpa_mon4_0 dpa_mon4
       (.m_axis_rd_tdata(dpa_mon4_TRACE_OUT_1_TDATA),
        .m_axis_rd_tdest(dpa_mon4_TRACE_OUT_1_TDEST),
        .m_axis_rd_tid(dpa_mon4_TRACE_OUT_1_TID),
        .m_axis_rd_tlast(dpa_mon4_TRACE_OUT_1_TLAST),
        .m_axis_rd_tready(dpa_mon4_TRACE_OUT_1_TREADY),
        .m_axis_rd_tvalid(dpa_mon4_TRACE_OUT_1_TVALID),
        .m_axis_wr_tdata(dpa_mon4_TRACE_OUT_0_TDATA),
        .m_axis_wr_tdest(dpa_mon4_TRACE_OUT_0_TDEST),
        .m_axis_wr_tid(dpa_mon4_TRACE_OUT_0_TID),
        .m_axis_wr_tlast(dpa_mon4_TRACE_OUT_0_TLAST),
        .m_axis_wr_tready(dpa_mon4_TRACE_OUT_0_TREADY),
        .m_axis_wr_tvalid(dpa_mon4_TRACE_OUT_0_TVALID),
        .mon_ARADDR(table_serch_1_m_axi_gmem_ARADDR),
        .mon_ARBURST({1'b0,1'b1}),
        .mon_ARID(1'b0),
        .mon_ARLEN(table_serch_1_m_axi_gmem_ARLEN),
        .mon_ARREADY(table_serch_1_m_axi_gmem_ARREADY),
        .mon_ARSIZE(table_serch_1_m_axi_gmem_ARSIZE),
        .mon_ARVALID(table_serch_1_m_axi_gmem_ARVALID),
        .mon_AWADDR(table_serch_1_m_axi_gmem_AWADDR),
        .mon_AWBURST({1'b0,1'b1}),
        .mon_AWID(1'b0),
        .mon_AWLEN(table_serch_1_m_axi_gmem_AWLEN),
        .mon_AWREADY(table_serch_1_m_axi_gmem_AWREADY),
        .mon_AWSIZE(table_serch_1_m_axi_gmem_AWSIZE),
        .mon_AWVALID(table_serch_1_m_axi_gmem_AWVALID),
        .mon_BID(table_serch_1_m_axi_gmem_BID),
        .mon_BREADY(table_serch_1_m_axi_gmem_BREADY),
        .mon_BRESP(table_serch_1_m_axi_gmem_BRESP),
        .mon_BVALID(table_serch_1_m_axi_gmem_BVALID),
        .mon_RDATA(table_serch_1_m_axi_gmem_RDATA),
        .mon_RID(table_serch_1_m_axi_gmem_RID),
        .mon_RLAST(table_serch_1_m_axi_gmem_RLAST),
        .mon_RREADY(table_serch_1_m_axi_gmem_RREADY),
        .mon_RRESP(table_serch_1_m_axi_gmem_RRESP),
        .mon_RVALID(table_serch_1_m_axi_gmem_RVALID),
        .mon_WDATA(table_serch_1_m_axi_gmem_WDATA),
        .mon_WLAST(table_serch_1_m_axi_gmem_WLAST),
        .mon_WREADY(table_serch_1_m_axi_gmem_WREADY),
        .mon_WSTRB(table_serch_1_m_axi_gmem_WSTRB),
        .mon_WVALID(table_serch_1_m_axi_gmem_WVALID),
        .mon_clk(slowest_sync_clk_0_1),
        .mon_resetn(slr0_peripheral_aresetn),
        .s_axi_araddr(dpa_ctrl_interconnect_M06_AXI_ARADDR),
        .s_axi_araddr_mon({1'b0,slr0_M01_AXI_ARADDR}),
        .s_axi_arprot_mon(slr0_M01_AXI_ARPROT),
        .s_axi_arready(dpa_ctrl_interconnect_M06_AXI_ARREADY),
        .s_axi_arready_mon(slr0_M01_AXI_ARREADY),
        .s_axi_arvalid(dpa_ctrl_interconnect_M06_AXI_ARVALID),
        .s_axi_arvalid_mon(slr0_M01_AXI_ARVALID),
        .s_axi_awaddr(dpa_ctrl_interconnect_M06_AXI_AWADDR),
        .s_axi_awaddr_mon({1'b0,slr0_M01_AXI_AWADDR}),
        .s_axi_awprot_mon(slr0_M01_AXI_AWPROT),
        .s_axi_awready(dpa_ctrl_interconnect_M06_AXI_AWREADY),
        .s_axi_awready_mon(slr0_M01_AXI_AWREADY),
        .s_axi_awvalid(dpa_ctrl_interconnect_M06_AXI_AWVALID),
        .s_axi_awvalid_mon(slr0_M01_AXI_AWVALID),
        .s_axi_bready(dpa_ctrl_interconnect_M06_AXI_BREADY),
        .s_axi_bready_mon(slr0_M01_AXI_BREADY),
        .s_axi_bresp(dpa_ctrl_interconnect_M06_AXI_BRESP),
        .s_axi_bresp_mon(slr0_M01_AXI_BRESP),
        .s_axi_bvalid(dpa_ctrl_interconnect_M06_AXI_BVALID),
        .s_axi_bvalid_mon(slr0_M01_AXI_BVALID),
        .s_axi_rdata(dpa_ctrl_interconnect_M06_AXI_RDATA),
        .s_axi_rdata_mon(slr0_M01_AXI_RDATA),
        .s_axi_rready(dpa_ctrl_interconnect_M06_AXI_RREADY),
        .s_axi_rready_mon(slr0_M01_AXI_RREADY),
        .s_axi_rresp(dpa_ctrl_interconnect_M06_AXI_RRESP),
        .s_axi_rresp_mon(slr0_M01_AXI_RRESP),
        .s_axi_rvalid(dpa_ctrl_interconnect_M06_AXI_RVALID),
        .s_axi_rvalid_mon(slr0_M01_AXI_RVALID),
        .s_axi_wdata(dpa_ctrl_interconnect_M06_AXI_WDATA),
        .s_axi_wdata_mon(slr0_M01_AXI_WDATA),
        .s_axi_wready(dpa_ctrl_interconnect_M06_AXI_WREADY),
        .s_axi_wready_mon(slr0_M01_AXI_WREADY),
        .s_axi_wstrb(dpa_ctrl_interconnect_M06_AXI_WSTRB),
        .s_axi_wstrb_mon(slr0_M01_AXI_WSTRB),
        .s_axi_wvalid(dpa_ctrl_interconnect_M06_AXI_WVALID),
        .s_axi_wvalid_mon(slr0_M01_AXI_WVALID),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_rst(slr0_peripheral_aresetn));
  (* DPA_IP = "true" *) 
  (* DPA_IP_FULLNAME = "/table_serch_1/m_axi_plram0-PLRAM[0]" *) 
  (* DPA_IP_PROPERTIES = "11" *) 
  emu_dpa_mon5_0 dpa_mon5
       (.m_axis_rd_tdata(dpa_mon5_TRACE_OUT_1_TDATA),
        .m_axis_rd_tdest(dpa_mon5_TRACE_OUT_1_TDEST),
        .m_axis_rd_tid(dpa_mon5_TRACE_OUT_1_TID),
        .m_axis_rd_tlast(dpa_mon5_TRACE_OUT_1_TLAST),
        .m_axis_rd_tready(dpa_mon5_TRACE_OUT_1_TREADY),
        .m_axis_rd_tvalid(dpa_mon5_TRACE_OUT_1_TVALID),
        .m_axis_wr_tdata(dpa_mon5_TRACE_OUT_0_TDATA),
        .m_axis_wr_tdest(dpa_mon5_TRACE_OUT_0_TDEST),
        .m_axis_wr_tid(dpa_mon5_TRACE_OUT_0_TID),
        .m_axis_wr_tlast(dpa_mon5_TRACE_OUT_0_TLAST),
        .m_axis_wr_tready(dpa_mon5_TRACE_OUT_0_TREADY),
        .m_axis_wr_tvalid(dpa_mon5_TRACE_OUT_0_TVALID),
        .mon_ARADDR(table_serch_1_m_axi_plram0_ARADDR),
        .mon_ARBURST({1'b0,1'b1}),
        .mon_ARID(1'b0),
        .mon_ARLEN(table_serch_1_m_axi_plram0_ARLEN),
        .mon_ARREADY(table_serch_1_m_axi_plram0_ARREADY),
        .mon_ARSIZE(table_serch_1_m_axi_plram0_ARSIZE),
        .mon_ARVALID(table_serch_1_m_axi_plram0_ARVALID),
        .mon_AWADDR(table_serch_1_m_axi_plram0_AWADDR),
        .mon_AWBURST({1'b0,1'b1}),
        .mon_AWID(1'b0),
        .mon_AWLEN(table_serch_1_m_axi_plram0_AWLEN),
        .mon_AWREADY(table_serch_1_m_axi_plram0_AWREADY),
        .mon_AWSIZE(table_serch_1_m_axi_plram0_AWSIZE),
        .mon_AWVALID(table_serch_1_m_axi_plram0_AWVALID),
        .mon_BID(table_serch_1_m_axi_plram0_BID),
        .mon_BREADY(table_serch_1_m_axi_plram0_BREADY),
        .mon_BRESP(table_serch_1_m_axi_plram0_BRESP),
        .mon_BVALID(table_serch_1_m_axi_plram0_BVALID),
        .mon_RDATA(table_serch_1_m_axi_plram0_RDATA),
        .mon_RID(table_serch_1_m_axi_plram0_RID),
        .mon_RLAST(table_serch_1_m_axi_plram0_RLAST),
        .mon_RREADY(table_serch_1_m_axi_plram0_RREADY),
        .mon_RRESP(table_serch_1_m_axi_plram0_RRESP),
        .mon_RVALID(table_serch_1_m_axi_plram0_RVALID),
        .mon_WDATA(table_serch_1_m_axi_plram0_WDATA),
        .mon_WLAST(table_serch_1_m_axi_plram0_WLAST),
        .mon_WREADY(table_serch_1_m_axi_plram0_WREADY),
        .mon_WSTRB(table_serch_1_m_axi_plram0_WSTRB),
        .mon_WVALID(table_serch_1_m_axi_plram0_WVALID),
        .mon_clk(slowest_sync_clk_0_1),
        .mon_resetn(slr0_peripheral_aresetn),
        .s_axi_araddr(dpa_ctrl_interconnect_M07_AXI_ARADDR),
        .s_axi_araddr_mon({1'b0,slr0_M01_AXI_ARADDR}),
        .s_axi_arprot_mon(slr0_M01_AXI_ARPROT),
        .s_axi_arready(dpa_ctrl_interconnect_M07_AXI_ARREADY),
        .s_axi_arready_mon(slr0_M01_AXI_ARREADY),
        .s_axi_arvalid(dpa_ctrl_interconnect_M07_AXI_ARVALID),
        .s_axi_arvalid_mon(slr0_M01_AXI_ARVALID),
        .s_axi_awaddr(dpa_ctrl_interconnect_M07_AXI_AWADDR),
        .s_axi_awaddr_mon({1'b0,slr0_M01_AXI_AWADDR}),
        .s_axi_awprot_mon(slr0_M01_AXI_AWPROT),
        .s_axi_awready(dpa_ctrl_interconnect_M07_AXI_AWREADY),
        .s_axi_awready_mon(slr0_M01_AXI_AWREADY),
        .s_axi_awvalid(dpa_ctrl_interconnect_M07_AXI_AWVALID),
        .s_axi_awvalid_mon(slr0_M01_AXI_AWVALID),
        .s_axi_bready(dpa_ctrl_interconnect_M07_AXI_BREADY),
        .s_axi_bready_mon(slr0_M01_AXI_BREADY),
        .s_axi_bresp(dpa_ctrl_interconnect_M07_AXI_BRESP),
        .s_axi_bresp_mon(slr0_M01_AXI_BRESP),
        .s_axi_bvalid(dpa_ctrl_interconnect_M07_AXI_BVALID),
        .s_axi_bvalid_mon(slr0_M01_AXI_BVALID),
        .s_axi_rdata(dpa_ctrl_interconnect_M07_AXI_RDATA),
        .s_axi_rdata_mon(slr0_M01_AXI_RDATA),
        .s_axi_rready(dpa_ctrl_interconnect_M07_AXI_RREADY),
        .s_axi_rready_mon(slr0_M01_AXI_RREADY),
        .s_axi_rresp(dpa_ctrl_interconnect_M07_AXI_RRESP),
        .s_axi_rresp_mon(slr0_M01_AXI_RRESP),
        .s_axi_rvalid(dpa_ctrl_interconnect_M07_AXI_RVALID),
        .s_axi_rvalid_mon(slr0_M01_AXI_RVALID),
        .s_axi_wdata(dpa_ctrl_interconnect_M07_AXI_WDATA),
        .s_axi_wdata_mon(slr0_M01_AXI_WDATA),
        .s_axi_wready(dpa_ctrl_interconnect_M07_AXI_WREADY),
        .s_axi_wready_mon(slr0_M01_AXI_WREADY),
        .s_axi_wstrb(dpa_ctrl_interconnect_M07_AXI_WSTRB),
        .s_axi_wstrb_mon(slr0_M01_AXI_WSTRB),
        .s_axi_wvalid(dpa_ctrl_interconnect_M07_AXI_WVALID),
        .s_axi_wvalid_mon(slr0_M01_AXI_WVALID),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_rst(slr0_peripheral_aresetn));
endmodule

module clk_reset_wizard_imp_1N4AMRV
   (clkwiz_kernel2_clk,
    clkwiz_kernel2_rst,
    clkwiz_kernel_clk,
    clkwiz_kernel_rst,
    ddr_default_clk,
    ddr_default_rst);
  output clkwiz_kernel2_clk;
  output clkwiz_kernel2_rst;
  output clkwiz_kernel_clk;
  output clkwiz_kernel_rst;
  output ddr_default_clk;
  output ddr_default_rst;

  wire ddr0_ui_clk_clk;
  wire ddr0_ui_clk_sync_rst;
  wire kernel2_clk_clk;
  wire kernel2_clk_sync_rst;
  wire kernel_clk_clk;
  wire kernel_clk_sync_rst;

  assign clkwiz_kernel2_clk = kernel2_clk_clk;
  assign clkwiz_kernel2_rst = kernel2_clk_sync_rst;
  assign clkwiz_kernel_clk = kernel_clk_clk;
  assign clkwiz_kernel_rst = kernel_clk_sync_rst;
  assign ddr_default_clk = ddr0_ui_clk_clk;
  assign ddr_default_rst = ddr0_ui_clk_sync_rst;
  emu_ddr0_ui_clk_0 ddr0_ui_clk
       (.clk(ddr0_ui_clk_clk),
        .sync_rst(ddr0_ui_clk_sync_rst));
  emu_kernel2_clk_0 kernel2_clk
       (.clk(kernel2_clk_clk),
        .sync_rst(kernel2_clk_sync_rst));
  emu_kernel_clk_0 kernel_clk
       (.clk(kernel_clk_clk),
        .sync_rst(kernel_clk_sync_rst));
endmodule

module embedded_schedular_imp_1KU1L3J
   (MAXI_araddr,
    MAXI_arprot,
    MAXI_arready,
    MAXI_arvalid,
    MAXI_awaddr,
    MAXI_awprot,
    MAXI_awready,
    MAXI_awvalid,
    MAXI_bready,
    MAXI_bresp,
    MAXI_bvalid,
    MAXI_rdata,
    MAXI_rready,
    MAXI_rresp,
    MAXI_rvalid,
    MAXI_wdata,
    MAXI_wready,
    MAXI_wstrb,
    MAXI_wvalid,
    SAXI_araddr,
    SAXI_arprot,
    SAXI_arready,
    SAXI_arvalid,
    SAXI_awaddr,
    SAXI_awprot,
    SAXI_awready,
    SAXI_awvalid,
    SAXI_bready,
    SAXI_bresp,
    SAXI_bvalid,
    SAXI_rdata,
    SAXI_rready,
    SAXI_rresp,
    SAXI_rvalid,
    SAXI_wdata,
    SAXI_wready,
    SAXI_wstrb,
    SAXI_wvalid,
    clk,
    host_araddr,
    host_arprot,
    host_arready,
    host_arvalid,
    host_awaddr,
    host_awprot,
    host_awready,
    host_awvalid,
    host_bready,
    host_bresp,
    host_bvalid,
    host_rdata,
    host_rready,
    host_rresp,
    host_rvalid,
    host_wdata,
    host_wready,
    host_wstrb,
    host_wvalid,
    irq_cu,
    m_axi_CQDma_araddr,
    m_axi_CQDma_arburst,
    m_axi_CQDma_arcache,
    m_axi_CQDma_arlen,
    m_axi_CQDma_arlock,
    m_axi_CQDma_arprot,
    m_axi_CQDma_arqos,
    m_axi_CQDma_arready,
    m_axi_CQDma_arregion,
    m_axi_CQDma_arsize,
    m_axi_CQDma_arvalid,
    m_axi_CQDma_awaddr,
    m_axi_CQDma_awburst,
    m_axi_CQDma_awcache,
    m_axi_CQDma_awlen,
    m_axi_CQDma_awlock,
    m_axi_CQDma_awprot,
    m_axi_CQDma_awqos,
    m_axi_CQDma_awready,
    m_axi_CQDma_awregion,
    m_axi_CQDma_awsize,
    m_axi_CQDma_awvalid,
    m_axi_CQDma_bready,
    m_axi_CQDma_bresp,
    m_axi_CQDma_bvalid,
    m_axi_CQDma_rdata,
    m_axi_CQDma_rlast,
    m_axi_CQDma_rready,
    m_axi_CQDma_rresp,
    m_axi_CQDma_rvalid,
    m_axi_CQDma_wdata,
    m_axi_CQDma_wlast,
    m_axi_CQDma_wready,
    m_axi_CQDma_wstrb,
    m_axi_CQDma_wvalid,
    m_axi_CUDma_0_araddr,
    m_axi_CUDma_0_arburst,
    m_axi_CUDma_0_arcache,
    m_axi_CUDma_0_arlen,
    m_axi_CUDma_0_arlock,
    m_axi_CUDma_0_arprot,
    m_axi_CUDma_0_arqos,
    m_axi_CUDma_0_arready,
    m_axi_CUDma_0_arsize,
    m_axi_CUDma_0_arvalid,
    m_axi_CUDma_0_awaddr,
    m_axi_CUDma_0_awburst,
    m_axi_CUDma_0_awcache,
    m_axi_CUDma_0_awlen,
    m_axi_CUDma_0_awlock,
    m_axi_CUDma_0_awprot,
    m_axi_CUDma_0_awqos,
    m_axi_CUDma_0_awready,
    m_axi_CUDma_0_awsize,
    m_axi_CUDma_0_awvalid,
    m_axi_CUDma_0_bready,
    m_axi_CUDma_0_bresp,
    m_axi_CUDma_0_bvalid,
    m_axi_CUDma_0_rdata,
    m_axi_CUDma_0_rlast,
    m_axi_CUDma_0_rready,
    m_axi_CUDma_0_rresp,
    m_axi_CUDma_0_rvalid,
    m_axi_CUDma_0_wdata,
    m_axi_CUDma_0_wlast,
    m_axi_CUDma_0_wready,
    m_axi_CUDma_0_wstrb,
    m_axi_CUDma_0_wvalid,
    m_axi_a_araddr,
    m_axi_a_arburst,
    m_axi_a_arcache,
    m_axi_a_arlen,
    m_axi_a_arlock,
    m_axi_a_arprot,
    m_axi_a_arqos,
    m_axi_a_arready,
    m_axi_a_arsize,
    m_axi_a_arvalid,
    m_axi_a_awaddr,
    m_axi_a_awburst,
    m_axi_a_awcache,
    m_axi_a_awlen,
    m_axi_a_awlock,
    m_axi_a_awprot,
    m_axi_a_awqos,
    m_axi_a_awready,
    m_axi_a_awsize,
    m_axi_a_awvalid,
    m_axi_a_bready,
    m_axi_a_bresp,
    m_axi_a_bvalid,
    m_axi_a_rdata,
    m_axi_a_rlast,
    m_axi_a_rready,
    m_axi_a_rresp,
    m_axi_a_rvalid,
    m_axi_a_wdata,
    m_axi_a_wlast,
    m_axi_a_wready,
    m_axi_a_wstrb,
    m_axi_a_wvalid,
    reset_n,
    s_axi_0_araddr,
    s_axi_0_arready,
    s_axi_0_arvalid,
    s_axi_0_awaddr,
    s_axi_0_awready,
    s_axi_0_awvalid,
    s_axi_0_bready,
    s_axi_0_bresp,
    s_axi_0_bvalid,
    s_axi_0_rdata,
    s_axi_0_rready,
    s_axi_0_rresp,
    s_axi_0_rvalid,
    s_axi_0_wdata,
    s_axi_0_wready,
    s_axi_0_wstrb,
    s_axi_0_wvalid);
  output [63:0]MAXI_araddr;
  output [2:0]MAXI_arprot;
  input MAXI_arready;
  output MAXI_arvalid;
  output [63:0]MAXI_awaddr;
  output [2:0]MAXI_awprot;
  input MAXI_awready;
  output MAXI_awvalid;
  output MAXI_bready;
  input [1:0]MAXI_bresp;
  input MAXI_bvalid;
  input [31:0]MAXI_rdata;
  output MAXI_rready;
  input [1:0]MAXI_rresp;
  input MAXI_rvalid;
  output [31:0]MAXI_wdata;
  input MAXI_wready;
  output [3:0]MAXI_wstrb;
  output MAXI_wvalid;
  input [63:0]SAXI_araddr;
  input [2:0]SAXI_arprot;
  output [0:0]SAXI_arready;
  input [0:0]SAXI_arvalid;
  input [63:0]SAXI_awaddr;
  input [2:0]SAXI_awprot;
  output [0:0]SAXI_awready;
  input [0:0]SAXI_awvalid;
  input [0:0]SAXI_bready;
  output [1:0]SAXI_bresp;
  output [0:0]SAXI_bvalid;
  output [31:0]SAXI_rdata;
  input [0:0]SAXI_rready;
  output [1:0]SAXI_rresp;
  output [0:0]SAXI_rvalid;
  input [31:0]SAXI_wdata;
  output [0:0]SAXI_wready;
  input [3:0]SAXI_wstrb;
  input [0:0]SAXI_wvalid;
  input clk;
  input [63:0]host_araddr;
  input [2:0]host_arprot;
  output [0:0]host_arready;
  input [0:0]host_arvalid;
  input [63:0]host_awaddr;
  input [2:0]host_awprot;
  output [0:0]host_awready;
  input [0:0]host_awvalid;
  input [0:0]host_bready;
  output [1:0]host_bresp;
  output [0:0]host_bvalid;
  output [31:0]host_rdata;
  input [0:0]host_rready;
  output [1:0]host_rresp;
  output [0:0]host_rvalid;
  input [31:0]host_wdata;
  output [0:0]host_wready;
  input [3:0]host_wstrb;
  input [0:0]host_wvalid;
  input [127:0]irq_cu;
  output [31:0]m_axi_CQDma_araddr;
  output [1:0]m_axi_CQDma_arburst;
  output [3:0]m_axi_CQDma_arcache;
  output [7:0]m_axi_CQDma_arlen;
  output [1:0]m_axi_CQDma_arlock;
  output [2:0]m_axi_CQDma_arprot;
  output [3:0]m_axi_CQDma_arqos;
  input m_axi_CQDma_arready;
  output [3:0]m_axi_CQDma_arregion;
  output [2:0]m_axi_CQDma_arsize;
  output m_axi_CQDma_arvalid;
  output [31:0]m_axi_CQDma_awaddr;
  output [1:0]m_axi_CQDma_awburst;
  output [3:0]m_axi_CQDma_awcache;
  output [7:0]m_axi_CQDma_awlen;
  output [1:0]m_axi_CQDma_awlock;
  output [2:0]m_axi_CQDma_awprot;
  output [3:0]m_axi_CQDma_awqos;
  input m_axi_CQDma_awready;
  output [3:0]m_axi_CQDma_awregion;
  output [2:0]m_axi_CQDma_awsize;
  output m_axi_CQDma_awvalid;
  output m_axi_CQDma_bready;
  input [1:0]m_axi_CQDma_bresp;
  input m_axi_CQDma_bvalid;
  input [31:0]m_axi_CQDma_rdata;
  input m_axi_CQDma_rlast;
  output m_axi_CQDma_rready;
  input [1:0]m_axi_CQDma_rresp;
  input m_axi_CQDma_rvalid;
  output [31:0]m_axi_CQDma_wdata;
  output m_axi_CQDma_wlast;
  input m_axi_CQDma_wready;
  output [3:0]m_axi_CQDma_wstrb;
  output m_axi_CQDma_wvalid;
  output [31:0]m_axi_CUDma_0_araddr;
  output [1:0]m_axi_CUDma_0_arburst;
  output [3:0]m_axi_CUDma_0_arcache;
  output [7:0]m_axi_CUDma_0_arlen;
  output [1:0]m_axi_CUDma_0_arlock;
  output [2:0]m_axi_CUDma_0_arprot;
  output [3:0]m_axi_CUDma_0_arqos;
  input [0:0]m_axi_CUDma_0_arready;
  output [2:0]m_axi_CUDma_0_arsize;
  output [0:0]m_axi_CUDma_0_arvalid;
  output [31:0]m_axi_CUDma_0_awaddr;
  output [1:0]m_axi_CUDma_0_awburst;
  output [3:0]m_axi_CUDma_0_awcache;
  output [7:0]m_axi_CUDma_0_awlen;
  output [1:0]m_axi_CUDma_0_awlock;
  output [2:0]m_axi_CUDma_0_awprot;
  output [3:0]m_axi_CUDma_0_awqos;
  input [0:0]m_axi_CUDma_0_awready;
  output [2:0]m_axi_CUDma_0_awsize;
  output [0:0]m_axi_CUDma_0_awvalid;
  output [0:0]m_axi_CUDma_0_bready;
  input [1:0]m_axi_CUDma_0_bresp;
  input [0:0]m_axi_CUDma_0_bvalid;
  input [31:0]m_axi_CUDma_0_rdata;
  input [0:0]m_axi_CUDma_0_rlast;
  output [0:0]m_axi_CUDma_0_rready;
  input [1:0]m_axi_CUDma_0_rresp;
  input [0:0]m_axi_CUDma_0_rvalid;
  output [31:0]m_axi_CUDma_0_wdata;
  output [0:0]m_axi_CUDma_0_wlast;
  input [0:0]m_axi_CUDma_0_wready;
  output [3:0]m_axi_CUDma_0_wstrb;
  output [0:0]m_axi_CUDma_0_wvalid;
  output [31:0]m_axi_a_araddr;
  output [1:0]m_axi_a_arburst;
  output [3:0]m_axi_a_arcache;
  output [7:0]m_axi_a_arlen;
  output [1:0]m_axi_a_arlock;
  output [2:0]m_axi_a_arprot;
  output [3:0]m_axi_a_arqos;
  input [0:0]m_axi_a_arready;
  output [2:0]m_axi_a_arsize;
  output [0:0]m_axi_a_arvalid;
  output [31:0]m_axi_a_awaddr;
  output [1:0]m_axi_a_awburst;
  output [3:0]m_axi_a_awcache;
  output [7:0]m_axi_a_awlen;
  output [1:0]m_axi_a_awlock;
  output [2:0]m_axi_a_awprot;
  output [3:0]m_axi_a_awqos;
  input [0:0]m_axi_a_awready;
  output [2:0]m_axi_a_awsize;
  output [0:0]m_axi_a_awvalid;
  output [0:0]m_axi_a_bready;
  input [1:0]m_axi_a_bresp;
  input [0:0]m_axi_a_bvalid;
  input [31:0]m_axi_a_rdata;
  input [0:0]m_axi_a_rlast;
  output [0:0]m_axi_a_rready;
  input [1:0]m_axi_a_rresp;
  input [0:0]m_axi_a_rvalid;
  output [31:0]m_axi_a_wdata;
  output [0:0]m_axi_a_wlast;
  input [0:0]m_axi_a_wready;
  output [3:0]m_axi_a_wstrb;
  output [0:0]m_axi_a_wvalid;
  input reset_n;
  input [63:0]s_axi_0_araddr;
  output [0:0]s_axi_0_arready;
  input [0:0]s_axi_0_arvalid;
  input [63:0]s_axi_0_awaddr;
  output [0:0]s_axi_0_awready;
  input [0:0]s_axi_0_awvalid;
  input [0:0]s_axi_0_bready;
  output [1:0]s_axi_0_bresp;
  output [0:0]s_axi_0_bvalid;
  output [31:0]s_axi_0_rdata;
  input [0:0]s_axi_0_rready;
  output [1:0]s_axi_0_rresp;
  output [0:0]s_axi_0_rvalid;
  input [31:0]s_axi_0_wdata;
  output [0:0]s_axi_0_wready;
  input [3:0]s_axi_0_wstrb;
  input [0:0]s_axi_0_wvalid;

  wire [31:0]Conn1_ARADDR;
  wire [1:0]Conn1_ARBURST;
  wire [3:0]Conn1_ARCACHE;
  wire [7:0]Conn1_ARLEN;
  wire [1:0]Conn1_ARLOCK;
  wire [2:0]Conn1_ARPROT;
  wire [3:0]Conn1_ARQOS;
  wire [0:0]Conn1_ARREADY;
  wire [2:0]Conn1_ARSIZE;
  wire Conn1_ARVALID;
  wire [31:0]Conn1_AWADDR;
  wire [1:0]Conn1_AWBURST;
  wire [3:0]Conn1_AWCACHE;
  wire [7:0]Conn1_AWLEN;
  wire [1:0]Conn1_AWLOCK;
  wire [2:0]Conn1_AWPROT;
  wire [3:0]Conn1_AWQOS;
  wire [0:0]Conn1_AWREADY;
  wire [2:0]Conn1_AWSIZE;
  wire Conn1_AWVALID;
  wire Conn1_BREADY;
  wire [1:0]Conn1_BRESP;
  wire [0:0]Conn1_BVALID;
  wire [31:0]Conn1_RDATA;
  wire [0:0]Conn1_RLAST;
  wire Conn1_RREADY;
  wire [1:0]Conn1_RRESP;
  wire [0:0]Conn1_RVALID;
  wire [31:0]Conn1_WDATA;
  wire Conn1_WLAST;
  wire [0:0]Conn1_WREADY;
  wire [3:0]Conn1_WSTRB;
  wire Conn1_WVALID;
  wire [63:0]Conn2_ARADDR;
  wire Conn2_ARREADY;
  wire [0:0]Conn2_ARVALID;
  wire [63:0]Conn2_AWADDR;
  wire Conn2_AWREADY;
  wire [0:0]Conn2_AWVALID;
  wire [0:0]Conn2_BREADY;
  wire [1:0]Conn2_BRESP;
  wire Conn2_BVALID;
  wire [31:0]Conn2_RDATA;
  wire [0:0]Conn2_RREADY;
  wire [1:0]Conn2_RRESP;
  wire Conn2_RVALID;
  wire [31:0]Conn2_WDATA;
  wire Conn2_WREADY;
  wire [3:0]Conn2_WSTRB;
  wire [0:0]Conn2_WVALID;
  wire CuDmaController_0_ap_done;
  wire [31:0]S01_AXI_1_ARADDR;
  wire [1:0]S01_AXI_1_ARBURST;
  wire [3:0]S01_AXI_1_ARCACHE;
  wire [7:0]S01_AXI_1_ARLEN;
  wire [1:0]S01_AXI_1_ARLOCK;
  wire [2:0]S01_AXI_1_ARPROT;
  wire [3:0]S01_AXI_1_ARQOS;
  wire S01_AXI_1_ARREADY;
  wire [3:0]S01_AXI_1_ARREGION;
  wire [2:0]S01_AXI_1_ARSIZE;
  wire S01_AXI_1_ARVALID;
  wire [31:0]S01_AXI_1_AWADDR;
  wire [1:0]S01_AXI_1_AWBURST;
  wire [3:0]S01_AXI_1_AWCACHE;
  wire [7:0]S01_AXI_1_AWLEN;
  wire [1:0]S01_AXI_1_AWLOCK;
  wire [2:0]S01_AXI_1_AWPROT;
  wire [3:0]S01_AXI_1_AWQOS;
  wire S01_AXI_1_AWREADY;
  wire [3:0]S01_AXI_1_AWREGION;
  wire [2:0]S01_AXI_1_AWSIZE;
  wire S01_AXI_1_AWVALID;
  wire S01_AXI_1_BREADY;
  wire [1:0]S01_AXI_1_BRESP;
  wire S01_AXI_1_BVALID;
  wire [31:0]S01_AXI_1_RDATA;
  wire S01_AXI_1_RLAST;
  wire S01_AXI_1_RREADY;
  wire [1:0]S01_AXI_1_RRESP;
  wire S01_AXI_1_RVALID;
  wire [31:0]S01_AXI_1_WDATA;
  wire S01_AXI_1_WLAST;
  wire S01_AXI_1_WREADY;
  wire [3:0]S01_AXI_1_WSTRB;
  wire S01_AXI_1_WVALID;
  wire [63:0]SAXI_1_ARADDR;
  wire [2:0]SAXI_1_ARPROT;
  wire SAXI_1_ARREADY;
  wire [0:0]SAXI_1_ARVALID;
  wire [63:0]SAXI_1_AWADDR;
  wire [2:0]SAXI_1_AWPROT;
  wire SAXI_1_AWREADY;
  wire [0:0]SAXI_1_AWVALID;
  wire [0:0]SAXI_1_BREADY;
  wire [1:0]SAXI_1_BRESP;
  wire SAXI_1_BVALID;
  wire [31:0]SAXI_1_RDATA;
  wire [0:0]SAXI_1_RREADY;
  wire [1:0]SAXI_1_RRESP;
  wire SAXI_1_RVALID;
  wire [31:0]SAXI_1_WDATA;
  wire SAXI_1_WREADY;
  wire [3:0]SAXI_1_WSTRB;
  wire [0:0]SAXI_1_WVALID;
  wire axi_intc_0_irq;
  wire [63:0]axi_interconnect_0_M00_AXI_ARADDR;
  wire [2:0]axi_interconnect_0_M00_AXI_ARPROT;
  wire axi_interconnect_0_M00_AXI_ARREADY;
  wire [0:0]axi_interconnect_0_M00_AXI_ARVALID;
  wire [63:0]axi_interconnect_0_M00_AXI_AWADDR;
  wire [2:0]axi_interconnect_0_M00_AXI_AWPROT;
  wire axi_interconnect_0_M00_AXI_AWREADY;
  wire [0:0]axi_interconnect_0_M00_AXI_AWVALID;
  wire [0:0]axi_interconnect_0_M00_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_BRESP;
  wire axi_interconnect_0_M00_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M00_AXI_RDATA;
  wire [0:0]axi_interconnect_0_M00_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_RRESP;
  wire axi_interconnect_0_M00_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M00_AXI_WDATA;
  wire axi_interconnect_0_M00_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M00_AXI_WSTRB;
  wire [0:0]axi_interconnect_0_M00_AXI_WVALID;
  wire cuisr_0_ap_done;
  wire [31:0]cuisr_0_m_axi_a_ARADDR;
  wire [1:0]cuisr_0_m_axi_a_ARBURST;
  wire [3:0]cuisr_0_m_axi_a_ARCACHE;
  wire [7:0]cuisr_0_m_axi_a_ARLEN;
  wire [1:0]cuisr_0_m_axi_a_ARLOCK;
  wire [2:0]cuisr_0_m_axi_a_ARPROT;
  wire [3:0]cuisr_0_m_axi_a_ARQOS;
  wire [0:0]cuisr_0_m_axi_a_ARREADY;
  wire [2:0]cuisr_0_m_axi_a_ARSIZE;
  wire cuisr_0_m_axi_a_ARVALID;
  wire [31:0]cuisr_0_m_axi_a_AWADDR;
  wire [1:0]cuisr_0_m_axi_a_AWBURST;
  wire [3:0]cuisr_0_m_axi_a_AWCACHE;
  wire [7:0]cuisr_0_m_axi_a_AWLEN;
  wire [1:0]cuisr_0_m_axi_a_AWLOCK;
  wire [2:0]cuisr_0_m_axi_a_AWPROT;
  wire [3:0]cuisr_0_m_axi_a_AWQOS;
  wire [0:0]cuisr_0_m_axi_a_AWREADY;
  wire [2:0]cuisr_0_m_axi_a_AWSIZE;
  wire cuisr_0_m_axi_a_AWVALID;
  wire cuisr_0_m_axi_a_BREADY;
  wire [1:0]cuisr_0_m_axi_a_BRESP;
  wire [0:0]cuisr_0_m_axi_a_BVALID;
  wire [31:0]cuisr_0_m_axi_a_RDATA;
  wire [0:0]cuisr_0_m_axi_a_RLAST;
  wire cuisr_0_m_axi_a_RREADY;
  wire [1:0]cuisr_0_m_axi_a_RRESP;
  wire [0:0]cuisr_0_m_axi_a_RVALID;
  wire [31:0]cuisr_0_m_axi_a_WDATA;
  wire cuisr_0_m_axi_a_WLAST;
  wire [0:0]cuisr_0_m_axi_a_WREADY;
  wire [3:0]cuisr_0_m_axi_a_WSTRB;
  wire cuisr_0_m_axi_a_WVALID;
  wire dma_pcie_aclk_clk;
  wire dma_pcie_aclk_sync_rst;
  wire [31:0]embedded_scheduler_hw_0_CqBaseAddress;
  wire [127:0]embedded_scheduler_hw_0_CqDmaQueue_reg;
  wire [31:0]embedded_scheduler_hw_0_CuBaseAddress;
  wire [5:0]embedded_scheduler_hw_0_CuOffset;
  wire [7:0]embedded_scheduler_hw_0_NoofSlots;
  wire [12:0]embedded_scheduler_hw_0_SlotSize;
  wire [31:0]embedded_scheduler_hw_0_ap_offset_cuisr;
  wire embedded_scheduler_hw_0_ap_start_cudma;
  wire embedded_scheduler_hw_0_ap_start_cuisr;
  wire embedded_scheduler_hw_0_irq_cu_completion;
  wire embedded_scheduler_hw_0_irq_slotavailable;
  wire [127:0]irq_cu_1;
  wire [63:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_ARADDR;
  wire [2:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_ARPROT;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_ARREADY;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_ARVALID;
  wire [63:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_AWADDR;
  wire [2:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_AWPROT;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_AWREADY;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_AWVALID;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_BREADY;
  wire [1:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_BRESP;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_BVALID;
  wire [31:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_RDATA;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_RREADY;
  wire [1:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_RRESP;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_RVALID;
  wire [31:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_WDATA;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_WREADY;
  wire [3:0]sim_embedded_scheduler_sw_0_maxi_lite_mb_WSTRB;
  wire sim_embedded_scheduler_sw_0_maxi_lite_mb_WVALID;
  wire [1:0]xlconcat_0_dout;
  wire [15:0]xlconstant_0_dout;

  assign Conn1_ARREADY = m_axi_CUDma_0_arready[0];
  assign Conn1_AWREADY = m_axi_CUDma_0_awready[0];
  assign Conn1_BRESP = m_axi_CUDma_0_bresp[1:0];
  assign Conn1_BVALID = m_axi_CUDma_0_bvalid[0];
  assign Conn1_RDATA = m_axi_CUDma_0_rdata[31:0];
  assign Conn1_RLAST = m_axi_CUDma_0_rlast[0];
  assign Conn1_RRESP = m_axi_CUDma_0_rresp[1:0];
  assign Conn1_RVALID = m_axi_CUDma_0_rvalid[0];
  assign Conn1_WREADY = m_axi_CUDma_0_wready[0];
  assign Conn2_ARADDR = s_axi_0_araddr[63:0];
  assign Conn2_ARVALID = s_axi_0_arvalid[0];
  assign Conn2_AWADDR = s_axi_0_awaddr[63:0];
  assign Conn2_AWVALID = s_axi_0_awvalid[0];
  assign Conn2_BREADY = s_axi_0_bready[0];
  assign Conn2_RREADY = s_axi_0_rready[0];
  assign Conn2_WDATA = s_axi_0_wdata[31:0];
  assign Conn2_WSTRB = s_axi_0_wstrb[3:0];
  assign Conn2_WVALID = s_axi_0_wvalid[0];
  assign MAXI_araddr[63:0] = sim_embedded_scheduler_sw_0_maxi_lite_mb_ARADDR;
  assign MAXI_arprot[2:0] = sim_embedded_scheduler_sw_0_maxi_lite_mb_ARPROT;
  assign MAXI_arvalid = sim_embedded_scheduler_sw_0_maxi_lite_mb_ARVALID;
  assign MAXI_awaddr[63:0] = sim_embedded_scheduler_sw_0_maxi_lite_mb_AWADDR;
  assign MAXI_awprot[2:0] = sim_embedded_scheduler_sw_0_maxi_lite_mb_AWPROT;
  assign MAXI_awvalid = sim_embedded_scheduler_sw_0_maxi_lite_mb_AWVALID;
  assign MAXI_bready = sim_embedded_scheduler_sw_0_maxi_lite_mb_BREADY;
  assign MAXI_rready = sim_embedded_scheduler_sw_0_maxi_lite_mb_RREADY;
  assign MAXI_wdata[31:0] = sim_embedded_scheduler_sw_0_maxi_lite_mb_WDATA;
  assign MAXI_wstrb[3:0] = sim_embedded_scheduler_sw_0_maxi_lite_mb_WSTRB;
  assign MAXI_wvalid = sim_embedded_scheduler_sw_0_maxi_lite_mb_WVALID;
  assign S01_AXI_1_ARREADY = m_axi_CQDma_arready;
  assign S01_AXI_1_AWREADY = m_axi_CQDma_awready;
  assign S01_AXI_1_BRESP = m_axi_CQDma_bresp[1:0];
  assign S01_AXI_1_BVALID = m_axi_CQDma_bvalid;
  assign S01_AXI_1_RDATA = m_axi_CQDma_rdata[31:0];
  assign S01_AXI_1_RLAST = m_axi_CQDma_rlast;
  assign S01_AXI_1_RRESP = m_axi_CQDma_rresp[1:0];
  assign S01_AXI_1_RVALID = m_axi_CQDma_rvalid;
  assign S01_AXI_1_WREADY = m_axi_CQDma_wready;
  assign SAXI_1_ARADDR = SAXI_araddr[63:0];
  assign SAXI_1_ARPROT = SAXI_arprot[2:0];
  assign SAXI_1_ARVALID = SAXI_arvalid[0];
  assign SAXI_1_AWADDR = SAXI_awaddr[63:0];
  assign SAXI_1_AWPROT = SAXI_awprot[2:0];
  assign SAXI_1_AWVALID = SAXI_awvalid[0];
  assign SAXI_1_BREADY = SAXI_bready[0];
  assign SAXI_1_RREADY = SAXI_rready[0];
  assign SAXI_1_WDATA = SAXI_wdata[31:0];
  assign SAXI_1_WSTRB = SAXI_wstrb[3:0];
  assign SAXI_1_WVALID = SAXI_wvalid[0];
  assign SAXI_arready[0] = SAXI_1_ARREADY;
  assign SAXI_awready[0] = SAXI_1_AWREADY;
  assign SAXI_bresp[1:0] = SAXI_1_BRESP;
  assign SAXI_bvalid[0] = SAXI_1_BVALID;
  assign SAXI_rdata[31:0] = SAXI_1_RDATA;
  assign SAXI_rresp[1:0] = SAXI_1_RRESP;
  assign SAXI_rvalid[0] = SAXI_1_RVALID;
  assign SAXI_wready[0] = SAXI_1_WREADY;
  assign axi_interconnect_0_M00_AXI_ARADDR = host_araddr[63:0];
  assign axi_interconnect_0_M00_AXI_ARPROT = host_arprot[2:0];
  assign axi_interconnect_0_M00_AXI_ARVALID = host_arvalid[0];
  assign axi_interconnect_0_M00_AXI_AWADDR = host_awaddr[63:0];
  assign axi_interconnect_0_M00_AXI_AWPROT = host_awprot[2:0];
  assign axi_interconnect_0_M00_AXI_AWVALID = host_awvalid[0];
  assign axi_interconnect_0_M00_AXI_BREADY = host_bready[0];
  assign axi_interconnect_0_M00_AXI_RREADY = host_rready[0];
  assign axi_interconnect_0_M00_AXI_WDATA = host_wdata[31:0];
  assign axi_interconnect_0_M00_AXI_WSTRB = host_wstrb[3:0];
  assign axi_interconnect_0_M00_AXI_WVALID = host_wvalid[0];
  assign cuisr_0_m_axi_a_ARREADY = m_axi_a_arready[0];
  assign cuisr_0_m_axi_a_AWREADY = m_axi_a_awready[0];
  assign cuisr_0_m_axi_a_BRESP = m_axi_a_bresp[1:0];
  assign cuisr_0_m_axi_a_BVALID = m_axi_a_bvalid[0];
  assign cuisr_0_m_axi_a_RDATA = m_axi_a_rdata[31:0];
  assign cuisr_0_m_axi_a_RLAST = m_axi_a_rlast[0];
  assign cuisr_0_m_axi_a_RRESP = m_axi_a_rresp[1:0];
  assign cuisr_0_m_axi_a_RVALID = m_axi_a_rvalid[0];
  assign cuisr_0_m_axi_a_WREADY = m_axi_a_wready[0];
  assign dma_pcie_aclk_clk = clk;
  assign dma_pcie_aclk_sync_rst = reset_n;
  assign host_arready[0] = axi_interconnect_0_M00_AXI_ARREADY;
  assign host_awready[0] = axi_interconnect_0_M00_AXI_AWREADY;
  assign host_bresp[1:0] = axi_interconnect_0_M00_AXI_BRESP;
  assign host_bvalid[0] = axi_interconnect_0_M00_AXI_BVALID;
  assign host_rdata[31:0] = axi_interconnect_0_M00_AXI_RDATA;
  assign host_rresp[1:0] = axi_interconnect_0_M00_AXI_RRESP;
  assign host_rvalid[0] = axi_interconnect_0_M00_AXI_RVALID;
  assign host_wready[0] = axi_interconnect_0_M00_AXI_WREADY;
  assign irq_cu_1 = irq_cu[127:0];
  assign m_axi_CQDma_araddr[31:0] = S01_AXI_1_ARADDR;
  assign m_axi_CQDma_arburst[1:0] = S01_AXI_1_ARBURST;
  assign m_axi_CQDma_arcache[3:0] = S01_AXI_1_ARCACHE;
  assign m_axi_CQDma_arlen[7:0] = S01_AXI_1_ARLEN;
  assign m_axi_CQDma_arlock[1:0] = S01_AXI_1_ARLOCK;
  assign m_axi_CQDma_arprot[2:0] = S01_AXI_1_ARPROT;
  assign m_axi_CQDma_arqos[3:0] = S01_AXI_1_ARQOS;
  assign m_axi_CQDma_arregion[3:0] = S01_AXI_1_ARREGION;
  assign m_axi_CQDma_arsize[2:0] = S01_AXI_1_ARSIZE;
  assign m_axi_CQDma_arvalid = S01_AXI_1_ARVALID;
  assign m_axi_CQDma_awaddr[31:0] = S01_AXI_1_AWADDR;
  assign m_axi_CQDma_awburst[1:0] = S01_AXI_1_AWBURST;
  assign m_axi_CQDma_awcache[3:0] = S01_AXI_1_AWCACHE;
  assign m_axi_CQDma_awlen[7:0] = S01_AXI_1_AWLEN;
  assign m_axi_CQDma_awlock[1:0] = S01_AXI_1_AWLOCK;
  assign m_axi_CQDma_awprot[2:0] = S01_AXI_1_AWPROT;
  assign m_axi_CQDma_awqos[3:0] = S01_AXI_1_AWQOS;
  assign m_axi_CQDma_awregion[3:0] = S01_AXI_1_AWREGION;
  assign m_axi_CQDma_awsize[2:0] = S01_AXI_1_AWSIZE;
  assign m_axi_CQDma_awvalid = S01_AXI_1_AWVALID;
  assign m_axi_CQDma_bready = S01_AXI_1_BREADY;
  assign m_axi_CQDma_rready = S01_AXI_1_RREADY;
  assign m_axi_CQDma_wdata[31:0] = S01_AXI_1_WDATA;
  assign m_axi_CQDma_wlast = S01_AXI_1_WLAST;
  assign m_axi_CQDma_wstrb[3:0] = S01_AXI_1_WSTRB;
  assign m_axi_CQDma_wvalid = S01_AXI_1_WVALID;
  assign m_axi_CUDma_0_araddr[31:0] = Conn1_ARADDR;
  assign m_axi_CUDma_0_arburst[1:0] = Conn1_ARBURST;
  assign m_axi_CUDma_0_arcache[3:0] = Conn1_ARCACHE;
  assign m_axi_CUDma_0_arlen[7:0] = Conn1_ARLEN;
  assign m_axi_CUDma_0_arlock[1:0] = Conn1_ARLOCK;
  assign m_axi_CUDma_0_arprot[2:0] = Conn1_ARPROT;
  assign m_axi_CUDma_0_arqos[3:0] = Conn1_ARQOS;
  assign m_axi_CUDma_0_arsize[2:0] = Conn1_ARSIZE;
  assign m_axi_CUDma_0_arvalid[0] = Conn1_ARVALID;
  assign m_axi_CUDma_0_awaddr[31:0] = Conn1_AWADDR;
  assign m_axi_CUDma_0_awburst[1:0] = Conn1_AWBURST;
  assign m_axi_CUDma_0_awcache[3:0] = Conn1_AWCACHE;
  assign m_axi_CUDma_0_awlen[7:0] = Conn1_AWLEN;
  assign m_axi_CUDma_0_awlock[1:0] = Conn1_AWLOCK;
  assign m_axi_CUDma_0_awprot[2:0] = Conn1_AWPROT;
  assign m_axi_CUDma_0_awqos[3:0] = Conn1_AWQOS;
  assign m_axi_CUDma_0_awsize[2:0] = Conn1_AWSIZE;
  assign m_axi_CUDma_0_awvalid[0] = Conn1_AWVALID;
  assign m_axi_CUDma_0_bready[0] = Conn1_BREADY;
  assign m_axi_CUDma_0_rready[0] = Conn1_RREADY;
  assign m_axi_CUDma_0_wdata[31:0] = Conn1_WDATA;
  assign m_axi_CUDma_0_wlast[0] = Conn1_WLAST;
  assign m_axi_CUDma_0_wstrb[3:0] = Conn1_WSTRB;
  assign m_axi_CUDma_0_wvalid[0] = Conn1_WVALID;
  assign m_axi_a_araddr[31:0] = cuisr_0_m_axi_a_ARADDR;
  assign m_axi_a_arburst[1:0] = cuisr_0_m_axi_a_ARBURST;
  assign m_axi_a_arcache[3:0] = cuisr_0_m_axi_a_ARCACHE;
  assign m_axi_a_arlen[7:0] = cuisr_0_m_axi_a_ARLEN;
  assign m_axi_a_arlock[1:0] = cuisr_0_m_axi_a_ARLOCK;
  assign m_axi_a_arprot[2:0] = cuisr_0_m_axi_a_ARPROT;
  assign m_axi_a_arqos[3:0] = cuisr_0_m_axi_a_ARQOS;
  assign m_axi_a_arsize[2:0] = cuisr_0_m_axi_a_ARSIZE;
  assign m_axi_a_arvalid[0] = cuisr_0_m_axi_a_ARVALID;
  assign m_axi_a_awaddr[31:0] = cuisr_0_m_axi_a_AWADDR;
  assign m_axi_a_awburst[1:0] = cuisr_0_m_axi_a_AWBURST;
  assign m_axi_a_awcache[3:0] = cuisr_0_m_axi_a_AWCACHE;
  assign m_axi_a_awlen[7:0] = cuisr_0_m_axi_a_AWLEN;
  assign m_axi_a_awlock[1:0] = cuisr_0_m_axi_a_AWLOCK;
  assign m_axi_a_awprot[2:0] = cuisr_0_m_axi_a_AWPROT;
  assign m_axi_a_awqos[3:0] = cuisr_0_m_axi_a_AWQOS;
  assign m_axi_a_awsize[2:0] = cuisr_0_m_axi_a_AWSIZE;
  assign m_axi_a_awvalid[0] = cuisr_0_m_axi_a_AWVALID;
  assign m_axi_a_bready[0] = cuisr_0_m_axi_a_BREADY;
  assign m_axi_a_rready[0] = cuisr_0_m_axi_a_RREADY;
  assign m_axi_a_wdata[31:0] = cuisr_0_m_axi_a_WDATA;
  assign m_axi_a_wlast[0] = cuisr_0_m_axi_a_WLAST;
  assign m_axi_a_wstrb[3:0] = cuisr_0_m_axi_a_WSTRB;
  assign m_axi_a_wvalid[0] = cuisr_0_m_axi_a_WVALID;
  assign s_axi_0_arready[0] = Conn2_ARREADY;
  assign s_axi_0_awready[0] = Conn2_AWREADY;
  assign s_axi_0_bresp[1:0] = Conn2_BRESP;
  assign s_axi_0_bvalid[0] = Conn2_BVALID;
  assign s_axi_0_rdata[31:0] = Conn2_RDATA;
  assign s_axi_0_rresp[1:0] = Conn2_RRESP;
  assign s_axi_0_rvalid[0] = Conn2_RVALID;
  assign s_axi_0_wready[0] = Conn2_WREADY;
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_ARREADY = MAXI_arready;
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_AWREADY = MAXI_awready;
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_BRESP = MAXI_bresp[1:0];
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_BVALID = MAXI_bvalid;
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_RDATA = MAXI_rdata[31:0];
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_RRESP = MAXI_rresp[1:0];
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_RVALID = MAXI_rvalid;
  assign sim_embedded_scheduler_sw_0_maxi_lite_mb_WREADY = MAXI_wready;
  emu_CuDmaController_0_0 CuDmaController_0
       (.CqBaseAddress(embedded_scheduler_hw_0_CqBaseAddress),
        .CuBaseAddress(embedded_scheduler_hw_0_CuBaseAddress),
        .CuDmaQueue(embedded_scheduler_hw_0_CqDmaQueue_reg),
        .CuOffset(embedded_scheduler_hw_0_CuOffset),
        .NoOfSlots(embedded_scheduler_hw_0_NoofSlots),
        .SlotSize(embedded_scheduler_hw_0_SlotSize),
        .ap_clk(dma_pcie_aclk_clk),
        .ap_done(CuDmaController_0_ap_done),
        .ap_rst_n(dma_pcie_aclk_sync_rst),
        .ap_start(embedded_scheduler_hw_0_ap_start_cudma),
        .m_axi_CQDma_ARADDR(S01_AXI_1_ARADDR),
        .m_axi_CQDma_ARBURST(S01_AXI_1_ARBURST),
        .m_axi_CQDma_ARCACHE(S01_AXI_1_ARCACHE),
        .m_axi_CQDma_ARLEN(S01_AXI_1_ARLEN),
        .m_axi_CQDma_ARLOCK(S01_AXI_1_ARLOCK),
        .m_axi_CQDma_ARPROT(S01_AXI_1_ARPROT),
        .m_axi_CQDma_ARQOS(S01_AXI_1_ARQOS),
        .m_axi_CQDma_ARREADY(S01_AXI_1_ARREADY),
        .m_axi_CQDma_ARREGION(S01_AXI_1_ARREGION),
        .m_axi_CQDma_ARSIZE(S01_AXI_1_ARSIZE),
        .m_axi_CQDma_ARVALID(S01_AXI_1_ARVALID),
        .m_axi_CQDma_AWADDR(S01_AXI_1_AWADDR),
        .m_axi_CQDma_AWBURST(S01_AXI_1_AWBURST),
        .m_axi_CQDma_AWCACHE(S01_AXI_1_AWCACHE),
        .m_axi_CQDma_AWLEN(S01_AXI_1_AWLEN),
        .m_axi_CQDma_AWLOCK(S01_AXI_1_AWLOCK),
        .m_axi_CQDma_AWPROT(S01_AXI_1_AWPROT),
        .m_axi_CQDma_AWQOS(S01_AXI_1_AWQOS),
        .m_axi_CQDma_AWREADY(S01_AXI_1_AWREADY),
        .m_axi_CQDma_AWREGION(S01_AXI_1_AWREGION),
        .m_axi_CQDma_AWSIZE(S01_AXI_1_AWSIZE),
        .m_axi_CQDma_AWVALID(S01_AXI_1_AWVALID),
        .m_axi_CQDma_BREADY(S01_AXI_1_BREADY),
        .m_axi_CQDma_BRESP(S01_AXI_1_BRESP),
        .m_axi_CQDma_BVALID(S01_AXI_1_BVALID),
        .m_axi_CQDma_RDATA(S01_AXI_1_RDATA),
        .m_axi_CQDma_RLAST(S01_AXI_1_RLAST),
        .m_axi_CQDma_RREADY(S01_AXI_1_RREADY),
        .m_axi_CQDma_RRESP(S01_AXI_1_RRESP),
        .m_axi_CQDma_RVALID(S01_AXI_1_RVALID),
        .m_axi_CQDma_WDATA(S01_AXI_1_WDATA),
        .m_axi_CQDma_WLAST(S01_AXI_1_WLAST),
        .m_axi_CQDma_WREADY(S01_AXI_1_WREADY),
        .m_axi_CQDma_WSTRB(S01_AXI_1_WSTRB),
        .m_axi_CQDma_WVALID(S01_AXI_1_WVALID),
        .m_axi_CUDma_ARADDR(Conn1_ARADDR),
        .m_axi_CUDma_ARBURST(Conn1_ARBURST),
        .m_axi_CUDma_ARCACHE(Conn1_ARCACHE),
        .m_axi_CUDma_ARLEN(Conn1_ARLEN),
        .m_axi_CUDma_ARLOCK(Conn1_ARLOCK),
        .m_axi_CUDma_ARPROT(Conn1_ARPROT),
        .m_axi_CUDma_ARQOS(Conn1_ARQOS),
        .m_axi_CUDma_ARREADY(Conn1_ARREADY),
        .m_axi_CUDma_ARSIZE(Conn1_ARSIZE),
        .m_axi_CUDma_ARVALID(Conn1_ARVALID),
        .m_axi_CUDma_AWADDR(Conn1_AWADDR),
        .m_axi_CUDma_AWBURST(Conn1_AWBURST),
        .m_axi_CUDma_AWCACHE(Conn1_AWCACHE),
        .m_axi_CUDma_AWLEN(Conn1_AWLEN),
        .m_axi_CUDma_AWLOCK(Conn1_AWLOCK),
        .m_axi_CUDma_AWPROT(Conn1_AWPROT),
        .m_axi_CUDma_AWQOS(Conn1_AWQOS),
        .m_axi_CUDma_AWREADY(Conn1_AWREADY),
        .m_axi_CUDma_AWSIZE(Conn1_AWSIZE),
        .m_axi_CUDma_AWVALID(Conn1_AWVALID),
        .m_axi_CUDma_BREADY(Conn1_BREADY),
        .m_axi_CUDma_BRESP(Conn1_BRESP),
        .m_axi_CUDma_BVALID(Conn1_BVALID),
        .m_axi_CUDma_RDATA(Conn1_RDATA),
        .m_axi_CUDma_RLAST(Conn1_RLAST),
        .m_axi_CUDma_RREADY(Conn1_RREADY),
        .m_axi_CUDma_RRESP(Conn1_RRESP),
        .m_axi_CUDma_RVALID(Conn1_RVALID),
        .m_axi_CUDma_WDATA(Conn1_WDATA),
        .m_axi_CUDma_WLAST(Conn1_WLAST),
        .m_axi_CUDma_WREADY(Conn1_WREADY),
        .m_axi_CUDma_WSTRB(Conn1_WSTRB),
        .m_axi_CUDma_WVALID(Conn1_WVALID));
  emu_axi_intc_0_0 axi_intc_0
       (.intr(xlconcat_0_dout),
        .irq(axi_intc_0_irq),
        .s_axi_aclk(dma_pcie_aclk_clk),
        .s_axi_araddr(Conn2_ARADDR[8:0]),
        .s_axi_aresetn(dma_pcie_aclk_sync_rst),
        .s_axi_arready(Conn2_ARREADY),
        .s_axi_arvalid(Conn2_ARVALID),
        .s_axi_awaddr(Conn2_AWADDR[8:0]),
        .s_axi_awready(Conn2_AWREADY),
        .s_axi_awvalid(Conn2_AWVALID),
        .s_axi_bready(Conn2_BREADY),
        .s_axi_bresp(Conn2_BRESP),
        .s_axi_bvalid(Conn2_BVALID),
        .s_axi_rdata(Conn2_RDATA),
        .s_axi_rready(Conn2_RREADY),
        .s_axi_rresp(Conn2_RRESP),
        .s_axi_rvalid(Conn2_RVALID),
        .s_axi_wdata(Conn2_WDATA),
        .s_axi_wready(Conn2_WREADY),
        .s_axi_wstrb(Conn2_WSTRB),
        .s_axi_wvalid(Conn2_WVALID));
  emu_cuisr_0_0 cuisr_0
       (.Offset(embedded_scheduler_hw_0_ap_offset_cuisr),
        .ap_clk(dma_pcie_aclk_clk),
        .ap_done(cuisr_0_ap_done),
        .ap_rst_n(dma_pcie_aclk_sync_rst),
        .ap_start(embedded_scheduler_hw_0_ap_start_cuisr),
        .m_axi_a_ARADDR(cuisr_0_m_axi_a_ARADDR),
        .m_axi_a_ARBURST(cuisr_0_m_axi_a_ARBURST),
        .m_axi_a_ARCACHE(cuisr_0_m_axi_a_ARCACHE),
        .m_axi_a_ARLEN(cuisr_0_m_axi_a_ARLEN),
        .m_axi_a_ARLOCK(cuisr_0_m_axi_a_ARLOCK),
        .m_axi_a_ARPROT(cuisr_0_m_axi_a_ARPROT),
        .m_axi_a_ARQOS(cuisr_0_m_axi_a_ARQOS),
        .m_axi_a_ARREADY(cuisr_0_m_axi_a_ARREADY),
        .m_axi_a_ARSIZE(cuisr_0_m_axi_a_ARSIZE),
        .m_axi_a_ARVALID(cuisr_0_m_axi_a_ARVALID),
        .m_axi_a_AWADDR(cuisr_0_m_axi_a_AWADDR),
        .m_axi_a_AWBURST(cuisr_0_m_axi_a_AWBURST),
        .m_axi_a_AWCACHE(cuisr_0_m_axi_a_AWCACHE),
        .m_axi_a_AWLEN(cuisr_0_m_axi_a_AWLEN),
        .m_axi_a_AWLOCK(cuisr_0_m_axi_a_AWLOCK),
        .m_axi_a_AWPROT(cuisr_0_m_axi_a_AWPROT),
        .m_axi_a_AWQOS(cuisr_0_m_axi_a_AWQOS),
        .m_axi_a_AWREADY(cuisr_0_m_axi_a_AWREADY),
        .m_axi_a_AWSIZE(cuisr_0_m_axi_a_AWSIZE),
        .m_axi_a_AWVALID(cuisr_0_m_axi_a_AWVALID),
        .m_axi_a_BREADY(cuisr_0_m_axi_a_BREADY),
        .m_axi_a_BRESP(cuisr_0_m_axi_a_BRESP),
        .m_axi_a_BVALID(cuisr_0_m_axi_a_BVALID),
        .m_axi_a_RDATA(cuisr_0_m_axi_a_RDATA),
        .m_axi_a_RLAST(cuisr_0_m_axi_a_RLAST),
        .m_axi_a_RREADY(cuisr_0_m_axi_a_RREADY),
        .m_axi_a_RRESP(cuisr_0_m_axi_a_RRESP),
        .m_axi_a_RVALID(cuisr_0_m_axi_a_RVALID),
        .m_axi_a_WDATA(cuisr_0_m_axi_a_WDATA),
        .m_axi_a_WLAST(cuisr_0_m_axi_a_WLAST),
        .m_axi_a_WREADY(cuisr_0_m_axi_a_WREADY),
        .m_axi_a_WSTRB(cuisr_0_m_axi_a_WSTRB),
        .m_axi_a_WVALID(cuisr_0_m_axi_a_WVALID));
  emu_embedded_scheduler_hw_0_0 embedded_scheduler_hw_0
       (.CqBaseAddress(embedded_scheduler_hw_0_CqBaseAddress),
        .CqDmaQueue_reg(embedded_scheduler_hw_0_CqDmaQueue_reg),
        .CuBaseAddress(embedded_scheduler_hw_0_CuBaseAddress),
        .CuOffset(embedded_scheduler_hw_0_CuOffset),
        .NoofSlots(embedded_scheduler_hw_0_NoofSlots),
        .Offset(embedded_scheduler_hw_0_ap_offset_cuisr),
        .SlotSize(embedded_scheduler_hw_0_SlotSize),
        .ap_done_cudma(CuDmaController_0_ap_done),
        .ap_done_cuisr(cuisr_0_ap_done),
        .ap_start_cudma(embedded_scheduler_hw_0_ap_start_cudma),
        .ap_start_cuisr(embedded_scheduler_hw_0_ap_start_cuisr),
        .clk(dma_pcie_aclk_clk),
        .host_araddr(axi_interconnect_0_M00_AXI_ARADDR[31:0]),
        .host_arprot(axi_interconnect_0_M00_AXI_ARPROT),
        .host_arready(axi_interconnect_0_M00_AXI_ARREADY),
        .host_arvalid(axi_interconnect_0_M00_AXI_ARVALID),
        .host_awaddr(axi_interconnect_0_M00_AXI_AWADDR[31:0]),
        .host_awprot(axi_interconnect_0_M00_AXI_AWPROT),
        .host_awready(axi_interconnect_0_M00_AXI_AWREADY),
        .host_awvalid(axi_interconnect_0_M00_AXI_AWVALID),
        .host_bready(axi_interconnect_0_M00_AXI_BREADY),
        .host_bresp(axi_interconnect_0_M00_AXI_BRESP),
        .host_bvalid(axi_interconnect_0_M00_AXI_BVALID),
        .host_rdata(axi_interconnect_0_M00_AXI_RDATA),
        .host_rready(axi_interconnect_0_M00_AXI_RREADY),
        .host_rresp(axi_interconnect_0_M00_AXI_RRESP),
        .host_rvalid(axi_interconnect_0_M00_AXI_RVALID),
        .host_wdata(axi_interconnect_0_M00_AXI_WDATA),
        .host_wready(axi_interconnect_0_M00_AXI_WREADY),
        .host_wstrb(axi_interconnect_0_M00_AXI_WSTRB),
        .host_wvalid(axi_interconnect_0_M00_AXI_WVALID),
        .irq_ack(xlconstant_0_dout),
        .irq_cu(irq_cu_1),
        .irq_cu_completion(embedded_scheduler_hw_0_irq_cu_completion),
        .irq_slotavailable(embedded_scheduler_hw_0_irq_slotavailable),
        .reset_n(dma_pcie_aclk_sync_rst));
  emu_sim_embedded_scheduler_sw_0_0 sim_embedded_scheduler_sw_0
       (.irq(axi_intc_0_irq),
        .maxi_lite_mb_aclk(dma_pcie_aclk_clk),
        .maxi_lite_mb_araddr(sim_embedded_scheduler_sw_0_maxi_lite_mb_ARADDR),
        .maxi_lite_mb_aresetn(dma_pcie_aclk_sync_rst),
        .maxi_lite_mb_arprot(sim_embedded_scheduler_sw_0_maxi_lite_mb_ARPROT),
        .maxi_lite_mb_arready(sim_embedded_scheduler_sw_0_maxi_lite_mb_ARREADY),
        .maxi_lite_mb_arvalid(sim_embedded_scheduler_sw_0_maxi_lite_mb_ARVALID),
        .maxi_lite_mb_awaddr(sim_embedded_scheduler_sw_0_maxi_lite_mb_AWADDR),
        .maxi_lite_mb_awprot(sim_embedded_scheduler_sw_0_maxi_lite_mb_AWPROT),
        .maxi_lite_mb_awready(sim_embedded_scheduler_sw_0_maxi_lite_mb_AWREADY),
        .maxi_lite_mb_awvalid(sim_embedded_scheduler_sw_0_maxi_lite_mb_AWVALID),
        .maxi_lite_mb_bready(sim_embedded_scheduler_sw_0_maxi_lite_mb_BREADY),
        .maxi_lite_mb_bresp(sim_embedded_scheduler_sw_0_maxi_lite_mb_BRESP),
        .maxi_lite_mb_bvalid(sim_embedded_scheduler_sw_0_maxi_lite_mb_BVALID),
        .maxi_lite_mb_rdata(sim_embedded_scheduler_sw_0_maxi_lite_mb_RDATA),
        .maxi_lite_mb_rready(sim_embedded_scheduler_sw_0_maxi_lite_mb_RREADY),
        .maxi_lite_mb_rresp(sim_embedded_scheduler_sw_0_maxi_lite_mb_RRESP),
        .maxi_lite_mb_rvalid(sim_embedded_scheduler_sw_0_maxi_lite_mb_RVALID),
        .maxi_lite_mb_wdata(sim_embedded_scheduler_sw_0_maxi_lite_mb_WDATA),
        .maxi_lite_mb_wready(sim_embedded_scheduler_sw_0_maxi_lite_mb_WREADY),
        .maxi_lite_mb_wstrb(sim_embedded_scheduler_sw_0_maxi_lite_mb_WSTRB),
        .maxi_lite_mb_wvalid(sim_embedded_scheduler_sw_0_maxi_lite_mb_WVALID),
        .saxi_lite_cq_aclk(dma_pcie_aclk_clk),
        .saxi_lite_cq_araddr(SAXI_1_ARADDR),
        .saxi_lite_cq_aresetn(dma_pcie_aclk_sync_rst),
        .saxi_lite_cq_arprot(SAXI_1_ARPROT),
        .saxi_lite_cq_arready(SAXI_1_ARREADY),
        .saxi_lite_cq_arvalid(SAXI_1_ARVALID),
        .saxi_lite_cq_awaddr(SAXI_1_AWADDR),
        .saxi_lite_cq_awprot(SAXI_1_AWPROT),
        .saxi_lite_cq_awready(SAXI_1_AWREADY),
        .saxi_lite_cq_awvalid(SAXI_1_AWVALID),
        .saxi_lite_cq_bready(SAXI_1_BREADY),
        .saxi_lite_cq_bresp(SAXI_1_BRESP),
        .saxi_lite_cq_bvalid(SAXI_1_BVALID),
        .saxi_lite_cq_rdata(SAXI_1_RDATA),
        .saxi_lite_cq_rready(SAXI_1_RREADY),
        .saxi_lite_cq_rresp(SAXI_1_RRESP),
        .saxi_lite_cq_rvalid(SAXI_1_RVALID),
        .saxi_lite_cq_wdata(SAXI_1_WDATA),
        .saxi_lite_cq_wready(SAXI_1_WREADY),
        .saxi_lite_cq_wstrb(SAXI_1_WSTRB),
        .saxi_lite_cq_wvalid(SAXI_1_WVALID));
  emu_xlconcat_0_0 xlconcat_0
       (.In0(embedded_scheduler_hw_0_irq_slotavailable),
        .In1(embedded_scheduler_hw_0_irq_cu_completion),
        .dout(xlconcat_0_dout));
  emu_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
endmodule

(* CORE_GENERATION_INFO = "emu,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=emu,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=119,numReposBlks=78,numNonXlnxBlks=2,numHierBlks=41,maxHierDepth=2,numSysgenBlks=0,numHlsBlks=1,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=Vitis,synth_mode=Global}" *) (* HW_HANDOFF = "emu.hwdef" *) 
module emu
   ();

  wire [63:0]S00_AXI_1_ARADDR;
  wire [2:0]S00_AXI_1_ARPROT;
  wire S00_AXI_1_ARREADY;
  wire S00_AXI_1_ARVALID;
  wire [63:0]S00_AXI_1_AWADDR;
  wire [2:0]S00_AXI_1_AWPROT;
  wire S00_AXI_1_AWREADY;
  wire S00_AXI_1_AWVALID;
  wire S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [31:0]S00_AXI_1_RDATA;
  wire S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [31:0]S00_AXI_1_WDATA;
  wire S00_AXI_1_WREADY;
  wire [3:0]S00_AXI_1_WSTRB;
  wire S00_AXI_1_WVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_ARADDR;
  wire [1:0]connect_to_es_cu_M01_AXI_ARBURST;
  wire [3:0]connect_to_es_cu_M01_AXI_ARCACHE;
  wire [1:0]connect_to_es_cu_M01_AXI_ARID;
  wire [7:0]connect_to_es_cu_M01_AXI_ARLEN;
  wire [0:0]connect_to_es_cu_M01_AXI_ARLOCK;
  wire [2:0]connect_to_es_cu_M01_AXI_ARPROT;
  wire [3:0]connect_to_es_cu_M01_AXI_ARQOS;
  wire [0:0]connect_to_es_cu_M01_AXI_ARREADY;
  wire [2:0]connect_to_es_cu_M01_AXI_ARSIZE;
  wire [0:0]connect_to_es_cu_M01_AXI_ARVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_AWADDR;
  wire [1:0]connect_to_es_cu_M01_AXI_AWBURST;
  wire [3:0]connect_to_es_cu_M01_AXI_AWCACHE;
  wire [1:0]connect_to_es_cu_M01_AXI_AWID;
  wire [7:0]connect_to_es_cu_M01_AXI_AWLEN;
  wire [0:0]connect_to_es_cu_M01_AXI_AWLOCK;
  wire [2:0]connect_to_es_cu_M01_AXI_AWPROT;
  wire [3:0]connect_to_es_cu_M01_AXI_AWQOS;
  wire [0:0]connect_to_es_cu_M01_AXI_AWREADY;
  wire [2:0]connect_to_es_cu_M01_AXI_AWSIZE;
  wire [0:0]connect_to_es_cu_M01_AXI_AWVALID;
  wire [1:0]connect_to_es_cu_M01_AXI_BID;
  wire [0:0]connect_to_es_cu_M01_AXI_BREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_BRESP;
  wire [0:0]connect_to_es_cu_M01_AXI_BVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_RDATA;
  wire [1:0]connect_to_es_cu_M01_AXI_RID;
  wire [0:0]connect_to_es_cu_M01_AXI_RLAST;
  wire [0:0]connect_to_es_cu_M01_AXI_RREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_RRESP;
  wire [0:0]connect_to_es_cu_M01_AXI_RVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_WDATA;
  wire [0:0]connect_to_es_cu_M01_AXI_WLAST;
  wire [0:0]connect_to_es_cu_M01_AXI_WREADY;
  wire [3:0]connect_to_es_cu_M01_AXI_WSTRB;
  wire [0:0]connect_to_es_cu_M01_AXI_WVALID;
  wire [63:0]connect_to_es_cu_M02_AXI_ARADDR;
  wire [2:0]connect_to_es_cu_M02_AXI_ARPROT;
  wire connect_to_es_cu_M02_AXI_ARREADY;
  wire connect_to_es_cu_M02_AXI_ARVALID;
  wire [63:0]connect_to_es_cu_M02_AXI_AWADDR;
  wire [2:0]connect_to_es_cu_M02_AXI_AWPROT;
  wire connect_to_es_cu_M02_AXI_AWREADY;
  wire connect_to_es_cu_M02_AXI_AWVALID;
  wire connect_to_es_cu_M02_AXI_BREADY;
  wire [1:0]connect_to_es_cu_M02_AXI_BRESP;
  wire connect_to_es_cu_M02_AXI_BVALID;
  wire [31:0]connect_to_es_cu_M02_AXI_RDATA;
  wire connect_to_es_cu_M02_AXI_RREADY;
  wire [1:0]connect_to_es_cu_M02_AXI_RRESP;
  wire connect_to_es_cu_M02_AXI_RVALID;
  wire [31:0]connect_to_es_cu_M02_AXI_WDATA;
  wire connect_to_es_cu_M02_AXI_WREADY;
  wire [3:0]connect_to_es_cu_M02_AXI_WSTRB;
  wire connect_to_es_cu_M02_AXI_WVALID;
  wire [63:0]connect_to_es_cu_M03_AXI_ARADDR;
  wire [2:0]connect_to_es_cu_M03_AXI_ARPROT;
  wire connect_to_es_cu_M03_AXI_ARREADY;
  wire connect_to_es_cu_M03_AXI_ARVALID;
  wire [63:0]connect_to_es_cu_M03_AXI_AWADDR;
  wire [2:0]connect_to_es_cu_M03_AXI_AWPROT;
  wire connect_to_es_cu_M03_AXI_AWREADY;
  wire connect_to_es_cu_M03_AXI_AWVALID;
  wire connect_to_es_cu_M03_AXI_BREADY;
  wire [1:0]connect_to_es_cu_M03_AXI_BRESP;
  wire connect_to_es_cu_M03_AXI_BVALID;
  wire [31:0]connect_to_es_cu_M03_AXI_RDATA;
  wire connect_to_es_cu_M03_AXI_RREADY;
  wire [1:0]connect_to_es_cu_M03_AXI_RRESP;
  wire connect_to_es_cu_M03_AXI_RVALID;
  wire [31:0]connect_to_es_cu_M03_AXI_WDATA;
  wire connect_to_es_cu_M03_AXI_WREADY;
  wire [3:0]connect_to_es_cu_M03_AXI_WSTRB;
  wire connect_to_es_cu_M03_AXI_WVALID;
  wire ext_reset_in_0_1;
  wire [0:0]ext_reset_in_1_1;
  wire ext_reset_in_2_1;
  wire [127:0]irq_cu_1;
  wire [33:0]memory_subsystem_M00_AXI_ARADDR;
  wire [1:0]memory_subsystem_M00_AXI_ARBURST;
  wire [3:0]memory_subsystem_M00_AXI_ARCACHE;
  wire [4:0]memory_subsystem_M00_AXI_ARID;
  wire [7:0]memory_subsystem_M00_AXI_ARLEN;
  wire memory_subsystem_M00_AXI_ARLOCK;
  wire [2:0]memory_subsystem_M00_AXI_ARPROT;
  wire [3:0]memory_subsystem_M00_AXI_ARQOS;
  wire memory_subsystem_M00_AXI_ARREADY;
  wire [2:0]memory_subsystem_M00_AXI_ARSIZE;
  wire [31:0]memory_subsystem_M00_AXI_ARUSER;
  wire [0:0]memory_subsystem_M00_AXI_ARVALID;
  wire [33:0]memory_subsystem_M00_AXI_AWADDR;
  wire [1:0]memory_subsystem_M00_AXI_AWBURST;
  wire [3:0]memory_subsystem_M00_AXI_AWCACHE;
  wire [4:0]memory_subsystem_M00_AXI_AWID;
  wire [7:0]memory_subsystem_M00_AXI_AWLEN;
  wire memory_subsystem_M00_AXI_AWLOCK;
  wire [2:0]memory_subsystem_M00_AXI_AWPROT;
  wire [3:0]memory_subsystem_M00_AXI_AWQOS;
  wire memory_subsystem_M00_AXI_AWREADY;
  wire [2:0]memory_subsystem_M00_AXI_AWSIZE;
  wire [31:0]memory_subsystem_M00_AXI_AWUSER;
  wire [0:0]memory_subsystem_M00_AXI_AWVALID;
  wire [4:0]memory_subsystem_M00_AXI_BID;
  wire [0:0]memory_subsystem_M00_AXI_BREADY;
  wire [1:0]memory_subsystem_M00_AXI_BRESP;
  wire [0:0]memory_subsystem_M00_AXI_BUSER;
  wire memory_subsystem_M00_AXI_BVALID;
  wire [511:0]memory_subsystem_M00_AXI_RDATA;
  wire [4:0]memory_subsystem_M00_AXI_RID;
  wire memory_subsystem_M00_AXI_RLAST;
  wire [0:0]memory_subsystem_M00_AXI_RREADY;
  wire [1:0]memory_subsystem_M00_AXI_RRESP;
  wire [0:0]memory_subsystem_M00_AXI_RUSER;
  wire memory_subsystem_M00_AXI_RVALID;
  wire [511:0]memory_subsystem_M00_AXI_WDATA;
  wire [0:0]memory_subsystem_M00_AXI_WLAST;
  wire memory_subsystem_M00_AXI_WREADY;
  wire [63:0]memory_subsystem_M00_AXI_WSTRB;
  wire [0:0]memory_subsystem_M00_AXI_WUSER;
  wire [0:0]memory_subsystem_M00_AXI_WVALID;
  wire [33:0]memory_subsystem_M01_AXI_ARADDR;
  wire [1:0]memory_subsystem_M01_AXI_ARBURST;
  wire [3:0]memory_subsystem_M01_AXI_ARCACHE;
  wire [4:0]memory_subsystem_M01_AXI_ARID;
  wire [7:0]memory_subsystem_M01_AXI_ARLEN;
  wire memory_subsystem_M01_AXI_ARLOCK;
  wire [2:0]memory_subsystem_M01_AXI_ARPROT;
  wire [3:0]memory_subsystem_M01_AXI_ARQOS;
  wire [0:0]memory_subsystem_M01_AXI_ARREADY;
  wire [2:0]memory_subsystem_M01_AXI_ARSIZE;
  wire [31:0]memory_subsystem_M01_AXI_ARUSER;
  wire [0:0]memory_subsystem_M01_AXI_ARVALID;
  wire [33:0]memory_subsystem_M01_AXI_AWADDR;
  wire [1:0]memory_subsystem_M01_AXI_AWBURST;
  wire [3:0]memory_subsystem_M01_AXI_AWCACHE;
  wire [4:0]memory_subsystem_M01_AXI_AWID;
  wire [7:0]memory_subsystem_M01_AXI_AWLEN;
  wire memory_subsystem_M01_AXI_AWLOCK;
  wire [2:0]memory_subsystem_M01_AXI_AWPROT;
  wire [3:0]memory_subsystem_M01_AXI_AWQOS;
  wire [0:0]memory_subsystem_M01_AXI_AWREADY;
  wire [2:0]memory_subsystem_M01_AXI_AWSIZE;
  wire [31:0]memory_subsystem_M01_AXI_AWUSER;
  wire [0:0]memory_subsystem_M01_AXI_AWVALID;
  wire [4:0]memory_subsystem_M01_AXI_BID;
  wire [0:0]memory_subsystem_M01_AXI_BREADY;
  wire [1:0]memory_subsystem_M01_AXI_BRESP;
  wire [0:0]memory_subsystem_M01_AXI_BUSER;
  wire [0:0]memory_subsystem_M01_AXI_BVALID;
  wire [511:0]memory_subsystem_M01_AXI_RDATA;
  wire [4:0]memory_subsystem_M01_AXI_RID;
  wire [0:0]memory_subsystem_M01_AXI_RLAST;
  wire [0:0]memory_subsystem_M01_AXI_RREADY;
  wire [1:0]memory_subsystem_M01_AXI_RRESP;
  wire [0:0]memory_subsystem_M01_AXI_RUSER;
  wire [0:0]memory_subsystem_M01_AXI_RVALID;
  wire [511:0]memory_subsystem_M01_AXI_WDATA;
  wire [0:0]memory_subsystem_M01_AXI_WLAST;
  wire [0:0]memory_subsystem_M01_AXI_WREADY;
  wire [63:0]memory_subsystem_M01_AXI_WSTRB;
  wire [0:0]memory_subsystem_M01_AXI_WUSER;
  wire [0:0]memory_subsystem_M01_AXI_WVALID;
  wire [33:0]memory_subsystem_M02_AXI_ARADDR;
  wire [1:0]memory_subsystem_M02_AXI_ARBURST;
  wire [3:0]memory_subsystem_M02_AXI_ARCACHE;
  wire [4:0]memory_subsystem_M02_AXI_ARID;
  wire [7:0]memory_subsystem_M02_AXI_ARLEN;
  wire memory_subsystem_M02_AXI_ARLOCK;
  wire [2:0]memory_subsystem_M02_AXI_ARPROT;
  wire [3:0]memory_subsystem_M02_AXI_ARQOS;
  wire memory_subsystem_M02_AXI_ARREADY;
  wire [2:0]memory_subsystem_M02_AXI_ARSIZE;
  wire [31:0]memory_subsystem_M02_AXI_ARUSER;
  wire [0:0]memory_subsystem_M02_AXI_ARVALID;
  wire [33:0]memory_subsystem_M02_AXI_AWADDR;
  wire [1:0]memory_subsystem_M02_AXI_AWBURST;
  wire [3:0]memory_subsystem_M02_AXI_AWCACHE;
  wire [4:0]memory_subsystem_M02_AXI_AWID;
  wire [7:0]memory_subsystem_M02_AXI_AWLEN;
  wire memory_subsystem_M02_AXI_AWLOCK;
  wire [2:0]memory_subsystem_M02_AXI_AWPROT;
  wire [3:0]memory_subsystem_M02_AXI_AWQOS;
  wire memory_subsystem_M02_AXI_AWREADY;
  wire [2:0]memory_subsystem_M02_AXI_AWSIZE;
  wire [31:0]memory_subsystem_M02_AXI_AWUSER;
  wire [0:0]memory_subsystem_M02_AXI_AWVALID;
  wire [4:0]memory_subsystem_M02_AXI_BID;
  wire [0:0]memory_subsystem_M02_AXI_BREADY;
  wire [1:0]memory_subsystem_M02_AXI_BRESP;
  wire [0:0]memory_subsystem_M02_AXI_BUSER;
  wire memory_subsystem_M02_AXI_BVALID;
  wire [511:0]memory_subsystem_M02_AXI_RDATA;
  wire [4:0]memory_subsystem_M02_AXI_RID;
  wire memory_subsystem_M02_AXI_RLAST;
  wire [0:0]memory_subsystem_M02_AXI_RREADY;
  wire [1:0]memory_subsystem_M02_AXI_RRESP;
  wire [0:0]memory_subsystem_M02_AXI_RUSER;
  wire memory_subsystem_M02_AXI_RVALID;
  wire [511:0]memory_subsystem_M02_AXI_WDATA;
  wire [0:0]memory_subsystem_M02_AXI_WLAST;
  wire memory_subsystem_M02_AXI_WREADY;
  wire [63:0]memory_subsystem_M02_AXI_WSTRB;
  wire [0:0]memory_subsystem_M02_AXI_WUSER;
  wire [0:0]memory_subsystem_M02_AXI_WVALID;
  wire [33:0]memory_subsystem_M03_AXI_ARADDR;
  wire [1:0]memory_subsystem_M03_AXI_ARBURST;
  wire [3:0]memory_subsystem_M03_AXI_ARCACHE;
  wire [4:0]memory_subsystem_M03_AXI_ARID;
  wire [7:0]memory_subsystem_M03_AXI_ARLEN;
  wire memory_subsystem_M03_AXI_ARLOCK;
  wire [2:0]memory_subsystem_M03_AXI_ARPROT;
  wire [3:0]memory_subsystem_M03_AXI_ARQOS;
  wire memory_subsystem_M03_AXI_ARREADY;
  wire [2:0]memory_subsystem_M03_AXI_ARSIZE;
  wire [31:0]memory_subsystem_M03_AXI_ARUSER;
  wire [0:0]memory_subsystem_M03_AXI_ARVALID;
  wire [33:0]memory_subsystem_M03_AXI_AWADDR;
  wire [1:0]memory_subsystem_M03_AXI_AWBURST;
  wire [3:0]memory_subsystem_M03_AXI_AWCACHE;
  wire [4:0]memory_subsystem_M03_AXI_AWID;
  wire [7:0]memory_subsystem_M03_AXI_AWLEN;
  wire memory_subsystem_M03_AXI_AWLOCK;
  wire [2:0]memory_subsystem_M03_AXI_AWPROT;
  wire [3:0]memory_subsystem_M03_AXI_AWQOS;
  wire memory_subsystem_M03_AXI_AWREADY;
  wire [2:0]memory_subsystem_M03_AXI_AWSIZE;
  wire [31:0]memory_subsystem_M03_AXI_AWUSER;
  wire [0:0]memory_subsystem_M03_AXI_AWVALID;
  wire [4:0]memory_subsystem_M03_AXI_BID;
  wire [0:0]memory_subsystem_M03_AXI_BREADY;
  wire [1:0]memory_subsystem_M03_AXI_BRESP;
  wire [0:0]memory_subsystem_M03_AXI_BUSER;
  wire memory_subsystem_M03_AXI_BVALID;
  wire [511:0]memory_subsystem_M03_AXI_RDATA;
  wire [4:0]memory_subsystem_M03_AXI_RID;
  wire memory_subsystem_M03_AXI_RLAST;
  wire [0:0]memory_subsystem_M03_AXI_RREADY;
  wire [1:0]memory_subsystem_M03_AXI_RRESP;
  wire [0:0]memory_subsystem_M03_AXI_RUSER;
  wire memory_subsystem_M03_AXI_RVALID;
  wire [511:0]memory_subsystem_M03_AXI_WDATA;
  wire [0:0]memory_subsystem_M03_AXI_WLAST;
  wire memory_subsystem_M03_AXI_WREADY;
  wire [63:0]memory_subsystem_M03_AXI_WSTRB;
  wire [0:0]memory_subsystem_M03_AXI_WUSER;
  wire [0:0]memory_subsystem_M03_AXI_WVALID;
  wire slowest_sync_clk_0_1;
  wire slowest_sync_clk_1_1;
  wire slowest_sync_clk_2_1;
  wire [6:0]slr0_M01_AXI_ARADDR;
  wire [2:0]slr0_M01_AXI_ARPROT;
  wire slr0_M01_AXI_ARREADY;
  wire slr0_M01_AXI_ARVALID;
  wire [6:0]slr0_M01_AXI_AWADDR;
  wire [2:0]slr0_M01_AXI_AWPROT;
  wire slr0_M01_AXI_AWREADY;
  wire slr0_M01_AXI_AWVALID;
  wire slr0_M01_AXI_BREADY;
  wire [1:0]slr0_M01_AXI_BRESP;
  wire slr0_M01_AXI_BVALID;
  wire [31:0]slr0_M01_AXI_RDATA;
  wire slr0_M01_AXI_RREADY;
  wire [1:0]slr0_M01_AXI_RRESP;
  wire slr0_M01_AXI_RVALID;
  wire [31:0]slr0_M01_AXI_WDATA;
  wire slr0_M01_AXI_WREADY;
  wire [3:0]slr0_M01_AXI_WSTRB;
  wire slr0_M01_AXI_WVALID;
  wire [0:0]slr0_peripheral_aresetn;
  wire [63:0]static_region_data_M_AXI_0_ARADDR;
  wire [1:0]static_region_data_M_AXI_0_ARBURST;
  wire [3:0]static_region_data_M_AXI_0_ARCACHE;
  wire [0:0]static_region_data_M_AXI_0_ARID;
  wire [7:0]static_region_data_M_AXI_0_ARLEN;
  wire static_region_data_M_AXI_0_ARLOCK;
  wire [2:0]static_region_data_M_AXI_0_ARPROT;
  wire [3:0]static_region_data_M_AXI_0_ARQOS;
  wire static_region_data_M_AXI_0_ARREADY;
  wire [2:0]static_region_data_M_AXI_0_ARSIZE;
  wire [31:0]static_region_data_M_AXI_0_ARUSER;
  wire static_region_data_M_AXI_0_ARVALID;
  wire [63:0]static_region_data_M_AXI_0_AWADDR;
  wire [1:0]static_region_data_M_AXI_0_AWBURST;
  wire [3:0]static_region_data_M_AXI_0_AWCACHE;
  wire [0:0]static_region_data_M_AXI_0_AWID;
  wire [7:0]static_region_data_M_AXI_0_AWLEN;
  wire static_region_data_M_AXI_0_AWLOCK;
  wire [2:0]static_region_data_M_AXI_0_AWPROT;
  wire [3:0]static_region_data_M_AXI_0_AWQOS;
  wire static_region_data_M_AXI_0_AWREADY;
  wire [2:0]static_region_data_M_AXI_0_AWSIZE;
  wire [31:0]static_region_data_M_AXI_0_AWUSER;
  wire static_region_data_M_AXI_0_AWVALID;
  wire [0:0]static_region_data_M_AXI_0_BID;
  wire static_region_data_M_AXI_0_BREADY;
  wire [1:0]static_region_data_M_AXI_0_BRESP;
  wire [0:0]static_region_data_M_AXI_0_BUSER;
  wire static_region_data_M_AXI_0_BVALID;
  wire [31:0]static_region_data_M_AXI_0_RDATA;
  wire [0:0]static_region_data_M_AXI_0_RID;
  wire static_region_data_M_AXI_0_RLAST;
  wire static_region_data_M_AXI_0_RREADY;
  wire [1:0]static_region_data_M_AXI_0_RRESP;
  wire [0:0]static_region_data_M_AXI_0_RUSER;
  wire static_region_data_M_AXI_0_RVALID;
  wire [31:0]static_region_data_M_AXI_0_WDATA;
  wire static_region_data_M_AXI_0_WLAST;
  wire static_region_data_M_AXI_0_WREADY;
  wire [3:0]static_region_data_M_AXI_0_WSTRB;
  wire [0:0]static_region_data_M_AXI_0_WUSER;
  wire static_region_data_M_AXI_0_WVALID;
  wire table_serch_1_interrupt;
  wire [63:0]table_serch_1_m_axi_aximm0_ARADDR;
  wire [3:0]table_serch_1_m_axi_aximm0_ARCACHE;
  wire [7:0]table_serch_1_m_axi_aximm0_ARLEN;
  wire [1:0]table_serch_1_m_axi_aximm0_ARLOCK;
  wire [2:0]table_serch_1_m_axi_aximm0_ARPROT;
  wire [3:0]table_serch_1_m_axi_aximm0_ARQOS;
  wire [0:0]table_serch_1_m_axi_aximm0_ARREADY;
  wire [3:0]table_serch_1_m_axi_aximm0_ARREGION;
  wire [2:0]table_serch_1_m_axi_aximm0_ARSIZE;
  wire table_serch_1_m_axi_aximm0_ARVALID;
  wire [63:0]table_serch_1_m_axi_aximm0_AWADDR;
  wire [3:0]table_serch_1_m_axi_aximm0_AWCACHE;
  wire [7:0]table_serch_1_m_axi_aximm0_AWLEN;
  wire [1:0]table_serch_1_m_axi_aximm0_AWLOCK;
  wire [2:0]table_serch_1_m_axi_aximm0_AWPROT;
  wire [3:0]table_serch_1_m_axi_aximm0_AWQOS;
  wire [0:0]table_serch_1_m_axi_aximm0_AWREADY;
  wire [3:0]table_serch_1_m_axi_aximm0_AWREGION;
  wire [2:0]table_serch_1_m_axi_aximm0_AWSIZE;
  wire table_serch_1_m_axi_aximm0_AWVALID;
  wire table_serch_1_m_axi_aximm0_BREADY;
  wire [1:0]table_serch_1_m_axi_aximm0_BRESP;
  wire [0:0]table_serch_1_m_axi_aximm0_BVALID;
  wire [511:0]table_serch_1_m_axi_aximm0_RDATA;
  wire [0:0]table_serch_1_m_axi_aximm0_RLAST;
  wire table_serch_1_m_axi_aximm0_RREADY;
  wire [1:0]table_serch_1_m_axi_aximm0_RRESP;
  wire [0:0]table_serch_1_m_axi_aximm0_RVALID;
  wire [511:0]table_serch_1_m_axi_aximm0_WDATA;
  wire table_serch_1_m_axi_aximm0_WLAST;
  wire [0:0]table_serch_1_m_axi_aximm0_WREADY;
  wire [63:0]table_serch_1_m_axi_aximm0_WSTRB;
  wire table_serch_1_m_axi_aximm0_WVALID;
  wire [63:0]table_serch_1_m_axi_aximm1_ARADDR;
  wire [3:0]table_serch_1_m_axi_aximm1_ARCACHE;
  wire [7:0]table_serch_1_m_axi_aximm1_ARLEN;
  wire [1:0]table_serch_1_m_axi_aximm1_ARLOCK;
  wire [2:0]table_serch_1_m_axi_aximm1_ARPROT;
  wire [3:0]table_serch_1_m_axi_aximm1_ARQOS;
  wire [0:0]table_serch_1_m_axi_aximm1_ARREADY;
  wire [3:0]table_serch_1_m_axi_aximm1_ARREGION;
  wire [2:0]table_serch_1_m_axi_aximm1_ARSIZE;
  wire table_serch_1_m_axi_aximm1_ARVALID;
  wire [63:0]table_serch_1_m_axi_aximm1_AWADDR;
  wire [3:0]table_serch_1_m_axi_aximm1_AWCACHE;
  wire [7:0]table_serch_1_m_axi_aximm1_AWLEN;
  wire [1:0]table_serch_1_m_axi_aximm1_AWLOCK;
  wire [2:0]table_serch_1_m_axi_aximm1_AWPROT;
  wire [3:0]table_serch_1_m_axi_aximm1_AWQOS;
  wire [0:0]table_serch_1_m_axi_aximm1_AWREADY;
  wire [3:0]table_serch_1_m_axi_aximm1_AWREGION;
  wire [2:0]table_serch_1_m_axi_aximm1_AWSIZE;
  wire table_serch_1_m_axi_aximm1_AWVALID;
  wire table_serch_1_m_axi_aximm1_BREADY;
  wire [1:0]table_serch_1_m_axi_aximm1_BRESP;
  wire [0:0]table_serch_1_m_axi_aximm1_BVALID;
  wire [31:0]table_serch_1_m_axi_aximm1_RDATA;
  wire [0:0]table_serch_1_m_axi_aximm1_RLAST;
  wire table_serch_1_m_axi_aximm1_RREADY;
  wire [1:0]table_serch_1_m_axi_aximm1_RRESP;
  wire [0:0]table_serch_1_m_axi_aximm1_RVALID;
  wire [31:0]table_serch_1_m_axi_aximm1_WDATA;
  wire table_serch_1_m_axi_aximm1_WLAST;
  wire [0:0]table_serch_1_m_axi_aximm1_WREADY;
  wire [3:0]table_serch_1_m_axi_aximm1_WSTRB;
  wire table_serch_1_m_axi_aximm1_WVALID;
  wire [63:0]table_serch_1_m_axi_aximm2_ARADDR;
  wire [3:0]table_serch_1_m_axi_aximm2_ARCACHE;
  wire [7:0]table_serch_1_m_axi_aximm2_ARLEN;
  wire [1:0]table_serch_1_m_axi_aximm2_ARLOCK;
  wire [2:0]table_serch_1_m_axi_aximm2_ARPROT;
  wire [3:0]table_serch_1_m_axi_aximm2_ARQOS;
  wire [0:0]table_serch_1_m_axi_aximm2_ARREADY;
  wire [3:0]table_serch_1_m_axi_aximm2_ARREGION;
  wire [2:0]table_serch_1_m_axi_aximm2_ARSIZE;
  wire table_serch_1_m_axi_aximm2_ARVALID;
  wire [63:0]table_serch_1_m_axi_aximm2_AWADDR;
  wire [3:0]table_serch_1_m_axi_aximm2_AWCACHE;
  wire [7:0]table_serch_1_m_axi_aximm2_AWLEN;
  wire [1:0]table_serch_1_m_axi_aximm2_AWLOCK;
  wire [2:0]table_serch_1_m_axi_aximm2_AWPROT;
  wire [3:0]table_serch_1_m_axi_aximm2_AWQOS;
  wire [0:0]table_serch_1_m_axi_aximm2_AWREADY;
  wire [3:0]table_serch_1_m_axi_aximm2_AWREGION;
  wire [2:0]table_serch_1_m_axi_aximm2_AWSIZE;
  wire table_serch_1_m_axi_aximm2_AWVALID;
  wire table_serch_1_m_axi_aximm2_BREADY;
  wire [1:0]table_serch_1_m_axi_aximm2_BRESP;
  wire [0:0]table_serch_1_m_axi_aximm2_BVALID;
  wire [31:0]table_serch_1_m_axi_aximm2_RDATA;
  wire [0:0]table_serch_1_m_axi_aximm2_RLAST;
  wire table_serch_1_m_axi_aximm2_RREADY;
  wire [1:0]table_serch_1_m_axi_aximm2_RRESP;
  wire [0:0]table_serch_1_m_axi_aximm2_RVALID;
  wire [31:0]table_serch_1_m_axi_aximm2_WDATA;
  wire table_serch_1_m_axi_aximm2_WLAST;
  wire [0:0]table_serch_1_m_axi_aximm2_WREADY;
  wire [3:0]table_serch_1_m_axi_aximm2_WSTRB;
  wire table_serch_1_m_axi_aximm2_WVALID;
  wire [63:0]table_serch_1_m_axi_gmem_ARADDR;
  wire [3:0]table_serch_1_m_axi_gmem_ARCACHE;
  wire [7:0]table_serch_1_m_axi_gmem_ARLEN;
  wire [1:0]table_serch_1_m_axi_gmem_ARLOCK;
  wire [2:0]table_serch_1_m_axi_gmem_ARPROT;
  wire [3:0]table_serch_1_m_axi_gmem_ARQOS;
  wire [0:0]table_serch_1_m_axi_gmem_ARREADY;
  wire [3:0]table_serch_1_m_axi_gmem_ARREGION;
  wire [2:0]table_serch_1_m_axi_gmem_ARSIZE;
  wire table_serch_1_m_axi_gmem_ARVALID;
  wire [63:0]table_serch_1_m_axi_gmem_AWADDR;
  wire [3:0]table_serch_1_m_axi_gmem_AWCACHE;
  wire [7:0]table_serch_1_m_axi_gmem_AWLEN;
  wire [1:0]table_serch_1_m_axi_gmem_AWLOCK;
  wire [2:0]table_serch_1_m_axi_gmem_AWPROT;
  wire [3:0]table_serch_1_m_axi_gmem_AWQOS;
  wire [0:0]table_serch_1_m_axi_gmem_AWREADY;
  wire [3:0]table_serch_1_m_axi_gmem_AWREGION;
  wire [2:0]table_serch_1_m_axi_gmem_AWSIZE;
  wire table_serch_1_m_axi_gmem_AWVALID;
  wire table_serch_1_m_axi_gmem_BREADY;
  wire [1:0]table_serch_1_m_axi_gmem_BRESP;
  wire [0:0]table_serch_1_m_axi_gmem_BVALID;
  wire [31:0]table_serch_1_m_axi_gmem_RDATA;
  wire [0:0]table_serch_1_m_axi_gmem_RLAST;
  wire table_serch_1_m_axi_gmem_RREADY;
  wire [1:0]table_serch_1_m_axi_gmem_RRESP;
  wire [0:0]table_serch_1_m_axi_gmem_RVALID;
  wire [31:0]table_serch_1_m_axi_gmem_WDATA;
  wire table_serch_1_m_axi_gmem_WLAST;
  wire [0:0]table_serch_1_m_axi_gmem_WREADY;
  wire [3:0]table_serch_1_m_axi_gmem_WSTRB;
  wire table_serch_1_m_axi_gmem_WVALID;
  wire [63:0]table_serch_1_m_axi_plram0_ARADDR;
  wire [3:0]table_serch_1_m_axi_plram0_ARCACHE;
  wire [7:0]table_serch_1_m_axi_plram0_ARLEN;
  wire [1:0]table_serch_1_m_axi_plram0_ARLOCK;
  wire [2:0]table_serch_1_m_axi_plram0_ARPROT;
  wire [3:0]table_serch_1_m_axi_plram0_ARQOS;
  wire [0:0]table_serch_1_m_axi_plram0_ARREADY;
  wire [3:0]table_serch_1_m_axi_plram0_ARREGION;
  wire [2:0]table_serch_1_m_axi_plram0_ARSIZE;
  wire table_serch_1_m_axi_plram0_ARVALID;
  wire [63:0]table_serch_1_m_axi_plram0_AWADDR;
  wire [3:0]table_serch_1_m_axi_plram0_AWCACHE;
  wire [7:0]table_serch_1_m_axi_plram0_AWLEN;
  wire [1:0]table_serch_1_m_axi_plram0_AWLOCK;
  wire [2:0]table_serch_1_m_axi_plram0_AWPROT;
  wire [3:0]table_serch_1_m_axi_plram0_AWQOS;
  wire [0:0]table_serch_1_m_axi_plram0_AWREADY;
  wire [3:0]table_serch_1_m_axi_plram0_AWREGION;
  wire [2:0]table_serch_1_m_axi_plram0_AWSIZE;
  wire table_serch_1_m_axi_plram0_AWVALID;
  wire table_serch_1_m_axi_plram0_BREADY;
  wire [1:0]table_serch_1_m_axi_plram0_BRESP;
  wire [0:0]table_serch_1_m_axi_plram0_BVALID;
  wire [511:0]table_serch_1_m_axi_plram0_RDATA;
  wire [0:0]table_serch_1_m_axi_plram0_RLAST;
  wire table_serch_1_m_axi_plram0_RREADY;
  wire [1:0]table_serch_1_m_axi_plram0_RRESP;
  wire [0:0]table_serch_1_m_axi_plram0_RVALID;
  wire [511:0]table_serch_1_m_axi_plram0_WDATA;
  wire table_serch_1_m_axi_plram0_WLAST;
  wire [0:0]table_serch_1_m_axi_plram0_WREADY;
  wire [63:0]table_serch_1_m_axi_plram0_WSTRB;
  wire table_serch_1_m_axi_plram0_WVALID;
  wire ui_clk_clk;
  wire ui_clk_sync_rst;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WVALID;
  wire [31:0]xtlm_simple_intercon_0_M04_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_ARBURST;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_M04_AXI_ARLEN;
  wire xtlm_simple_intercon_0_M04_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_M04_AXI_ARSIZE;
  wire xtlm_simple_intercon_0_M04_AXI_ARVALID;
  wire [31:0]xtlm_simple_intercon_0_M04_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_AWBURST;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_M04_AXI_AWLEN;
  wire xtlm_simple_intercon_0_M04_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_M04_AXI_AWSIZE;
  wire xtlm_simple_intercon_0_M04_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_BID;
  wire xtlm_simple_intercon_0_M04_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_BRESP;
  wire xtlm_simple_intercon_0_M04_AXI_BVALID;
  wire [63:0]xtlm_simple_intercon_0_M04_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_M04_AXI_RID;
  wire xtlm_simple_intercon_0_M04_AXI_RLAST;
  wire xtlm_simple_intercon_0_M04_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_M04_AXI_RRESP;
  wire xtlm_simple_intercon_0_M04_AXI_RVALID;
  wire [63:0]xtlm_simple_intercon_0_M04_AXI_WDATA;
  wire xtlm_simple_intercon_0_M04_AXI_WLAST;
  wire xtlm_simple_intercon_0_M04_AXI_WREADY;
  wire [7:0]xtlm_simple_intercon_0_M04_AXI_WSTRB;
  wire xtlm_simple_intercon_0_M04_AXI_WVALID;

  System_DPA_imp_SEKSXZ System_DPA
       (.MON_M_AXI1_araddr(table_serch_1_m_axi_aximm1_ARADDR),
        .MON_M_AXI1_arcache(table_serch_1_m_axi_aximm1_ARCACHE),
        .MON_M_AXI1_arlen(table_serch_1_m_axi_aximm1_ARLEN),
        .MON_M_AXI1_arlock(table_serch_1_m_axi_aximm1_ARLOCK),
        .MON_M_AXI1_arprot(table_serch_1_m_axi_aximm1_ARPROT),
        .MON_M_AXI1_arqos(table_serch_1_m_axi_aximm1_ARQOS),
        .MON_M_AXI1_arready(table_serch_1_m_axi_aximm1_ARREADY),
        .MON_M_AXI1_arregion(table_serch_1_m_axi_aximm1_ARREGION),
        .MON_M_AXI1_arsize(table_serch_1_m_axi_aximm1_ARSIZE),
        .MON_M_AXI1_arvalid(table_serch_1_m_axi_aximm1_ARVALID),
        .MON_M_AXI1_awaddr(table_serch_1_m_axi_aximm1_AWADDR),
        .MON_M_AXI1_awcache(table_serch_1_m_axi_aximm1_AWCACHE),
        .MON_M_AXI1_awlen(table_serch_1_m_axi_aximm1_AWLEN),
        .MON_M_AXI1_awlock(table_serch_1_m_axi_aximm1_AWLOCK),
        .MON_M_AXI1_awprot(table_serch_1_m_axi_aximm1_AWPROT),
        .MON_M_AXI1_awqos(table_serch_1_m_axi_aximm1_AWQOS),
        .MON_M_AXI1_awready(table_serch_1_m_axi_aximm1_AWREADY),
        .MON_M_AXI1_awregion(table_serch_1_m_axi_aximm1_AWREGION),
        .MON_M_AXI1_awsize(table_serch_1_m_axi_aximm1_AWSIZE),
        .MON_M_AXI1_awvalid(table_serch_1_m_axi_aximm1_AWVALID),
        .MON_M_AXI1_bid(1'b0),
        .MON_M_AXI1_bready(table_serch_1_m_axi_aximm1_BREADY),
        .MON_M_AXI1_bresp(table_serch_1_m_axi_aximm1_BRESP),
        .MON_M_AXI1_bvalid(table_serch_1_m_axi_aximm1_BVALID),
        .MON_M_AXI1_rdata(table_serch_1_m_axi_aximm1_RDATA),
        .MON_M_AXI1_rid(1'b0),
        .MON_M_AXI1_rlast(table_serch_1_m_axi_aximm1_RLAST),
        .MON_M_AXI1_rready(table_serch_1_m_axi_aximm1_RREADY),
        .MON_M_AXI1_rresp(table_serch_1_m_axi_aximm1_RRESP),
        .MON_M_AXI1_rvalid(table_serch_1_m_axi_aximm1_RVALID),
        .MON_M_AXI1_wdata(table_serch_1_m_axi_aximm1_WDATA),
        .MON_M_AXI1_wlast(table_serch_1_m_axi_aximm1_WLAST),
        .MON_M_AXI1_wready(table_serch_1_m_axi_aximm1_WREADY),
        .MON_M_AXI1_wstrb(table_serch_1_m_axi_aximm1_WSTRB),
        .MON_M_AXI1_wvalid(table_serch_1_m_axi_aximm1_WVALID),
        .MON_M_AXI2_araddr(table_serch_1_m_axi_aximm2_ARADDR),
        .MON_M_AXI2_arcache(table_serch_1_m_axi_aximm2_ARCACHE),
        .MON_M_AXI2_arlen(table_serch_1_m_axi_aximm2_ARLEN),
        .MON_M_AXI2_arlock(table_serch_1_m_axi_aximm2_ARLOCK),
        .MON_M_AXI2_arprot(table_serch_1_m_axi_aximm2_ARPROT),
        .MON_M_AXI2_arqos(table_serch_1_m_axi_aximm2_ARQOS),
        .MON_M_AXI2_arready(table_serch_1_m_axi_aximm2_ARREADY),
        .MON_M_AXI2_arregion(table_serch_1_m_axi_aximm2_ARREGION),
        .MON_M_AXI2_arsize(table_serch_1_m_axi_aximm2_ARSIZE),
        .MON_M_AXI2_arvalid(table_serch_1_m_axi_aximm2_ARVALID),
        .MON_M_AXI2_awaddr(table_serch_1_m_axi_aximm2_AWADDR),
        .MON_M_AXI2_awcache(table_serch_1_m_axi_aximm2_AWCACHE),
        .MON_M_AXI2_awlen(table_serch_1_m_axi_aximm2_AWLEN),
        .MON_M_AXI2_awlock(table_serch_1_m_axi_aximm2_AWLOCK),
        .MON_M_AXI2_awprot(table_serch_1_m_axi_aximm2_AWPROT),
        .MON_M_AXI2_awqos(table_serch_1_m_axi_aximm2_AWQOS),
        .MON_M_AXI2_awready(table_serch_1_m_axi_aximm2_AWREADY),
        .MON_M_AXI2_awregion(table_serch_1_m_axi_aximm2_AWREGION),
        .MON_M_AXI2_awsize(table_serch_1_m_axi_aximm2_AWSIZE),
        .MON_M_AXI2_awvalid(table_serch_1_m_axi_aximm2_AWVALID),
        .MON_M_AXI2_bid(1'b0),
        .MON_M_AXI2_bready(table_serch_1_m_axi_aximm2_BREADY),
        .MON_M_AXI2_bresp(table_serch_1_m_axi_aximm2_BRESP),
        .MON_M_AXI2_bvalid(table_serch_1_m_axi_aximm2_BVALID),
        .MON_M_AXI2_rdata(table_serch_1_m_axi_aximm2_RDATA),
        .MON_M_AXI2_rid(1'b0),
        .MON_M_AXI2_rlast(table_serch_1_m_axi_aximm2_RLAST),
        .MON_M_AXI2_rready(table_serch_1_m_axi_aximm2_RREADY),
        .MON_M_AXI2_rresp(table_serch_1_m_axi_aximm2_RRESP),
        .MON_M_AXI2_rvalid(table_serch_1_m_axi_aximm2_RVALID),
        .MON_M_AXI2_wdata(table_serch_1_m_axi_aximm2_WDATA),
        .MON_M_AXI2_wlast(table_serch_1_m_axi_aximm2_WLAST),
        .MON_M_AXI2_wready(table_serch_1_m_axi_aximm2_WREADY),
        .MON_M_AXI2_wstrb(table_serch_1_m_axi_aximm2_WSTRB),
        .MON_M_AXI2_wvalid(table_serch_1_m_axi_aximm2_WVALID),
        .MON_M_AXI3_araddr(table_serch_1_m_axi_gmem_ARADDR),
        .MON_M_AXI3_arcache(table_serch_1_m_axi_gmem_ARCACHE),
        .MON_M_AXI3_arlen(table_serch_1_m_axi_gmem_ARLEN),
        .MON_M_AXI3_arlock(table_serch_1_m_axi_gmem_ARLOCK),
        .MON_M_AXI3_arprot(table_serch_1_m_axi_gmem_ARPROT),
        .MON_M_AXI3_arqos(table_serch_1_m_axi_gmem_ARQOS),
        .MON_M_AXI3_arready(table_serch_1_m_axi_gmem_ARREADY),
        .MON_M_AXI3_arregion(table_serch_1_m_axi_gmem_ARREGION),
        .MON_M_AXI3_arsize(table_serch_1_m_axi_gmem_ARSIZE),
        .MON_M_AXI3_arvalid(table_serch_1_m_axi_gmem_ARVALID),
        .MON_M_AXI3_awaddr(table_serch_1_m_axi_gmem_AWADDR),
        .MON_M_AXI3_awcache(table_serch_1_m_axi_gmem_AWCACHE),
        .MON_M_AXI3_awlen(table_serch_1_m_axi_gmem_AWLEN),
        .MON_M_AXI3_awlock(table_serch_1_m_axi_gmem_AWLOCK),
        .MON_M_AXI3_awprot(table_serch_1_m_axi_gmem_AWPROT),
        .MON_M_AXI3_awqos(table_serch_1_m_axi_gmem_AWQOS),
        .MON_M_AXI3_awready(table_serch_1_m_axi_gmem_AWREADY),
        .MON_M_AXI3_awregion(table_serch_1_m_axi_gmem_AWREGION),
        .MON_M_AXI3_awsize(table_serch_1_m_axi_gmem_AWSIZE),
        .MON_M_AXI3_awvalid(table_serch_1_m_axi_gmem_AWVALID),
        .MON_M_AXI3_bid(1'b0),
        .MON_M_AXI3_bready(table_serch_1_m_axi_gmem_BREADY),
        .MON_M_AXI3_bresp(table_serch_1_m_axi_gmem_BRESP),
        .MON_M_AXI3_bvalid(table_serch_1_m_axi_gmem_BVALID),
        .MON_M_AXI3_rdata(table_serch_1_m_axi_gmem_RDATA),
        .MON_M_AXI3_rid(1'b0),
        .MON_M_AXI3_rlast(table_serch_1_m_axi_gmem_RLAST),
        .MON_M_AXI3_rready(table_serch_1_m_axi_gmem_RREADY),
        .MON_M_AXI3_rresp(table_serch_1_m_axi_gmem_RRESP),
        .MON_M_AXI3_rvalid(table_serch_1_m_axi_gmem_RVALID),
        .MON_M_AXI3_wdata(table_serch_1_m_axi_gmem_WDATA),
        .MON_M_AXI3_wlast(table_serch_1_m_axi_gmem_WLAST),
        .MON_M_AXI3_wready(table_serch_1_m_axi_gmem_WREADY),
        .MON_M_AXI3_wstrb(table_serch_1_m_axi_gmem_WSTRB),
        .MON_M_AXI3_wvalid(table_serch_1_m_axi_gmem_WVALID),
        .MON_M_AXI4_araddr(table_serch_1_m_axi_plram0_ARADDR),
        .MON_M_AXI4_arcache(table_serch_1_m_axi_plram0_ARCACHE),
        .MON_M_AXI4_arlen(table_serch_1_m_axi_plram0_ARLEN),
        .MON_M_AXI4_arlock(table_serch_1_m_axi_plram0_ARLOCK),
        .MON_M_AXI4_arprot(table_serch_1_m_axi_plram0_ARPROT),
        .MON_M_AXI4_arqos(table_serch_1_m_axi_plram0_ARQOS),
        .MON_M_AXI4_arready(table_serch_1_m_axi_plram0_ARREADY),
        .MON_M_AXI4_arregion(table_serch_1_m_axi_plram0_ARREGION),
        .MON_M_AXI4_arsize(table_serch_1_m_axi_plram0_ARSIZE),
        .MON_M_AXI4_arvalid(table_serch_1_m_axi_plram0_ARVALID),
        .MON_M_AXI4_awaddr(table_serch_1_m_axi_plram0_AWADDR),
        .MON_M_AXI4_awcache(table_serch_1_m_axi_plram0_AWCACHE),
        .MON_M_AXI4_awlen(table_serch_1_m_axi_plram0_AWLEN),
        .MON_M_AXI4_awlock(table_serch_1_m_axi_plram0_AWLOCK),
        .MON_M_AXI4_awprot(table_serch_1_m_axi_plram0_AWPROT),
        .MON_M_AXI4_awqos(table_serch_1_m_axi_plram0_AWQOS),
        .MON_M_AXI4_awready(table_serch_1_m_axi_plram0_AWREADY),
        .MON_M_AXI4_awregion(table_serch_1_m_axi_plram0_AWREGION),
        .MON_M_AXI4_awsize(table_serch_1_m_axi_plram0_AWSIZE),
        .MON_M_AXI4_awvalid(table_serch_1_m_axi_plram0_AWVALID),
        .MON_M_AXI4_bid(1'b0),
        .MON_M_AXI4_bready(table_serch_1_m_axi_plram0_BREADY),
        .MON_M_AXI4_bresp(table_serch_1_m_axi_plram0_BRESP),
        .MON_M_AXI4_bvalid(table_serch_1_m_axi_plram0_BVALID),
        .MON_M_AXI4_rdata(table_serch_1_m_axi_plram0_RDATA),
        .MON_M_AXI4_rid(1'b0),
        .MON_M_AXI4_rlast(table_serch_1_m_axi_plram0_RLAST),
        .MON_M_AXI4_rready(table_serch_1_m_axi_plram0_RREADY),
        .MON_M_AXI4_rresp(table_serch_1_m_axi_plram0_RRESP),
        .MON_M_AXI4_rvalid(table_serch_1_m_axi_plram0_RVALID),
        .MON_M_AXI4_wdata(table_serch_1_m_axi_plram0_WDATA),
        .MON_M_AXI4_wlast(table_serch_1_m_axi_plram0_WLAST),
        .MON_M_AXI4_wready(table_serch_1_m_axi_plram0_WREADY),
        .MON_M_AXI4_wstrb(table_serch_1_m_axi_plram0_WSTRB),
        .MON_M_AXI4_wvalid(table_serch_1_m_axi_plram0_WVALID),
        .MON_M_AXI_araddr(table_serch_1_m_axi_aximm0_ARADDR),
        .MON_M_AXI_arcache(table_serch_1_m_axi_aximm0_ARCACHE),
        .MON_M_AXI_arlen(table_serch_1_m_axi_aximm0_ARLEN),
        .MON_M_AXI_arlock(table_serch_1_m_axi_aximm0_ARLOCK),
        .MON_M_AXI_arprot(table_serch_1_m_axi_aximm0_ARPROT),
        .MON_M_AXI_arqos(table_serch_1_m_axi_aximm0_ARQOS),
        .MON_M_AXI_arready(table_serch_1_m_axi_aximm0_ARREADY),
        .MON_M_AXI_arregion(table_serch_1_m_axi_aximm0_ARREGION),
        .MON_M_AXI_arsize(table_serch_1_m_axi_aximm0_ARSIZE),
        .MON_M_AXI_arvalid(table_serch_1_m_axi_aximm0_ARVALID),
        .MON_M_AXI_awaddr(table_serch_1_m_axi_aximm0_AWADDR),
        .MON_M_AXI_awcache(table_serch_1_m_axi_aximm0_AWCACHE),
        .MON_M_AXI_awlen(table_serch_1_m_axi_aximm0_AWLEN),
        .MON_M_AXI_awlock(table_serch_1_m_axi_aximm0_AWLOCK),
        .MON_M_AXI_awprot(table_serch_1_m_axi_aximm0_AWPROT),
        .MON_M_AXI_awqos(table_serch_1_m_axi_aximm0_AWQOS),
        .MON_M_AXI_awready(table_serch_1_m_axi_aximm0_AWREADY),
        .MON_M_AXI_awregion(table_serch_1_m_axi_aximm0_AWREGION),
        .MON_M_AXI_awsize(table_serch_1_m_axi_aximm0_AWSIZE),
        .MON_M_AXI_awvalid(table_serch_1_m_axi_aximm0_AWVALID),
        .MON_M_AXI_bid(1'b0),
        .MON_M_AXI_bready(table_serch_1_m_axi_aximm0_BREADY),
        .MON_M_AXI_bresp(table_serch_1_m_axi_aximm0_BRESP),
        .MON_M_AXI_bvalid(table_serch_1_m_axi_aximm0_BVALID),
        .MON_M_AXI_rdata(table_serch_1_m_axi_aximm0_RDATA),
        .MON_M_AXI_rid(1'b0),
        .MON_M_AXI_rlast(table_serch_1_m_axi_aximm0_RLAST),
        .MON_M_AXI_rready(table_serch_1_m_axi_aximm0_RREADY),
        .MON_M_AXI_rresp(table_serch_1_m_axi_aximm0_RRESP),
        .MON_M_AXI_rvalid(table_serch_1_m_axi_aximm0_RVALID),
        .MON_M_AXI_wdata(table_serch_1_m_axi_aximm0_WDATA),
        .MON_M_AXI_wlast(table_serch_1_m_axi_aximm0_WLAST),
        .MON_M_AXI_wready(table_serch_1_m_axi_aximm0_WREADY),
        .MON_M_AXI_wstrb(table_serch_1_m_axi_aximm0_WSTRB),
        .MON_M_AXI_wvalid(table_serch_1_m_axi_aximm0_WVALID),
        .MON_S_AXI_araddr(slr0_M01_AXI_ARADDR),
        .MON_S_AXI_arprot(slr0_M01_AXI_ARPROT),
        .MON_S_AXI_arready(slr0_M01_AXI_ARREADY),
        .MON_S_AXI_arvalid(slr0_M01_AXI_ARVALID),
        .MON_S_AXI_awaddr(slr0_M01_AXI_AWADDR),
        .MON_S_AXI_awprot(slr0_M01_AXI_AWPROT),
        .MON_S_AXI_awready(slr0_M01_AXI_AWREADY),
        .MON_S_AXI_awvalid(slr0_M01_AXI_AWVALID),
        .MON_S_AXI_bready(slr0_M01_AXI_BREADY),
        .MON_S_AXI_bresp(slr0_M01_AXI_BRESP),
        .MON_S_AXI_bvalid(slr0_M01_AXI_BVALID),
        .MON_S_AXI_rdata(slr0_M01_AXI_RDATA),
        .MON_S_AXI_rready(slr0_M01_AXI_RREADY),
        .MON_S_AXI_rresp(slr0_M01_AXI_RRESP),
        .MON_S_AXI_rvalid(slr0_M01_AXI_RVALID),
        .MON_S_AXI_wdata(slr0_M01_AXI_WDATA),
        .MON_S_AXI_wready(slr0_M01_AXI_WREADY),
        .MON_S_AXI_wstrb(slr0_M01_AXI_WSTRB),
        .MON_S_AXI_wvalid(slr0_M01_AXI_WVALID),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID),
        .S_AXIMM_araddr(xtlm_simple_intercon_0_M04_AXI_ARADDR),
        .S_AXIMM_arburst(xtlm_simple_intercon_0_M04_AXI_ARBURST),
        .S_AXIMM_arid(xtlm_simple_intercon_0_M04_AXI_ARID),
        .S_AXIMM_arlen(xtlm_simple_intercon_0_M04_AXI_ARLEN),
        .S_AXIMM_arready(xtlm_simple_intercon_0_M04_AXI_ARREADY),
        .S_AXIMM_arsize(xtlm_simple_intercon_0_M04_AXI_ARSIZE),
        .S_AXIMM_arvalid(xtlm_simple_intercon_0_M04_AXI_ARVALID),
        .S_AXIMM_awaddr(xtlm_simple_intercon_0_M04_AXI_AWADDR),
        .S_AXIMM_awburst(xtlm_simple_intercon_0_M04_AXI_AWBURST),
        .S_AXIMM_awid(xtlm_simple_intercon_0_M04_AXI_AWID),
        .S_AXIMM_awlen(xtlm_simple_intercon_0_M04_AXI_AWLEN),
        .S_AXIMM_awready(xtlm_simple_intercon_0_M04_AXI_AWREADY),
        .S_AXIMM_awsize(xtlm_simple_intercon_0_M04_AXI_AWSIZE),
        .S_AXIMM_awvalid(xtlm_simple_intercon_0_M04_AXI_AWVALID),
        .S_AXIMM_bid(xtlm_simple_intercon_0_M04_AXI_BID),
        .S_AXIMM_bready(xtlm_simple_intercon_0_M04_AXI_BREADY),
        .S_AXIMM_bresp(xtlm_simple_intercon_0_M04_AXI_BRESP),
        .S_AXIMM_bvalid(xtlm_simple_intercon_0_M04_AXI_BVALID),
        .S_AXIMM_rdata(xtlm_simple_intercon_0_M04_AXI_RDATA),
        .S_AXIMM_rid(xtlm_simple_intercon_0_M04_AXI_RID),
        .S_AXIMM_rlast(xtlm_simple_intercon_0_M04_AXI_RLAST),
        .S_AXIMM_rready(xtlm_simple_intercon_0_M04_AXI_RREADY),
        .S_AXIMM_rresp(xtlm_simple_intercon_0_M04_AXI_RRESP),
        .S_AXIMM_rvalid(xtlm_simple_intercon_0_M04_AXI_RVALID),
        .S_AXIMM_wdata(xtlm_simple_intercon_0_M04_AXI_WDATA),
        .S_AXIMM_wlast(xtlm_simple_intercon_0_M04_AXI_WLAST),
        .S_AXIMM_wready(xtlm_simple_intercon_0_M04_AXI_WREADY),
        .S_AXIMM_wstrb(xtlm_simple_intercon_0_M04_AXI_WSTRB),
        .S_AXIMM_wvalid(xtlm_simple_intercon_0_M04_AXI_WVALID),
        .s_aximm_aresetn(ext_reset_in_1_1),
        .s_aximm_clk(slowest_sync_clk_1_1),
        .trace_clk(slowest_sync_clk_0_1),
        .trace_rst(slr0_peripheral_aresetn));
  interrupt_concat_imp_14CZY9A interrupt_concat
       (.In0(table_serch_1_interrupt),
        .xlconcat_interrupt_dout(irq_cu_1));
  emu_kernel2_clk_1 kernel2_clk
       (.clk(slowest_sync_clk_2_1),
        .sync_rst(ext_reset_in_2_1));
  emu_kernel_clk_1 kernel_clk
       (.clk(slowest_sync_clk_0_1),
        .sync_rst(ext_reset_in_0_1));
  (* DPA_TRACE_SLAVE = "true" *) 
  emu_memory_subsystem_0 memory_subsystem
       (.M00_AXI_araddr(memory_subsystem_M00_AXI_ARADDR),
        .M00_AXI_arburst(memory_subsystem_M00_AXI_ARBURST),
        .M00_AXI_arcache(memory_subsystem_M00_AXI_ARCACHE),
        .M00_AXI_arid(memory_subsystem_M00_AXI_ARID),
        .M00_AXI_arlen(memory_subsystem_M00_AXI_ARLEN),
        .M00_AXI_arlock(memory_subsystem_M00_AXI_ARLOCK),
        .M00_AXI_arprot(memory_subsystem_M00_AXI_ARPROT),
        .M00_AXI_arqos(memory_subsystem_M00_AXI_ARQOS),
        .M00_AXI_arready(memory_subsystem_M00_AXI_ARREADY),
        .M00_AXI_arsize(memory_subsystem_M00_AXI_ARSIZE),
        .M00_AXI_aruser(memory_subsystem_M00_AXI_ARUSER),
        .M00_AXI_arvalid(memory_subsystem_M00_AXI_ARVALID),
        .M00_AXI_awaddr(memory_subsystem_M00_AXI_AWADDR),
        .M00_AXI_awburst(memory_subsystem_M00_AXI_AWBURST),
        .M00_AXI_awcache(memory_subsystem_M00_AXI_AWCACHE),
        .M00_AXI_awid(memory_subsystem_M00_AXI_AWID),
        .M00_AXI_awlen(memory_subsystem_M00_AXI_AWLEN),
        .M00_AXI_awlock(memory_subsystem_M00_AXI_AWLOCK),
        .M00_AXI_awprot(memory_subsystem_M00_AXI_AWPROT),
        .M00_AXI_awqos(memory_subsystem_M00_AXI_AWQOS),
        .M00_AXI_awready(memory_subsystem_M00_AXI_AWREADY),
        .M00_AXI_awsize(memory_subsystem_M00_AXI_AWSIZE),
        .M00_AXI_awuser(memory_subsystem_M00_AXI_AWUSER),
        .M00_AXI_awvalid(memory_subsystem_M00_AXI_AWVALID),
        .M00_AXI_bid(memory_subsystem_M00_AXI_BID),
        .M00_AXI_bready(memory_subsystem_M00_AXI_BREADY),
        .M00_AXI_bresp(memory_subsystem_M00_AXI_BRESP),
        .M00_AXI_buser(memory_subsystem_M00_AXI_BUSER),
        .M00_AXI_bvalid(memory_subsystem_M00_AXI_BVALID),
        .M00_AXI_rdata(memory_subsystem_M00_AXI_RDATA),
        .M00_AXI_rid(memory_subsystem_M00_AXI_RID),
        .M00_AXI_rlast(memory_subsystem_M00_AXI_RLAST),
        .M00_AXI_rready(memory_subsystem_M00_AXI_RREADY),
        .M00_AXI_rresp(memory_subsystem_M00_AXI_RRESP),
        .M00_AXI_ruser(memory_subsystem_M00_AXI_RUSER),
        .M00_AXI_rvalid(memory_subsystem_M00_AXI_RVALID),
        .M00_AXI_wdata(memory_subsystem_M00_AXI_WDATA),
        .M00_AXI_wlast(memory_subsystem_M00_AXI_WLAST),
        .M00_AXI_wready(memory_subsystem_M00_AXI_WREADY),
        .M00_AXI_wstrb(memory_subsystem_M00_AXI_WSTRB),
        .M00_AXI_wuser(memory_subsystem_M00_AXI_WUSER),
        .M00_AXI_wvalid(memory_subsystem_M00_AXI_WVALID),
        .M01_AXI_araddr(memory_subsystem_M01_AXI_ARADDR),
        .M01_AXI_arburst(memory_subsystem_M01_AXI_ARBURST),
        .M01_AXI_arcache(memory_subsystem_M01_AXI_ARCACHE),
        .M01_AXI_arid(memory_subsystem_M01_AXI_ARID),
        .M01_AXI_arlen(memory_subsystem_M01_AXI_ARLEN),
        .M01_AXI_arlock(memory_subsystem_M01_AXI_ARLOCK),
        .M01_AXI_arprot(memory_subsystem_M01_AXI_ARPROT),
        .M01_AXI_arqos(memory_subsystem_M01_AXI_ARQOS),
        .M01_AXI_arready(memory_subsystem_M01_AXI_ARREADY),
        .M01_AXI_arsize(memory_subsystem_M01_AXI_ARSIZE),
        .M01_AXI_aruser(memory_subsystem_M01_AXI_ARUSER),
        .M01_AXI_arvalid(memory_subsystem_M01_AXI_ARVALID),
        .M01_AXI_awaddr(memory_subsystem_M01_AXI_AWADDR),
        .M01_AXI_awburst(memory_subsystem_M01_AXI_AWBURST),
        .M01_AXI_awcache(memory_subsystem_M01_AXI_AWCACHE),
        .M01_AXI_awid(memory_subsystem_M01_AXI_AWID),
        .M01_AXI_awlen(memory_subsystem_M01_AXI_AWLEN),
        .M01_AXI_awlock(memory_subsystem_M01_AXI_AWLOCK),
        .M01_AXI_awprot(memory_subsystem_M01_AXI_AWPROT),
        .M01_AXI_awqos(memory_subsystem_M01_AXI_AWQOS),
        .M01_AXI_awready(memory_subsystem_M01_AXI_AWREADY),
        .M01_AXI_awsize(memory_subsystem_M01_AXI_AWSIZE),
        .M01_AXI_awuser(memory_subsystem_M01_AXI_AWUSER),
        .M01_AXI_awvalid(memory_subsystem_M01_AXI_AWVALID),
        .M01_AXI_bid(memory_subsystem_M01_AXI_BID),
        .M01_AXI_bready(memory_subsystem_M01_AXI_BREADY),
        .M01_AXI_bresp(memory_subsystem_M01_AXI_BRESP),
        .M01_AXI_buser(memory_subsystem_M01_AXI_BUSER),
        .M01_AXI_bvalid(memory_subsystem_M01_AXI_BVALID),
        .M01_AXI_rdata(memory_subsystem_M01_AXI_RDATA),
        .M01_AXI_rid(memory_subsystem_M01_AXI_RID),
        .M01_AXI_rlast(memory_subsystem_M01_AXI_RLAST),
        .M01_AXI_rready(memory_subsystem_M01_AXI_RREADY),
        .M01_AXI_rresp(memory_subsystem_M01_AXI_RRESP),
        .M01_AXI_ruser(memory_subsystem_M01_AXI_RUSER),
        .M01_AXI_rvalid(memory_subsystem_M01_AXI_RVALID),
        .M01_AXI_wdata(memory_subsystem_M01_AXI_WDATA),
        .M01_AXI_wlast(memory_subsystem_M01_AXI_WLAST),
        .M01_AXI_wready(memory_subsystem_M01_AXI_WREADY),
        .M01_AXI_wstrb(memory_subsystem_M01_AXI_WSTRB),
        .M01_AXI_wuser(memory_subsystem_M01_AXI_WUSER),
        .M01_AXI_wvalid(memory_subsystem_M01_AXI_WVALID),
        .M02_AXI_araddr(memory_subsystem_M02_AXI_ARADDR),
        .M02_AXI_arburst(memory_subsystem_M02_AXI_ARBURST),
        .M02_AXI_arcache(memory_subsystem_M02_AXI_ARCACHE),
        .M02_AXI_arid(memory_subsystem_M02_AXI_ARID),
        .M02_AXI_arlen(memory_subsystem_M02_AXI_ARLEN),
        .M02_AXI_arlock(memory_subsystem_M02_AXI_ARLOCK),
        .M02_AXI_arprot(memory_subsystem_M02_AXI_ARPROT),
        .M02_AXI_arqos(memory_subsystem_M02_AXI_ARQOS),
        .M02_AXI_arready(memory_subsystem_M02_AXI_ARREADY),
        .M02_AXI_arsize(memory_subsystem_M02_AXI_ARSIZE),
        .M02_AXI_aruser(memory_subsystem_M02_AXI_ARUSER),
        .M02_AXI_arvalid(memory_subsystem_M02_AXI_ARVALID),
        .M02_AXI_awaddr(memory_subsystem_M02_AXI_AWADDR),
        .M02_AXI_awburst(memory_subsystem_M02_AXI_AWBURST),
        .M02_AXI_awcache(memory_subsystem_M02_AXI_AWCACHE),
        .M02_AXI_awid(memory_subsystem_M02_AXI_AWID),
        .M02_AXI_awlen(memory_subsystem_M02_AXI_AWLEN),
        .M02_AXI_awlock(memory_subsystem_M02_AXI_AWLOCK),
        .M02_AXI_awprot(memory_subsystem_M02_AXI_AWPROT),
        .M02_AXI_awqos(memory_subsystem_M02_AXI_AWQOS),
        .M02_AXI_awready(memory_subsystem_M02_AXI_AWREADY),
        .M02_AXI_awsize(memory_subsystem_M02_AXI_AWSIZE),
        .M02_AXI_awuser(memory_subsystem_M02_AXI_AWUSER),
        .M02_AXI_awvalid(memory_subsystem_M02_AXI_AWVALID),
        .M02_AXI_bid(memory_subsystem_M02_AXI_BID),
        .M02_AXI_bready(memory_subsystem_M02_AXI_BREADY),
        .M02_AXI_bresp(memory_subsystem_M02_AXI_BRESP),
        .M02_AXI_buser(memory_subsystem_M02_AXI_BUSER),
        .M02_AXI_bvalid(memory_subsystem_M02_AXI_BVALID),
        .M02_AXI_rdata(memory_subsystem_M02_AXI_RDATA),
        .M02_AXI_rid(memory_subsystem_M02_AXI_RID),
        .M02_AXI_rlast(memory_subsystem_M02_AXI_RLAST),
        .M02_AXI_rready(memory_subsystem_M02_AXI_RREADY),
        .M02_AXI_rresp(memory_subsystem_M02_AXI_RRESP),
        .M02_AXI_ruser(memory_subsystem_M02_AXI_RUSER),
        .M02_AXI_rvalid(memory_subsystem_M02_AXI_RVALID),
        .M02_AXI_wdata(memory_subsystem_M02_AXI_WDATA),
        .M02_AXI_wlast(memory_subsystem_M02_AXI_WLAST),
        .M02_AXI_wready(memory_subsystem_M02_AXI_WREADY),
        .M02_AXI_wstrb(memory_subsystem_M02_AXI_WSTRB),
        .M02_AXI_wuser(memory_subsystem_M02_AXI_WUSER),
        .M02_AXI_wvalid(memory_subsystem_M02_AXI_WVALID),
        .M03_AXI_araddr(memory_subsystem_M03_AXI_ARADDR),
        .M03_AXI_arburst(memory_subsystem_M03_AXI_ARBURST),
        .M03_AXI_arcache(memory_subsystem_M03_AXI_ARCACHE),
        .M03_AXI_arid(memory_subsystem_M03_AXI_ARID),
        .M03_AXI_arlen(memory_subsystem_M03_AXI_ARLEN),
        .M03_AXI_arlock(memory_subsystem_M03_AXI_ARLOCK),
        .M03_AXI_arprot(memory_subsystem_M03_AXI_ARPROT),
        .M03_AXI_arqos(memory_subsystem_M03_AXI_ARQOS),
        .M03_AXI_arready(memory_subsystem_M03_AXI_ARREADY),
        .M03_AXI_arsize(memory_subsystem_M03_AXI_ARSIZE),
        .M03_AXI_aruser(memory_subsystem_M03_AXI_ARUSER),
        .M03_AXI_arvalid(memory_subsystem_M03_AXI_ARVALID),
        .M03_AXI_awaddr(memory_subsystem_M03_AXI_AWADDR),
        .M03_AXI_awburst(memory_subsystem_M03_AXI_AWBURST),
        .M03_AXI_awcache(memory_subsystem_M03_AXI_AWCACHE),
        .M03_AXI_awid(memory_subsystem_M03_AXI_AWID),
        .M03_AXI_awlen(memory_subsystem_M03_AXI_AWLEN),
        .M03_AXI_awlock(memory_subsystem_M03_AXI_AWLOCK),
        .M03_AXI_awprot(memory_subsystem_M03_AXI_AWPROT),
        .M03_AXI_awqos(memory_subsystem_M03_AXI_AWQOS),
        .M03_AXI_awready(memory_subsystem_M03_AXI_AWREADY),
        .M03_AXI_awsize(memory_subsystem_M03_AXI_AWSIZE),
        .M03_AXI_awuser(memory_subsystem_M03_AXI_AWUSER),
        .M03_AXI_awvalid(memory_subsystem_M03_AXI_AWVALID),
        .M03_AXI_bid(memory_subsystem_M03_AXI_BID),
        .M03_AXI_bready(memory_subsystem_M03_AXI_BREADY),
        .M03_AXI_bresp(memory_subsystem_M03_AXI_BRESP),
        .M03_AXI_buser(memory_subsystem_M03_AXI_BUSER),
        .M03_AXI_bvalid(memory_subsystem_M03_AXI_BVALID),
        .M03_AXI_rdata(memory_subsystem_M03_AXI_RDATA),
        .M03_AXI_rid(memory_subsystem_M03_AXI_RID),
        .M03_AXI_rlast(memory_subsystem_M03_AXI_RLAST),
        .M03_AXI_rready(memory_subsystem_M03_AXI_RREADY),
        .M03_AXI_rresp(memory_subsystem_M03_AXI_RRESP),
        .M03_AXI_ruser(memory_subsystem_M03_AXI_RUSER),
        .M03_AXI_rvalid(memory_subsystem_M03_AXI_RVALID),
        .M03_AXI_wdata(memory_subsystem_M03_AXI_WDATA),
        .M03_AXI_wlast(memory_subsystem_M03_AXI_WLAST),
        .M03_AXI_wready(memory_subsystem_M03_AXI_WREADY),
        .M03_AXI_wstrb(memory_subsystem_M03_AXI_WSTRB),
        .M03_AXI_wuser(memory_subsystem_M03_AXI_WUSER),
        .M03_AXI_wvalid(memory_subsystem_M03_AXI_WVALID),
        .S00_AXI_araddr(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARADDR),
        .S00_AXI_arburst(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARBURST),
        .S00_AXI_arcache(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARCACHE),
        .S00_AXI_arid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARID),
        .S00_AXI_arlen(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLEN),
        .S00_AXI_arlock(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLOCK),
        .S00_AXI_arprot(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARPROT),
        .S00_AXI_arqos(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARQOS),
        .S00_AXI_arready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARREADY),
        .S00_AXI_arsize(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARSIZE),
        .S00_AXI_aruser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARUSER),
        .S00_AXI_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARVALID),
        .S00_AXI_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWADDR),
        .S00_AXI_awburst(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWBURST),
        .S00_AXI_awcache(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWCACHE),
        .S00_AXI_awid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWID),
        .S00_AXI_awlen(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLEN),
        .S00_AXI_awlock(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLOCK),
        .S00_AXI_awprot(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWPROT),
        .S00_AXI_awqos(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWQOS),
        .S00_AXI_awready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWREADY),
        .S00_AXI_awsize(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWSIZE),
        .S00_AXI_awuser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWUSER),
        .S00_AXI_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWVALID),
        .S00_AXI_bid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BID),
        .S00_AXI_bready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BREADY),
        .S00_AXI_bresp(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BRESP),
        .S00_AXI_buser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BUSER),
        .S00_AXI_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BVALID),
        .S00_AXI_rdata(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RDATA),
        .S00_AXI_rid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RID),
        .S00_AXI_rlast(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RLAST),
        .S00_AXI_rready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RREADY),
        .S00_AXI_rresp(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RRESP),
        .S00_AXI_ruser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RUSER),
        .S00_AXI_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RVALID),
        .S00_AXI_wdata(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WDATA),
        .S00_AXI_wlast(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WLAST),
        .S00_AXI_wready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WREADY),
        .S00_AXI_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WSTRB),
        .S00_AXI_wuser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WUSER),
        .S00_AXI_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WVALID),
        .S01_AXI_araddr(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARADDR),
        .S01_AXI_arburst(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARBURST),
        .S01_AXI_arcache(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARCACHE),
        .S01_AXI_arid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARID),
        .S01_AXI_arlen(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLEN),
        .S01_AXI_arlock(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLOCK),
        .S01_AXI_arprot(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARPROT),
        .S01_AXI_arqos(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARQOS),
        .S01_AXI_arready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARREADY),
        .S01_AXI_arsize(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARSIZE),
        .S01_AXI_aruser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARUSER),
        .S01_AXI_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARVALID),
        .S01_AXI_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWADDR),
        .S01_AXI_awburst(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWBURST),
        .S01_AXI_awcache(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWCACHE),
        .S01_AXI_awid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWID),
        .S01_AXI_awlen(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLEN),
        .S01_AXI_awlock(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLOCK),
        .S01_AXI_awprot(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWPROT),
        .S01_AXI_awqos(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWQOS),
        .S01_AXI_awready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWREADY),
        .S01_AXI_awsize(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWSIZE),
        .S01_AXI_awuser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWUSER),
        .S01_AXI_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWVALID),
        .S01_AXI_bid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BID),
        .S01_AXI_bready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BREADY),
        .S01_AXI_bresp(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BRESP),
        .S01_AXI_buser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BUSER),
        .S01_AXI_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BVALID),
        .S01_AXI_rdata(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RDATA),
        .S01_AXI_rid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RID),
        .S01_AXI_rlast(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RLAST),
        .S01_AXI_rready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RREADY),
        .S01_AXI_rresp(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RRESP),
        .S01_AXI_ruser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RUSER),
        .S01_AXI_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RVALID),
        .S01_AXI_wdata(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WDATA),
        .S01_AXI_wlast(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WLAST),
        .S01_AXI_wready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WREADY),
        .S01_AXI_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WSTRB),
        .S01_AXI_wuser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WUSER),
        .S01_AXI_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WVALID),
        .S02_AXI_araddr(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARADDR),
        .S02_AXI_arburst(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARBURST),
        .S02_AXI_arcache(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARCACHE),
        .S02_AXI_arid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARID),
        .S02_AXI_arlen(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLEN),
        .S02_AXI_arlock(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLOCK),
        .S02_AXI_arprot(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARPROT),
        .S02_AXI_arqos(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARQOS),
        .S02_AXI_arready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARREADY),
        .S02_AXI_arsize(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARSIZE),
        .S02_AXI_aruser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARUSER),
        .S02_AXI_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARVALID),
        .S02_AXI_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWADDR),
        .S02_AXI_awburst(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWBURST),
        .S02_AXI_awcache(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWCACHE),
        .S02_AXI_awid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWID),
        .S02_AXI_awlen(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLEN),
        .S02_AXI_awlock(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLOCK),
        .S02_AXI_awprot(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWPROT),
        .S02_AXI_awqos(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWQOS),
        .S02_AXI_awready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWREADY),
        .S02_AXI_awsize(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWSIZE),
        .S02_AXI_awuser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWUSER),
        .S02_AXI_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWVALID),
        .S02_AXI_bid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BID),
        .S02_AXI_bready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BREADY),
        .S02_AXI_bresp(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BRESP),
        .S02_AXI_buser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BUSER),
        .S02_AXI_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BVALID),
        .S02_AXI_rdata(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RDATA),
        .S02_AXI_rid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RID),
        .S02_AXI_rlast(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RLAST),
        .S02_AXI_rready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RREADY),
        .S02_AXI_rresp(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RRESP),
        .S02_AXI_ruser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RUSER),
        .S02_AXI_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RVALID),
        .S02_AXI_wdata(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WDATA),
        .S02_AXI_wlast(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WLAST),
        .S02_AXI_wready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WREADY),
        .S02_AXI_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WSTRB),
        .S02_AXI_wuser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WUSER),
        .S02_AXI_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WVALID),
        .S03_AXI_araddr(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARADDR),
        .S03_AXI_arburst(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARBURST),
        .S03_AXI_arcache(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARCACHE),
        .S03_AXI_arid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARID),
        .S03_AXI_arlen(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLEN),
        .S03_AXI_arlock(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLOCK),
        .S03_AXI_arprot(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARPROT),
        .S03_AXI_arqos(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARQOS),
        .S03_AXI_arready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARREADY),
        .S03_AXI_arsize(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARSIZE),
        .S03_AXI_aruser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARUSER),
        .S03_AXI_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARVALID),
        .S03_AXI_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWADDR),
        .S03_AXI_awburst(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWBURST),
        .S03_AXI_awcache(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWCACHE),
        .S03_AXI_awid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWID),
        .S03_AXI_awlen(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLEN),
        .S03_AXI_awlock(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLOCK),
        .S03_AXI_awprot(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWPROT),
        .S03_AXI_awqos(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWQOS),
        .S03_AXI_awready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWREADY),
        .S03_AXI_awsize(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWSIZE),
        .S03_AXI_awuser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWUSER),
        .S03_AXI_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWVALID),
        .S03_AXI_bid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BID),
        .S03_AXI_bready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BREADY),
        .S03_AXI_bresp(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BRESP),
        .S03_AXI_buser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BUSER),
        .S03_AXI_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BVALID),
        .S03_AXI_rdata(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RDATA),
        .S03_AXI_rid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RID),
        .S03_AXI_rlast(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RLAST),
        .S03_AXI_rready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RREADY),
        .S03_AXI_rresp(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RRESP),
        .S03_AXI_ruser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RUSER),
        .S03_AXI_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RVALID),
        .S03_AXI_wdata(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WDATA),
        .S03_AXI_wlast(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WLAST),
        .S03_AXI_wready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WREADY),
        .S03_AXI_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WSTRB),
        .S03_AXI_wuser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WUSER),
        .S03_AXI_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WVALID),
        .S04_AXI_araddr(table_serch_1_m_axi_plram0_ARADDR),
        .S04_AXI_arcache(table_serch_1_m_axi_plram0_ARCACHE),
        .S04_AXI_arlen(table_serch_1_m_axi_plram0_ARLEN),
        .S04_AXI_arlock(table_serch_1_m_axi_plram0_ARLOCK[0]),
        .S04_AXI_arprot(table_serch_1_m_axi_plram0_ARPROT),
        .S04_AXI_arqos(table_serch_1_m_axi_plram0_ARQOS),
        .S04_AXI_arready(table_serch_1_m_axi_plram0_ARREADY),
        .S04_AXI_arregion(table_serch_1_m_axi_plram0_ARREGION),
        .S04_AXI_arsize(table_serch_1_m_axi_plram0_ARSIZE),
        .S04_AXI_arvalid(table_serch_1_m_axi_plram0_ARVALID),
        .S04_AXI_awaddr(table_serch_1_m_axi_plram0_AWADDR),
        .S04_AXI_awcache(table_serch_1_m_axi_plram0_AWCACHE),
        .S04_AXI_awlen(table_serch_1_m_axi_plram0_AWLEN),
        .S04_AXI_awlock(table_serch_1_m_axi_plram0_AWLOCK[0]),
        .S04_AXI_awprot(table_serch_1_m_axi_plram0_AWPROT),
        .S04_AXI_awqos(table_serch_1_m_axi_plram0_AWQOS),
        .S04_AXI_awready(table_serch_1_m_axi_plram0_AWREADY),
        .S04_AXI_awregion(table_serch_1_m_axi_plram0_AWREGION),
        .S04_AXI_awsize(table_serch_1_m_axi_plram0_AWSIZE),
        .S04_AXI_awvalid(table_serch_1_m_axi_plram0_AWVALID),
        .S04_AXI_bready(table_serch_1_m_axi_plram0_BREADY),
        .S04_AXI_bresp(table_serch_1_m_axi_plram0_BRESP),
        .S04_AXI_bvalid(table_serch_1_m_axi_plram0_BVALID),
        .S04_AXI_rdata(table_serch_1_m_axi_plram0_RDATA),
        .S04_AXI_rlast(table_serch_1_m_axi_plram0_RLAST),
        .S04_AXI_rready(table_serch_1_m_axi_plram0_RREADY),
        .S04_AXI_rresp(table_serch_1_m_axi_plram0_RRESP),
        .S04_AXI_rvalid(table_serch_1_m_axi_plram0_RVALID),
        .S04_AXI_wdata(table_serch_1_m_axi_plram0_WDATA),
        .S04_AXI_wlast(table_serch_1_m_axi_plram0_WLAST),
        .S04_AXI_wready(table_serch_1_m_axi_plram0_WREADY),
        .S04_AXI_wstrb(table_serch_1_m_axi_plram0_WSTRB),
        .S04_AXI_wvalid(table_serch_1_m_axi_plram0_WVALID),
        .S05_AXI_araddr(table_serch_1_m_axi_aximm0_ARADDR),
        .S05_AXI_arcache(table_serch_1_m_axi_aximm0_ARCACHE),
        .S05_AXI_arlen(table_serch_1_m_axi_aximm0_ARLEN),
        .S05_AXI_arlock(table_serch_1_m_axi_aximm0_ARLOCK[0]),
        .S05_AXI_arprot(table_serch_1_m_axi_aximm0_ARPROT),
        .S05_AXI_arqos(table_serch_1_m_axi_aximm0_ARQOS),
        .S05_AXI_arready(table_serch_1_m_axi_aximm0_ARREADY),
        .S05_AXI_arregion(table_serch_1_m_axi_aximm0_ARREGION),
        .S05_AXI_arsize(table_serch_1_m_axi_aximm0_ARSIZE),
        .S05_AXI_arvalid(table_serch_1_m_axi_aximm0_ARVALID),
        .S05_AXI_awaddr(table_serch_1_m_axi_aximm0_AWADDR),
        .S05_AXI_awcache(table_serch_1_m_axi_aximm0_AWCACHE),
        .S05_AXI_awlen(table_serch_1_m_axi_aximm0_AWLEN),
        .S05_AXI_awlock(table_serch_1_m_axi_aximm0_AWLOCK[0]),
        .S05_AXI_awprot(table_serch_1_m_axi_aximm0_AWPROT),
        .S05_AXI_awqos(table_serch_1_m_axi_aximm0_AWQOS),
        .S05_AXI_awready(table_serch_1_m_axi_aximm0_AWREADY),
        .S05_AXI_awregion(table_serch_1_m_axi_aximm0_AWREGION),
        .S05_AXI_awsize(table_serch_1_m_axi_aximm0_AWSIZE),
        .S05_AXI_awvalid(table_serch_1_m_axi_aximm0_AWVALID),
        .S05_AXI_bready(table_serch_1_m_axi_aximm0_BREADY),
        .S05_AXI_bresp(table_serch_1_m_axi_aximm0_BRESP),
        .S05_AXI_bvalid(table_serch_1_m_axi_aximm0_BVALID),
        .S05_AXI_rdata(table_serch_1_m_axi_aximm0_RDATA),
        .S05_AXI_rlast(table_serch_1_m_axi_aximm0_RLAST),
        .S05_AXI_rready(table_serch_1_m_axi_aximm0_RREADY),
        .S05_AXI_rresp(table_serch_1_m_axi_aximm0_RRESP),
        .S05_AXI_rvalid(table_serch_1_m_axi_aximm0_RVALID),
        .S05_AXI_wdata(table_serch_1_m_axi_aximm0_WDATA),
        .S05_AXI_wlast(table_serch_1_m_axi_aximm0_WLAST),
        .S05_AXI_wready(table_serch_1_m_axi_aximm0_WREADY),
        .S05_AXI_wstrb(table_serch_1_m_axi_aximm0_WSTRB),
        .S05_AXI_wvalid(table_serch_1_m_axi_aximm0_WVALID),
        .S06_AXI_araddr(table_serch_1_m_axi_aximm1_ARADDR),
        .S06_AXI_arcache(table_serch_1_m_axi_aximm1_ARCACHE),
        .S06_AXI_arlen(table_serch_1_m_axi_aximm1_ARLEN),
        .S06_AXI_arlock(table_serch_1_m_axi_aximm1_ARLOCK[0]),
        .S06_AXI_arprot(table_serch_1_m_axi_aximm1_ARPROT),
        .S06_AXI_arqos(table_serch_1_m_axi_aximm1_ARQOS),
        .S06_AXI_arready(table_serch_1_m_axi_aximm1_ARREADY),
        .S06_AXI_arregion(table_serch_1_m_axi_aximm1_ARREGION),
        .S06_AXI_arsize(table_serch_1_m_axi_aximm1_ARSIZE),
        .S06_AXI_arvalid(table_serch_1_m_axi_aximm1_ARVALID),
        .S06_AXI_awaddr(table_serch_1_m_axi_aximm1_AWADDR),
        .S06_AXI_awcache(table_serch_1_m_axi_aximm1_AWCACHE),
        .S06_AXI_awlen(table_serch_1_m_axi_aximm1_AWLEN),
        .S06_AXI_awlock(table_serch_1_m_axi_aximm1_AWLOCK[0]),
        .S06_AXI_awprot(table_serch_1_m_axi_aximm1_AWPROT),
        .S06_AXI_awqos(table_serch_1_m_axi_aximm1_AWQOS),
        .S06_AXI_awready(table_serch_1_m_axi_aximm1_AWREADY),
        .S06_AXI_awregion(table_serch_1_m_axi_aximm1_AWREGION),
        .S06_AXI_awsize(table_serch_1_m_axi_aximm1_AWSIZE),
        .S06_AXI_awvalid(table_serch_1_m_axi_aximm1_AWVALID),
        .S06_AXI_bready(table_serch_1_m_axi_aximm1_BREADY),
        .S06_AXI_bresp(table_serch_1_m_axi_aximm1_BRESP),
        .S06_AXI_bvalid(table_serch_1_m_axi_aximm1_BVALID),
        .S06_AXI_rdata(table_serch_1_m_axi_aximm1_RDATA),
        .S06_AXI_rlast(table_serch_1_m_axi_aximm1_RLAST),
        .S06_AXI_rready(table_serch_1_m_axi_aximm1_RREADY),
        .S06_AXI_rresp(table_serch_1_m_axi_aximm1_RRESP),
        .S06_AXI_rvalid(table_serch_1_m_axi_aximm1_RVALID),
        .S06_AXI_wdata(table_serch_1_m_axi_aximm1_WDATA),
        .S06_AXI_wlast(table_serch_1_m_axi_aximm1_WLAST),
        .S06_AXI_wready(table_serch_1_m_axi_aximm1_WREADY),
        .S06_AXI_wstrb(table_serch_1_m_axi_aximm1_WSTRB),
        .S06_AXI_wvalid(table_serch_1_m_axi_aximm1_WVALID),
        .S07_AXI_araddr(table_serch_1_m_axi_aximm2_ARADDR),
        .S07_AXI_arcache(table_serch_1_m_axi_aximm2_ARCACHE),
        .S07_AXI_arlen(table_serch_1_m_axi_aximm2_ARLEN),
        .S07_AXI_arlock(table_serch_1_m_axi_aximm2_ARLOCK[0]),
        .S07_AXI_arprot(table_serch_1_m_axi_aximm2_ARPROT),
        .S07_AXI_arqos(table_serch_1_m_axi_aximm2_ARQOS),
        .S07_AXI_arready(table_serch_1_m_axi_aximm2_ARREADY),
        .S07_AXI_arregion(table_serch_1_m_axi_aximm2_ARREGION),
        .S07_AXI_arsize(table_serch_1_m_axi_aximm2_ARSIZE),
        .S07_AXI_arvalid(table_serch_1_m_axi_aximm2_ARVALID),
        .S07_AXI_awaddr(table_serch_1_m_axi_aximm2_AWADDR),
        .S07_AXI_awcache(table_serch_1_m_axi_aximm2_AWCACHE),
        .S07_AXI_awlen(table_serch_1_m_axi_aximm2_AWLEN),
        .S07_AXI_awlock(table_serch_1_m_axi_aximm2_AWLOCK[0]),
        .S07_AXI_awprot(table_serch_1_m_axi_aximm2_AWPROT),
        .S07_AXI_awqos(table_serch_1_m_axi_aximm2_AWQOS),
        .S07_AXI_awready(table_serch_1_m_axi_aximm2_AWREADY),
        .S07_AXI_awregion(table_serch_1_m_axi_aximm2_AWREGION),
        .S07_AXI_awsize(table_serch_1_m_axi_aximm2_AWSIZE),
        .S07_AXI_awvalid(table_serch_1_m_axi_aximm2_AWVALID),
        .S07_AXI_bready(table_serch_1_m_axi_aximm2_BREADY),
        .S07_AXI_bresp(table_serch_1_m_axi_aximm2_BRESP),
        .S07_AXI_bvalid(table_serch_1_m_axi_aximm2_BVALID),
        .S07_AXI_rdata(table_serch_1_m_axi_aximm2_RDATA),
        .S07_AXI_rlast(table_serch_1_m_axi_aximm2_RLAST),
        .S07_AXI_rready(table_serch_1_m_axi_aximm2_RREADY),
        .S07_AXI_rresp(table_serch_1_m_axi_aximm2_RRESP),
        .S07_AXI_rvalid(table_serch_1_m_axi_aximm2_RVALID),
        .S07_AXI_wdata(table_serch_1_m_axi_aximm2_WDATA),
        .S07_AXI_wlast(table_serch_1_m_axi_aximm2_WLAST),
        .S07_AXI_wready(table_serch_1_m_axi_aximm2_WREADY),
        .S07_AXI_wstrb(table_serch_1_m_axi_aximm2_WSTRB),
        .S07_AXI_wvalid(table_serch_1_m_axi_aximm2_WVALID),
        .S08_AXI_araddr(table_serch_1_m_axi_gmem_ARADDR),
        .S08_AXI_arcache(table_serch_1_m_axi_gmem_ARCACHE),
        .S08_AXI_arlen(table_serch_1_m_axi_gmem_ARLEN),
        .S08_AXI_arlock(table_serch_1_m_axi_gmem_ARLOCK[0]),
        .S08_AXI_arprot(table_serch_1_m_axi_gmem_ARPROT),
        .S08_AXI_arqos(table_serch_1_m_axi_gmem_ARQOS),
        .S08_AXI_arready(table_serch_1_m_axi_gmem_ARREADY),
        .S08_AXI_arregion(table_serch_1_m_axi_gmem_ARREGION),
        .S08_AXI_arsize(table_serch_1_m_axi_gmem_ARSIZE),
        .S08_AXI_arvalid(table_serch_1_m_axi_gmem_ARVALID),
        .S08_AXI_awaddr(table_serch_1_m_axi_gmem_AWADDR),
        .S08_AXI_awcache(table_serch_1_m_axi_gmem_AWCACHE),
        .S08_AXI_awlen(table_serch_1_m_axi_gmem_AWLEN),
        .S08_AXI_awlock(table_serch_1_m_axi_gmem_AWLOCK[0]),
        .S08_AXI_awprot(table_serch_1_m_axi_gmem_AWPROT),
        .S08_AXI_awqos(table_serch_1_m_axi_gmem_AWQOS),
        .S08_AXI_awready(table_serch_1_m_axi_gmem_AWREADY),
        .S08_AXI_awregion(table_serch_1_m_axi_gmem_AWREGION),
        .S08_AXI_awsize(table_serch_1_m_axi_gmem_AWSIZE),
        .S08_AXI_awvalid(table_serch_1_m_axi_gmem_AWVALID),
        .S08_AXI_bready(table_serch_1_m_axi_gmem_BREADY),
        .S08_AXI_bresp(table_serch_1_m_axi_gmem_BRESP),
        .S08_AXI_bvalid(table_serch_1_m_axi_gmem_BVALID),
        .S08_AXI_rdata(table_serch_1_m_axi_gmem_RDATA),
        .S08_AXI_rlast(table_serch_1_m_axi_gmem_RLAST),
        .S08_AXI_rready(table_serch_1_m_axi_gmem_RREADY),
        .S08_AXI_rresp(table_serch_1_m_axi_gmem_RRESP),
        .S08_AXI_rvalid(table_serch_1_m_axi_gmem_RVALID),
        .S08_AXI_wdata(table_serch_1_m_axi_gmem_WDATA),
        .S08_AXI_wlast(table_serch_1_m_axi_gmem_WLAST),
        .S08_AXI_wready(table_serch_1_m_axi_gmem_WREADY),
        .S08_AXI_wstrb(table_serch_1_m_axi_gmem_WSTRB),
        .S08_AXI_wvalid(table_serch_1_m_axi_gmem_WVALID),
        .aclk(ui_clk_clk),
        .aclk1(slowest_sync_clk_0_1),
        .aresetn(ui_clk_sync_rst));
  emu_sim_ddr_0_0 sim_ddr_0
       (.c0_ddr_saxi_aclk(ui_clk_clk),
        .c0_ddr_saxi_araddr(memory_subsystem_M00_AXI_ARADDR),
        .c0_ddr_saxi_arburst(memory_subsystem_M00_AXI_ARBURST),
        .c0_ddr_saxi_arcache(memory_subsystem_M00_AXI_ARCACHE),
        .c0_ddr_saxi_aresetn(ui_clk_sync_rst),
        .c0_ddr_saxi_arid(memory_subsystem_M00_AXI_ARID),
        .c0_ddr_saxi_arlen(memory_subsystem_M00_AXI_ARLEN),
        .c0_ddr_saxi_arlock(memory_subsystem_M00_AXI_ARLOCK),
        .c0_ddr_saxi_arprot(memory_subsystem_M00_AXI_ARPROT),
        .c0_ddr_saxi_arqos(memory_subsystem_M00_AXI_ARQOS),
        .c0_ddr_saxi_arready(memory_subsystem_M00_AXI_ARREADY),
        .c0_ddr_saxi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_arsize(memory_subsystem_M00_AXI_ARSIZE),
        .c0_ddr_saxi_aruser(memory_subsystem_M00_AXI_ARUSER),
        .c0_ddr_saxi_arvalid(memory_subsystem_M00_AXI_ARVALID),
        .c0_ddr_saxi_awaddr(memory_subsystem_M00_AXI_AWADDR),
        .c0_ddr_saxi_awburst(memory_subsystem_M00_AXI_AWBURST),
        .c0_ddr_saxi_awcache(memory_subsystem_M00_AXI_AWCACHE),
        .c0_ddr_saxi_awid(memory_subsystem_M00_AXI_AWID),
        .c0_ddr_saxi_awlen(memory_subsystem_M00_AXI_AWLEN),
        .c0_ddr_saxi_awlock(memory_subsystem_M00_AXI_AWLOCK),
        .c0_ddr_saxi_awprot(memory_subsystem_M00_AXI_AWPROT),
        .c0_ddr_saxi_awqos(memory_subsystem_M00_AXI_AWQOS),
        .c0_ddr_saxi_awready(memory_subsystem_M00_AXI_AWREADY),
        .c0_ddr_saxi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_awsize(memory_subsystem_M00_AXI_AWSIZE),
        .c0_ddr_saxi_awuser(memory_subsystem_M00_AXI_AWUSER),
        .c0_ddr_saxi_awvalid(memory_subsystem_M00_AXI_AWVALID),
        .c0_ddr_saxi_bid(memory_subsystem_M00_AXI_BID),
        .c0_ddr_saxi_bready(memory_subsystem_M00_AXI_BREADY),
        .c0_ddr_saxi_bresp(memory_subsystem_M00_AXI_BRESP),
        .c0_ddr_saxi_buser(memory_subsystem_M00_AXI_BUSER),
        .c0_ddr_saxi_bvalid(memory_subsystem_M00_AXI_BVALID),
        .c0_ddr_saxi_rdata(memory_subsystem_M00_AXI_RDATA),
        .c0_ddr_saxi_rid(memory_subsystem_M00_AXI_RID),
        .c0_ddr_saxi_rlast(memory_subsystem_M00_AXI_RLAST),
        .c0_ddr_saxi_rready(memory_subsystem_M00_AXI_RREADY),
        .c0_ddr_saxi_rresp(memory_subsystem_M00_AXI_RRESP),
        .c0_ddr_saxi_ruser(memory_subsystem_M00_AXI_RUSER),
        .c0_ddr_saxi_rvalid(memory_subsystem_M00_AXI_RVALID),
        .c0_ddr_saxi_wdata(memory_subsystem_M00_AXI_WDATA),
        .c0_ddr_saxi_wlast(memory_subsystem_M00_AXI_WLAST),
        .c0_ddr_saxi_wready(memory_subsystem_M00_AXI_WREADY),
        .c0_ddr_saxi_wstrb(memory_subsystem_M00_AXI_WSTRB),
        .c0_ddr_saxi_wuser(memory_subsystem_M00_AXI_WUSER),
        .c0_ddr_saxi_wvalid(memory_subsystem_M00_AXI_WVALID),
        .c0_ui_clk(ui_clk_clk),
        .s_xdma_axi_aclk(ui_clk_clk),
        .s_xdma_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arburst({1'b0,1'b1}),
        .s_xdma_axi_arcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_aresetn(ui_clk_sync_rst),
        .s_xdma_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlock(1'b0),
        .s_xdma_axi_arprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_aruser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arvalid(1'b0),
        .s_xdma_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awburst({1'b0,1'b1}),
        .s_xdma_axi_awcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlock(1'b0),
        .s_xdma_axi_awprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_awuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awvalid(1'b0),
        .s_xdma_axi_bready(1'b0),
        .s_xdma_axi_rready(1'b0),
        .s_xdma_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_wlast(1'b0),
        .s_xdma_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_xdma_axi_wuser(1'b0),
        .s_xdma_axi_wvalid(1'b0));
  emu_sim_ddr_2_0 sim_ddr_2
       (.c0_ddr_saxi_aclk(ui_clk_clk),
        .c0_ddr_saxi_araddr(memory_subsystem_M02_AXI_ARADDR),
        .c0_ddr_saxi_arburst(memory_subsystem_M02_AXI_ARBURST),
        .c0_ddr_saxi_arcache(memory_subsystem_M02_AXI_ARCACHE),
        .c0_ddr_saxi_aresetn(ui_clk_sync_rst),
        .c0_ddr_saxi_arid(memory_subsystem_M02_AXI_ARID),
        .c0_ddr_saxi_arlen(memory_subsystem_M02_AXI_ARLEN),
        .c0_ddr_saxi_arlock(memory_subsystem_M02_AXI_ARLOCK),
        .c0_ddr_saxi_arprot(memory_subsystem_M02_AXI_ARPROT),
        .c0_ddr_saxi_arqos(memory_subsystem_M02_AXI_ARQOS),
        .c0_ddr_saxi_arready(memory_subsystem_M02_AXI_ARREADY),
        .c0_ddr_saxi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_arsize(memory_subsystem_M02_AXI_ARSIZE),
        .c0_ddr_saxi_aruser(memory_subsystem_M02_AXI_ARUSER),
        .c0_ddr_saxi_arvalid(memory_subsystem_M02_AXI_ARVALID),
        .c0_ddr_saxi_awaddr(memory_subsystem_M02_AXI_AWADDR),
        .c0_ddr_saxi_awburst(memory_subsystem_M02_AXI_AWBURST),
        .c0_ddr_saxi_awcache(memory_subsystem_M02_AXI_AWCACHE),
        .c0_ddr_saxi_awid(memory_subsystem_M02_AXI_AWID),
        .c0_ddr_saxi_awlen(memory_subsystem_M02_AXI_AWLEN),
        .c0_ddr_saxi_awlock(memory_subsystem_M02_AXI_AWLOCK),
        .c0_ddr_saxi_awprot(memory_subsystem_M02_AXI_AWPROT),
        .c0_ddr_saxi_awqos(memory_subsystem_M02_AXI_AWQOS),
        .c0_ddr_saxi_awready(memory_subsystem_M02_AXI_AWREADY),
        .c0_ddr_saxi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_awsize(memory_subsystem_M02_AXI_AWSIZE),
        .c0_ddr_saxi_awuser(memory_subsystem_M02_AXI_AWUSER),
        .c0_ddr_saxi_awvalid(memory_subsystem_M02_AXI_AWVALID),
        .c0_ddr_saxi_bid(memory_subsystem_M02_AXI_BID),
        .c0_ddr_saxi_bready(memory_subsystem_M02_AXI_BREADY),
        .c0_ddr_saxi_bresp(memory_subsystem_M02_AXI_BRESP),
        .c0_ddr_saxi_buser(memory_subsystem_M02_AXI_BUSER),
        .c0_ddr_saxi_bvalid(memory_subsystem_M02_AXI_BVALID),
        .c0_ddr_saxi_rdata(memory_subsystem_M02_AXI_RDATA),
        .c0_ddr_saxi_rid(memory_subsystem_M02_AXI_RID),
        .c0_ddr_saxi_rlast(memory_subsystem_M02_AXI_RLAST),
        .c0_ddr_saxi_rready(memory_subsystem_M02_AXI_RREADY),
        .c0_ddr_saxi_rresp(memory_subsystem_M02_AXI_RRESP),
        .c0_ddr_saxi_ruser(memory_subsystem_M02_AXI_RUSER),
        .c0_ddr_saxi_rvalid(memory_subsystem_M02_AXI_RVALID),
        .c0_ddr_saxi_wdata(memory_subsystem_M02_AXI_WDATA),
        .c0_ddr_saxi_wlast(memory_subsystem_M02_AXI_WLAST),
        .c0_ddr_saxi_wready(memory_subsystem_M02_AXI_WREADY),
        .c0_ddr_saxi_wstrb(memory_subsystem_M02_AXI_WSTRB),
        .c0_ddr_saxi_wuser(memory_subsystem_M02_AXI_WUSER),
        .c0_ddr_saxi_wvalid(memory_subsystem_M02_AXI_WVALID),
        .c0_ui_clk(ui_clk_clk),
        .s_xdma_axi_aclk(ui_clk_clk),
        .s_xdma_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arburst({1'b0,1'b1}),
        .s_xdma_axi_arcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_aresetn(ui_clk_sync_rst),
        .s_xdma_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlock(1'b0),
        .s_xdma_axi_arprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_aruser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arvalid(1'b0),
        .s_xdma_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awburst({1'b0,1'b1}),
        .s_xdma_axi_awcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlock(1'b0),
        .s_xdma_axi_awprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_awuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awvalid(1'b0),
        .s_xdma_axi_bready(1'b0),
        .s_xdma_axi_rready(1'b0),
        .s_xdma_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_wlast(1'b0),
        .s_xdma_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_xdma_axi_wuser(1'b0),
        .s_xdma_axi_wvalid(1'b0));
  emu_sim_ddr_3_0 sim_ddr_3
       (.c0_ddr_saxi_aclk(ui_clk_clk),
        .c0_ddr_saxi_araddr(memory_subsystem_M03_AXI_ARADDR),
        .c0_ddr_saxi_arburst(memory_subsystem_M03_AXI_ARBURST),
        .c0_ddr_saxi_arcache(memory_subsystem_M03_AXI_ARCACHE),
        .c0_ddr_saxi_aresetn(ui_clk_sync_rst),
        .c0_ddr_saxi_arid(memory_subsystem_M03_AXI_ARID),
        .c0_ddr_saxi_arlen(memory_subsystem_M03_AXI_ARLEN),
        .c0_ddr_saxi_arlock(memory_subsystem_M03_AXI_ARLOCK),
        .c0_ddr_saxi_arprot(memory_subsystem_M03_AXI_ARPROT),
        .c0_ddr_saxi_arqos(memory_subsystem_M03_AXI_ARQOS),
        .c0_ddr_saxi_arready(memory_subsystem_M03_AXI_ARREADY),
        .c0_ddr_saxi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_arsize(memory_subsystem_M03_AXI_ARSIZE),
        .c0_ddr_saxi_aruser(memory_subsystem_M03_AXI_ARUSER),
        .c0_ddr_saxi_arvalid(memory_subsystem_M03_AXI_ARVALID),
        .c0_ddr_saxi_awaddr(memory_subsystem_M03_AXI_AWADDR),
        .c0_ddr_saxi_awburst(memory_subsystem_M03_AXI_AWBURST),
        .c0_ddr_saxi_awcache(memory_subsystem_M03_AXI_AWCACHE),
        .c0_ddr_saxi_awid(memory_subsystem_M03_AXI_AWID),
        .c0_ddr_saxi_awlen(memory_subsystem_M03_AXI_AWLEN),
        .c0_ddr_saxi_awlock(memory_subsystem_M03_AXI_AWLOCK),
        .c0_ddr_saxi_awprot(memory_subsystem_M03_AXI_AWPROT),
        .c0_ddr_saxi_awqos(memory_subsystem_M03_AXI_AWQOS),
        .c0_ddr_saxi_awready(memory_subsystem_M03_AXI_AWREADY),
        .c0_ddr_saxi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_awsize(memory_subsystem_M03_AXI_AWSIZE),
        .c0_ddr_saxi_awuser(memory_subsystem_M03_AXI_AWUSER),
        .c0_ddr_saxi_awvalid(memory_subsystem_M03_AXI_AWVALID),
        .c0_ddr_saxi_bid(memory_subsystem_M03_AXI_BID),
        .c0_ddr_saxi_bready(memory_subsystem_M03_AXI_BREADY),
        .c0_ddr_saxi_bresp(memory_subsystem_M03_AXI_BRESP),
        .c0_ddr_saxi_buser(memory_subsystem_M03_AXI_BUSER),
        .c0_ddr_saxi_bvalid(memory_subsystem_M03_AXI_BVALID),
        .c0_ddr_saxi_rdata(memory_subsystem_M03_AXI_RDATA),
        .c0_ddr_saxi_rid(memory_subsystem_M03_AXI_RID),
        .c0_ddr_saxi_rlast(memory_subsystem_M03_AXI_RLAST),
        .c0_ddr_saxi_rready(memory_subsystem_M03_AXI_RREADY),
        .c0_ddr_saxi_rresp(memory_subsystem_M03_AXI_RRESP),
        .c0_ddr_saxi_ruser(memory_subsystem_M03_AXI_RUSER),
        .c0_ddr_saxi_rvalid(memory_subsystem_M03_AXI_RVALID),
        .c0_ddr_saxi_wdata(memory_subsystem_M03_AXI_WDATA),
        .c0_ddr_saxi_wlast(memory_subsystem_M03_AXI_WLAST),
        .c0_ddr_saxi_wready(memory_subsystem_M03_AXI_WREADY),
        .c0_ddr_saxi_wstrb(memory_subsystem_M03_AXI_WSTRB),
        .c0_ddr_saxi_wuser(memory_subsystem_M03_AXI_WUSER),
        .c0_ddr_saxi_wvalid(memory_subsystem_M03_AXI_WVALID),
        .c0_ui_clk(ui_clk_clk),
        .s_xdma_axi_aclk(ui_clk_clk),
        .s_xdma_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arburst({1'b0,1'b1}),
        .s_xdma_axi_arcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_aresetn(ui_clk_sync_rst),
        .s_xdma_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlock(1'b0),
        .s_xdma_axi_arprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_aruser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arvalid(1'b0),
        .s_xdma_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awburst({1'b0,1'b1}),
        .s_xdma_axi_awcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlock(1'b0),
        .s_xdma_axi_awprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_awuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awvalid(1'b0),
        .s_xdma_axi_bready(1'b0),
        .s_xdma_axi_rready(1'b0),
        .s_xdma_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_wlast(1'b0),
        .s_xdma_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_xdma_axi_wuser(1'b0),
        .s_xdma_axi_wvalid(1'b0));
  slr0_imp_BW389K slr0
       (.M00_ARESETN(ext_reset_in_1_1),
        .M00_AXI1_araddr(S00_AXI_1_ARADDR),
        .M00_AXI1_arprot(S00_AXI_1_ARPROT),
        .M00_AXI1_arready(S00_AXI_1_ARREADY),
        .M00_AXI1_arvalid(S00_AXI_1_ARVALID),
        .M00_AXI1_awaddr(S00_AXI_1_AWADDR),
        .M00_AXI1_awprot(S00_AXI_1_AWPROT),
        .M00_AXI1_awready(S00_AXI_1_AWREADY),
        .M00_AXI1_awvalid(S00_AXI_1_AWVALID),
        .M00_AXI1_bready(S00_AXI_1_BREADY),
        .M00_AXI1_bresp(S00_AXI_1_BRESP),
        .M00_AXI1_bvalid(S00_AXI_1_BVALID),
        .M00_AXI1_rdata(S00_AXI_1_RDATA),
        .M00_AXI1_rready(S00_AXI_1_RREADY),
        .M00_AXI1_rresp(S00_AXI_1_RRESP),
        .M00_AXI1_rvalid(S00_AXI_1_RVALID),
        .M00_AXI1_wdata(S00_AXI_1_WDATA),
        .M00_AXI1_wready(S00_AXI_1_WREADY),
        .M00_AXI1_wstrb(S00_AXI_1_WSTRB),
        .M00_AXI1_wvalid(S00_AXI_1_WVALID),
        .M00_AXI_araddr(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARADDR),
        .M00_AXI_arburst(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARBURST),
        .M00_AXI_arcache(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARCACHE),
        .M00_AXI_arid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARID),
        .M00_AXI_arlen(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLEN),
        .M00_AXI_arlock(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLOCK),
        .M00_AXI_arprot(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARPROT),
        .M00_AXI_arqos(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARQOS),
        .M00_AXI_arready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARREADY),
        .M00_AXI_arsize(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARSIZE),
        .M00_AXI_aruser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARUSER),
        .M00_AXI_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARVALID),
        .M00_AXI_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWADDR),
        .M00_AXI_awburst(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWBURST),
        .M00_AXI_awcache(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWCACHE),
        .M00_AXI_awid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWID),
        .M00_AXI_awlen(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLEN),
        .M00_AXI_awlock(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLOCK),
        .M00_AXI_awprot(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWPROT),
        .M00_AXI_awqos(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWQOS),
        .M00_AXI_awready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWREADY),
        .M00_AXI_awsize(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWSIZE),
        .M00_AXI_awuser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWUSER),
        .M00_AXI_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWVALID),
        .M00_AXI_bid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BID),
        .M00_AXI_bready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BREADY),
        .M00_AXI_bresp(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BRESP),
        .M00_AXI_buser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BUSER),
        .M00_AXI_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BVALID),
        .M00_AXI_rdata(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RDATA),
        .M00_AXI_rid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RID),
        .M00_AXI_rlast(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RLAST),
        .M00_AXI_rready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RREADY),
        .M00_AXI_rresp(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RRESP),
        .M00_AXI_ruser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RUSER),
        .M00_AXI_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RVALID),
        .M00_AXI_wdata(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WDATA),
        .M00_AXI_wlast(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WLAST),
        .M00_AXI_wready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WREADY),
        .M00_AXI_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WSTRB),
        .M00_AXI_wuser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WUSER),
        .M00_AXI_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WVALID),
        .M01_AXI_araddr(slr0_M01_AXI_ARADDR),
        .M01_AXI_arprot(slr0_M01_AXI_ARPROT),
        .M01_AXI_arready(slr0_M01_AXI_ARREADY),
        .M01_AXI_arvalid(slr0_M01_AXI_ARVALID),
        .M01_AXI_awaddr(slr0_M01_AXI_AWADDR),
        .M01_AXI_awprot(slr0_M01_AXI_AWPROT),
        .M01_AXI_awready(slr0_M01_AXI_AWREADY),
        .M01_AXI_awvalid(slr0_M01_AXI_AWVALID),
        .M01_AXI_bready(slr0_M01_AXI_BREADY),
        .M01_AXI_bresp(slr0_M01_AXI_BRESP),
        .M01_AXI_bvalid(slr0_M01_AXI_BVALID),
        .M01_AXI_rdata(slr0_M01_AXI_RDATA),
        .M01_AXI_rready(slr0_M01_AXI_RREADY),
        .M01_AXI_rresp(slr0_M01_AXI_RRESP),
        .M01_AXI_rvalid(slr0_M01_AXI_RVALID),
        .M01_AXI_wdata(slr0_M01_AXI_WDATA),
        .M01_AXI_wready(slr0_M01_AXI_WREADY),
        .M01_AXI_wstrb(slr0_M01_AXI_WSTRB),
        .M01_AXI_wvalid(slr0_M01_AXI_WVALID),
        .S00_AXI1_araddr(connect_to_es_cu_M01_AXI_ARADDR),
        .S00_AXI1_arburst(connect_to_es_cu_M01_AXI_ARBURST),
        .S00_AXI1_arcache(connect_to_es_cu_M01_AXI_ARCACHE),
        .S00_AXI1_arid(connect_to_es_cu_M01_AXI_ARID),
        .S00_AXI1_arlen(connect_to_es_cu_M01_AXI_ARLEN),
        .S00_AXI1_arlock(connect_to_es_cu_M01_AXI_ARLOCK),
        .S00_AXI1_arprot(connect_to_es_cu_M01_AXI_ARPROT),
        .S00_AXI1_arqos(connect_to_es_cu_M01_AXI_ARQOS),
        .S00_AXI1_arready(connect_to_es_cu_M01_AXI_ARREADY),
        .S00_AXI1_arsize(connect_to_es_cu_M01_AXI_ARSIZE),
        .S00_AXI1_arvalid(connect_to_es_cu_M01_AXI_ARVALID),
        .S00_AXI1_awaddr(connect_to_es_cu_M01_AXI_AWADDR),
        .S00_AXI1_awburst(connect_to_es_cu_M01_AXI_AWBURST),
        .S00_AXI1_awcache(connect_to_es_cu_M01_AXI_AWCACHE),
        .S00_AXI1_awid(connect_to_es_cu_M01_AXI_AWID),
        .S00_AXI1_awlen(connect_to_es_cu_M01_AXI_AWLEN),
        .S00_AXI1_awlock(connect_to_es_cu_M01_AXI_AWLOCK),
        .S00_AXI1_awprot(connect_to_es_cu_M01_AXI_AWPROT),
        .S00_AXI1_awqos(connect_to_es_cu_M01_AXI_AWQOS),
        .S00_AXI1_awready(connect_to_es_cu_M01_AXI_AWREADY),
        .S00_AXI1_awsize(connect_to_es_cu_M01_AXI_AWSIZE),
        .S00_AXI1_awvalid(connect_to_es_cu_M01_AXI_AWVALID),
        .S00_AXI1_bid(connect_to_es_cu_M01_AXI_BID),
        .S00_AXI1_bready(connect_to_es_cu_M01_AXI_BREADY),
        .S00_AXI1_bresp(connect_to_es_cu_M01_AXI_BRESP),
        .S00_AXI1_bvalid(connect_to_es_cu_M01_AXI_BVALID),
        .S00_AXI1_rdata(connect_to_es_cu_M01_AXI_RDATA),
        .S00_AXI1_rid(connect_to_es_cu_M01_AXI_RID),
        .S00_AXI1_rlast(connect_to_es_cu_M01_AXI_RLAST),
        .S00_AXI1_rready(connect_to_es_cu_M01_AXI_RREADY),
        .S00_AXI1_rresp(connect_to_es_cu_M01_AXI_RRESP),
        .S00_AXI1_rvalid(connect_to_es_cu_M01_AXI_RVALID),
        .S00_AXI1_wdata(connect_to_es_cu_M01_AXI_WDATA),
        .S00_AXI1_wlast(connect_to_es_cu_M01_AXI_WLAST),
        .S00_AXI1_wready(connect_to_es_cu_M01_AXI_WREADY),
        .S00_AXI1_wstrb(connect_to_es_cu_M01_AXI_WSTRB),
        .S00_AXI1_wvalid(connect_to_es_cu_M01_AXI_WVALID),
        .S00_AXI_araddr(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARADDR),
        .S00_AXI_arburst(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARBURST),
        .S00_AXI_arcache(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARCACHE),
        .S00_AXI_arid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARID),
        .S00_AXI_arlen(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLEN),
        .S00_AXI_arlock(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLOCK),
        .S00_AXI_arprot(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARPROT),
        .S00_AXI_arqos(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARQOS),
        .S00_AXI_arready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARREADY),
        .S00_AXI_arsize(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARSIZE),
        .S00_AXI_aruser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARUSER),
        .S00_AXI_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARVALID),
        .S00_AXI_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWADDR),
        .S00_AXI_awburst(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWBURST),
        .S00_AXI_awcache(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWCACHE),
        .S00_AXI_awid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWID),
        .S00_AXI_awlen(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLEN),
        .S00_AXI_awlock(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLOCK),
        .S00_AXI_awprot(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWPROT),
        .S00_AXI_awqos(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWQOS),
        .S00_AXI_awready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWREADY),
        .S00_AXI_awsize(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWSIZE),
        .S00_AXI_awuser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWUSER),
        .S00_AXI_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWVALID),
        .S00_AXI_bid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BID),
        .S00_AXI_bready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BREADY),
        .S00_AXI_bresp(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BRESP),
        .S00_AXI_buser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BUSER),
        .S00_AXI_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BVALID),
        .S00_AXI_rdata(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RDATA),
        .S00_AXI_rid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RID),
        .S00_AXI_rlast(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RLAST),
        .S00_AXI_rready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RREADY),
        .S00_AXI_rresp(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RRESP),
        .S00_AXI_ruser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RUSER),
        .S00_AXI_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RVALID),
        .S00_AXI_wdata(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WDATA),
        .S00_AXI_wlast(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WLAST),
        .S00_AXI_wready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WREADY),
        .S00_AXI_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WSTRB),
        .S00_AXI_wuser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WUSER),
        .S00_AXI_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WVALID),
        .ext_reset_in(ext_reset_in_0_1),
        .ext_reset_in1(ext_reset_in_2_1),
        .m00_axi_aclk(ui_clk_clk),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .peripheral_aresetn(slr0_peripheral_aresetn),
        .s00_axi_aclk(slowest_sync_clk_1_1),
        .slowest_sync_clk(slowest_sync_clk_0_1),
        .slowest_sync_clk1(slowest_sync_clk_2_1));
  slr1_imp_14MDKOT slr1
       (.M00_ARESETN(ext_reset_in_1_1),
        .M00_AXI1_araddr(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARADDR),
        .M00_AXI1_arburst(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARBURST),
        .M00_AXI1_arcache(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARCACHE),
        .M00_AXI1_arid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARID),
        .M00_AXI1_arlen(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLEN),
        .M00_AXI1_arlock(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLOCK),
        .M00_AXI1_arprot(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARPROT),
        .M00_AXI1_arqos(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARQOS),
        .M00_AXI1_arready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARREADY),
        .M00_AXI1_arsize(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARSIZE),
        .M00_AXI1_aruser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARUSER),
        .M00_AXI1_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARVALID),
        .M00_AXI1_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWADDR),
        .M00_AXI1_awburst(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWBURST),
        .M00_AXI1_awcache(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWCACHE),
        .M00_AXI1_awid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWID),
        .M00_AXI1_awlen(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLEN),
        .M00_AXI1_awlock(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLOCK),
        .M00_AXI1_awprot(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWPROT),
        .M00_AXI1_awqos(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWQOS),
        .M00_AXI1_awready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWREADY),
        .M00_AXI1_awsize(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWSIZE),
        .M00_AXI1_awuser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWUSER),
        .M00_AXI1_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWVALID),
        .M00_AXI1_bid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BID),
        .M00_AXI1_bready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BREADY),
        .M00_AXI1_bresp(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BRESP),
        .M00_AXI1_buser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BUSER),
        .M00_AXI1_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BVALID),
        .M00_AXI1_rdata(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RDATA),
        .M00_AXI1_rid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RID),
        .M00_AXI1_rlast(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RLAST),
        .M00_AXI1_rready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RREADY),
        .M00_AXI1_rresp(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RRESP),
        .M00_AXI1_ruser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RUSER),
        .M00_AXI1_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RVALID),
        .M00_AXI1_wdata(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WDATA),
        .M00_AXI1_wlast(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WLAST),
        .M00_AXI1_wready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WREADY),
        .M00_AXI1_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WSTRB),
        .M00_AXI1_wuser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WUSER),
        .M00_AXI1_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WVALID),
        .M00_AXI_araddr(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARADDR),
        .M00_AXI_arburst(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARBURST),
        .M00_AXI_arcache(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARCACHE),
        .M00_AXI_arid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARID),
        .M00_AXI_arlen(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLEN),
        .M00_AXI_arlock(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLOCK),
        .M00_AXI_arprot(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARPROT),
        .M00_AXI_arqos(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARQOS),
        .M00_AXI_arready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARREADY),
        .M00_AXI_arsize(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARSIZE),
        .M00_AXI_aruser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARUSER),
        .M00_AXI_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARVALID),
        .M00_AXI_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWADDR),
        .M00_AXI_awburst(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWBURST),
        .M00_AXI_awcache(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWCACHE),
        .M00_AXI_awid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWID),
        .M00_AXI_awlen(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLEN),
        .M00_AXI_awlock(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLOCK),
        .M00_AXI_awprot(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWPROT),
        .M00_AXI_awqos(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWQOS),
        .M00_AXI_awready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWREADY),
        .M00_AXI_awsize(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWSIZE),
        .M00_AXI_awuser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWUSER),
        .M00_AXI_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWVALID),
        .M00_AXI_bid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BID),
        .M00_AXI_bready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BREADY),
        .M00_AXI_bresp(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BRESP),
        .M00_AXI_buser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BUSER),
        .M00_AXI_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BVALID),
        .M00_AXI_rdata(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RDATA),
        .M00_AXI_rid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RID),
        .M00_AXI_rlast(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RLAST),
        .M00_AXI_rready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RREADY),
        .M00_AXI_rresp(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RRESP),
        .M00_AXI_ruser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RUSER),
        .M00_AXI_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RVALID),
        .M00_AXI_wdata(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WDATA),
        .M00_AXI_wlast(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WLAST),
        .M00_AXI_wready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WREADY),
        .M00_AXI_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WSTRB),
        .M00_AXI_wuser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WUSER),
        .M00_AXI_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WVALID),
        .S00_AXI1_araddr(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARADDR),
        .S00_AXI1_arburst(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARBURST),
        .S00_AXI1_arcache(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARCACHE),
        .S00_AXI1_arid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARID),
        .S00_AXI1_arlen(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLEN),
        .S00_AXI1_arlock(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLOCK),
        .S00_AXI1_arprot(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARPROT),
        .S00_AXI1_arqos(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARQOS),
        .S00_AXI1_arready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARREADY),
        .S00_AXI1_arsize(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARSIZE),
        .S00_AXI1_aruser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARUSER),
        .S00_AXI1_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARVALID),
        .S00_AXI1_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWADDR),
        .S00_AXI1_awburst(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWBURST),
        .S00_AXI1_awcache(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWCACHE),
        .S00_AXI1_awid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWID),
        .S00_AXI1_awlen(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLEN),
        .S00_AXI1_awlock(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLOCK),
        .S00_AXI1_awprot(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWPROT),
        .S00_AXI1_awqos(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWQOS),
        .S00_AXI1_awready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWREADY),
        .S00_AXI1_awsize(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWSIZE),
        .S00_AXI1_awuser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWUSER),
        .S00_AXI1_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWVALID),
        .S00_AXI1_bid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BID),
        .S00_AXI1_bready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BREADY),
        .S00_AXI1_bresp(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BRESP),
        .S00_AXI1_buser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BUSER),
        .S00_AXI1_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BVALID),
        .S00_AXI1_rdata(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RDATA),
        .S00_AXI1_rid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RID),
        .S00_AXI1_rlast(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RLAST),
        .S00_AXI1_rready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RREADY),
        .S00_AXI1_rresp(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RRESP),
        .S00_AXI1_ruser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RUSER),
        .S00_AXI1_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RVALID),
        .S00_AXI1_wdata(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WDATA),
        .S00_AXI1_wlast(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WLAST),
        .S00_AXI1_wready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WREADY),
        .S00_AXI1_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WSTRB),
        .S00_AXI1_wuser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WUSER),
        .S00_AXI1_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WVALID),
        .S00_AXI2_araddr(connect_to_es_cu_M02_AXI_ARADDR),
        .S00_AXI2_arprot(connect_to_es_cu_M02_AXI_ARPROT),
        .S00_AXI2_arready(connect_to_es_cu_M02_AXI_ARREADY),
        .S00_AXI2_arvalid(connect_to_es_cu_M02_AXI_ARVALID),
        .S00_AXI2_awaddr(connect_to_es_cu_M02_AXI_AWADDR),
        .S00_AXI2_awprot(connect_to_es_cu_M02_AXI_AWPROT),
        .S00_AXI2_awready(connect_to_es_cu_M02_AXI_AWREADY),
        .S00_AXI2_awvalid(connect_to_es_cu_M02_AXI_AWVALID),
        .S00_AXI2_bready(connect_to_es_cu_M02_AXI_BREADY),
        .S00_AXI2_bresp(connect_to_es_cu_M02_AXI_BRESP),
        .S00_AXI2_bvalid(connect_to_es_cu_M02_AXI_BVALID),
        .S00_AXI2_rdata(connect_to_es_cu_M02_AXI_RDATA),
        .S00_AXI2_rready(connect_to_es_cu_M02_AXI_RREADY),
        .S00_AXI2_rresp(connect_to_es_cu_M02_AXI_RRESP),
        .S00_AXI2_rvalid(connect_to_es_cu_M02_AXI_RVALID),
        .S00_AXI2_wdata(connect_to_es_cu_M02_AXI_WDATA),
        .S00_AXI2_wready(connect_to_es_cu_M02_AXI_WREADY),
        .S00_AXI2_wstrb(connect_to_es_cu_M02_AXI_WSTRB),
        .S00_AXI2_wvalid(connect_to_es_cu_M02_AXI_WVALID),
        .S00_AXI_araddr(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARADDR),
        .S00_AXI_arburst(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARBURST),
        .S00_AXI_arcache(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARCACHE),
        .S00_AXI_arid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARID),
        .S00_AXI_arlen(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLEN),
        .S00_AXI_arlock(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLOCK),
        .S00_AXI_arprot(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARPROT),
        .S00_AXI_arqos(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARQOS),
        .S00_AXI_arready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARREADY),
        .S00_AXI_arsize(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARSIZE),
        .S00_AXI_aruser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARUSER),
        .S00_AXI_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARVALID),
        .S00_AXI_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWADDR),
        .S00_AXI_awburst(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWBURST),
        .S00_AXI_awcache(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWCACHE),
        .S00_AXI_awid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWID),
        .S00_AXI_awlen(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLEN),
        .S00_AXI_awlock(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLOCK),
        .S00_AXI_awprot(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWPROT),
        .S00_AXI_awqos(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWQOS),
        .S00_AXI_awready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWREADY),
        .S00_AXI_awsize(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWSIZE),
        .S00_AXI_awuser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWUSER),
        .S00_AXI_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWVALID),
        .S00_AXI_bid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BID),
        .S00_AXI_bready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BREADY),
        .S00_AXI_bresp(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BRESP),
        .S00_AXI_buser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BUSER),
        .S00_AXI_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BVALID),
        .S00_AXI_rdata(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RDATA),
        .S00_AXI_rid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RID),
        .S00_AXI_rlast(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RLAST),
        .S00_AXI_rready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RREADY),
        .S00_AXI_rresp(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RRESP),
        .S00_AXI_ruser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RUSER),
        .S00_AXI_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RVALID),
        .S00_AXI_wdata(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WDATA),
        .S00_AXI_wlast(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WLAST),
        .S00_AXI_wready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WREADY),
        .S00_AXI_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WSTRB),
        .S00_AXI_wuser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WUSER),
        .S00_AXI_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WVALID),
        .ext_reset_in(ext_reset_in_0_1),
        .ext_reset_in1(ext_reset_in_2_1),
        .m00_axi_aclk(ui_clk_clk),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .s00_axi_aclk(slowest_sync_clk_1_1),
        .slowest_sync_clk(slowest_sync_clk_0_1),
        .slowest_sync_clk1(slowest_sync_clk_2_1));
  slr2_imp_ZQRZ0Z slr2
       (.M00_ARESETN(ext_reset_in_1_1),
        .M00_AXI_araddr(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARADDR),
        .M00_AXI_arburst(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARBURST),
        .M00_AXI_arcache(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARCACHE),
        .M00_AXI_arid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARID),
        .M00_AXI_arlen(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLEN),
        .M00_AXI_arlock(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLOCK),
        .M00_AXI_arprot(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARPROT),
        .M00_AXI_arqos(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARQOS),
        .M00_AXI_arready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARREADY),
        .M00_AXI_arsize(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARSIZE),
        .M00_AXI_aruser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARUSER),
        .M00_AXI_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARVALID),
        .M00_AXI_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWADDR),
        .M00_AXI_awburst(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWBURST),
        .M00_AXI_awcache(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWCACHE),
        .M00_AXI_awid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWID),
        .M00_AXI_awlen(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLEN),
        .M00_AXI_awlock(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLOCK),
        .M00_AXI_awprot(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWPROT),
        .M00_AXI_awqos(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWQOS),
        .M00_AXI_awready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWREADY),
        .M00_AXI_awsize(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWSIZE),
        .M00_AXI_awuser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWUSER),
        .M00_AXI_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWVALID),
        .M00_AXI_bid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BID),
        .M00_AXI_bready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BREADY),
        .M00_AXI_bresp(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BRESP),
        .M00_AXI_buser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BUSER),
        .M00_AXI_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BVALID),
        .M00_AXI_rdata(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RDATA),
        .M00_AXI_rid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RID),
        .M00_AXI_rlast(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RLAST),
        .M00_AXI_rready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RREADY),
        .M00_AXI_rresp(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RRESP),
        .M00_AXI_ruser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RUSER),
        .M00_AXI_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RVALID),
        .M00_AXI_wdata(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WDATA),
        .M00_AXI_wlast(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WLAST),
        .M00_AXI_wready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WREADY),
        .M00_AXI_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WSTRB),
        .M00_AXI_wuser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WUSER),
        .M00_AXI_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WVALID),
        .S00_AXI1_araddr(connect_to_es_cu_M03_AXI_ARADDR),
        .S00_AXI1_arprot(connect_to_es_cu_M03_AXI_ARPROT),
        .S00_AXI1_arready(connect_to_es_cu_M03_AXI_ARREADY),
        .S00_AXI1_arvalid(connect_to_es_cu_M03_AXI_ARVALID),
        .S00_AXI1_awaddr(connect_to_es_cu_M03_AXI_AWADDR),
        .S00_AXI1_awprot(connect_to_es_cu_M03_AXI_AWPROT),
        .S00_AXI1_awready(connect_to_es_cu_M03_AXI_AWREADY),
        .S00_AXI1_awvalid(connect_to_es_cu_M03_AXI_AWVALID),
        .S00_AXI1_bready(connect_to_es_cu_M03_AXI_BREADY),
        .S00_AXI1_bresp(connect_to_es_cu_M03_AXI_BRESP),
        .S00_AXI1_bvalid(connect_to_es_cu_M03_AXI_BVALID),
        .S00_AXI1_rdata(connect_to_es_cu_M03_AXI_RDATA),
        .S00_AXI1_rready(connect_to_es_cu_M03_AXI_RREADY),
        .S00_AXI1_rresp(connect_to_es_cu_M03_AXI_RRESP),
        .S00_AXI1_rvalid(connect_to_es_cu_M03_AXI_RVALID),
        .S00_AXI1_wdata(connect_to_es_cu_M03_AXI_WDATA),
        .S00_AXI1_wready(connect_to_es_cu_M03_AXI_WREADY),
        .S00_AXI1_wstrb(connect_to_es_cu_M03_AXI_WSTRB),
        .S00_AXI1_wvalid(connect_to_es_cu_M03_AXI_WVALID),
        .S00_AXI_araddr(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARADDR),
        .S00_AXI_arburst(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARBURST),
        .S00_AXI_arcache(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARCACHE),
        .S00_AXI_arid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARID),
        .S00_AXI_arlen(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLEN),
        .S00_AXI_arlock(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLOCK),
        .S00_AXI_arprot(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARPROT),
        .S00_AXI_arqos(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARQOS),
        .S00_AXI_arready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARREADY),
        .S00_AXI_arsize(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARSIZE),
        .S00_AXI_aruser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARUSER),
        .S00_AXI_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARVALID),
        .S00_AXI_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWADDR),
        .S00_AXI_awburst(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWBURST),
        .S00_AXI_awcache(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWCACHE),
        .S00_AXI_awid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWID),
        .S00_AXI_awlen(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLEN),
        .S00_AXI_awlock(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLOCK),
        .S00_AXI_awprot(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWPROT),
        .S00_AXI_awqos(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWQOS),
        .S00_AXI_awready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWREADY),
        .S00_AXI_awsize(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWSIZE),
        .S00_AXI_awuser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWUSER),
        .S00_AXI_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWVALID),
        .S00_AXI_bid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BID),
        .S00_AXI_bready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BREADY),
        .S00_AXI_bresp(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BRESP),
        .S00_AXI_buser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BUSER),
        .S00_AXI_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BVALID),
        .S00_AXI_rdata(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RDATA),
        .S00_AXI_rid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RID),
        .S00_AXI_rlast(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RLAST),
        .S00_AXI_rready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RREADY),
        .S00_AXI_rresp(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RRESP),
        .S00_AXI_ruser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RUSER),
        .S00_AXI_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RVALID),
        .S00_AXI_wdata(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WDATA),
        .S00_AXI_wlast(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WLAST),
        .S00_AXI_wready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WREADY),
        .S00_AXI_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WSTRB),
        .S00_AXI_wuser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WUSER),
        .S00_AXI_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WVALID),
        .ext_reset_in(ext_reset_in_0_1),
        .ext_reset_in1(ext_reset_in_2_1),
        .m00_axi_aclk(ui_clk_clk),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .s00_axi_aclk(slowest_sync_clk_1_1),
        .slowest_sync_clk(slowest_sync_clk_0_1),
        .slowest_sync_clk1(slowest_sync_clk_2_1));
  static_region_imp_PT295H static_region
       (.C0_DDR_SAXI_0_araddr(memory_subsystem_M01_AXI_ARADDR),
        .C0_DDR_SAXI_0_arburst(memory_subsystem_M01_AXI_ARBURST),
        .C0_DDR_SAXI_0_arcache(memory_subsystem_M01_AXI_ARCACHE),
        .C0_DDR_SAXI_0_arid(memory_subsystem_M01_AXI_ARID),
        .C0_DDR_SAXI_0_arlen(memory_subsystem_M01_AXI_ARLEN),
        .C0_DDR_SAXI_0_arlock(memory_subsystem_M01_AXI_ARLOCK),
        .C0_DDR_SAXI_0_arprot(memory_subsystem_M01_AXI_ARPROT),
        .C0_DDR_SAXI_0_arqos(memory_subsystem_M01_AXI_ARQOS),
        .C0_DDR_SAXI_0_arready(memory_subsystem_M01_AXI_ARREADY),
        .C0_DDR_SAXI_0_arsize(memory_subsystem_M01_AXI_ARSIZE),
        .C0_DDR_SAXI_0_aruser(memory_subsystem_M01_AXI_ARUSER),
        .C0_DDR_SAXI_0_arvalid(memory_subsystem_M01_AXI_ARVALID),
        .C0_DDR_SAXI_0_awaddr(memory_subsystem_M01_AXI_AWADDR),
        .C0_DDR_SAXI_0_awburst(memory_subsystem_M01_AXI_AWBURST),
        .C0_DDR_SAXI_0_awcache(memory_subsystem_M01_AXI_AWCACHE),
        .C0_DDR_SAXI_0_awid(memory_subsystem_M01_AXI_AWID),
        .C0_DDR_SAXI_0_awlen(memory_subsystem_M01_AXI_AWLEN),
        .C0_DDR_SAXI_0_awlock(memory_subsystem_M01_AXI_AWLOCK),
        .C0_DDR_SAXI_0_awprot(memory_subsystem_M01_AXI_AWPROT),
        .C0_DDR_SAXI_0_awqos(memory_subsystem_M01_AXI_AWQOS),
        .C0_DDR_SAXI_0_awready(memory_subsystem_M01_AXI_AWREADY),
        .C0_DDR_SAXI_0_awsize(memory_subsystem_M01_AXI_AWSIZE),
        .C0_DDR_SAXI_0_awuser(memory_subsystem_M01_AXI_AWUSER),
        .C0_DDR_SAXI_0_awvalid(memory_subsystem_M01_AXI_AWVALID),
        .C0_DDR_SAXI_0_bid(memory_subsystem_M01_AXI_BID),
        .C0_DDR_SAXI_0_bready(memory_subsystem_M01_AXI_BREADY),
        .C0_DDR_SAXI_0_bresp(memory_subsystem_M01_AXI_BRESP),
        .C0_DDR_SAXI_0_buser(memory_subsystem_M01_AXI_BUSER),
        .C0_DDR_SAXI_0_bvalid(memory_subsystem_M01_AXI_BVALID),
        .C0_DDR_SAXI_0_rdata(memory_subsystem_M01_AXI_RDATA),
        .C0_DDR_SAXI_0_rid(memory_subsystem_M01_AXI_RID),
        .C0_DDR_SAXI_0_rlast(memory_subsystem_M01_AXI_RLAST),
        .C0_DDR_SAXI_0_rready(memory_subsystem_M01_AXI_RREADY),
        .C0_DDR_SAXI_0_rresp(memory_subsystem_M01_AXI_RRESP),
        .C0_DDR_SAXI_0_ruser(memory_subsystem_M01_AXI_RUSER),
        .C0_DDR_SAXI_0_rvalid(memory_subsystem_M01_AXI_RVALID),
        .C0_DDR_SAXI_0_wdata(memory_subsystem_M01_AXI_WDATA),
        .C0_DDR_SAXI_0_wlast(memory_subsystem_M01_AXI_WLAST),
        .C0_DDR_SAXI_0_wready(memory_subsystem_M01_AXI_WREADY),
        .C0_DDR_SAXI_0_wstrb(memory_subsystem_M01_AXI_WSTRB),
        .C0_DDR_SAXI_0_wuser(memory_subsystem_M01_AXI_WUSER),
        .C0_DDR_SAXI_0_wvalid(memory_subsystem_M01_AXI_WVALID),
        .data_M_AXI_0_araddr(static_region_data_M_AXI_0_ARADDR),
        .data_M_AXI_0_arburst(static_region_data_M_AXI_0_ARBURST),
        .data_M_AXI_0_arcache(static_region_data_M_AXI_0_ARCACHE),
        .data_M_AXI_0_arid(static_region_data_M_AXI_0_ARID),
        .data_M_AXI_0_arlen(static_region_data_M_AXI_0_ARLEN),
        .data_M_AXI_0_arlock(static_region_data_M_AXI_0_ARLOCK),
        .data_M_AXI_0_arprot(static_region_data_M_AXI_0_ARPROT),
        .data_M_AXI_0_arqos(static_region_data_M_AXI_0_ARQOS),
        .data_M_AXI_0_arready(static_region_data_M_AXI_0_ARREADY),
        .data_M_AXI_0_arsize(static_region_data_M_AXI_0_ARSIZE),
        .data_M_AXI_0_aruser(static_region_data_M_AXI_0_ARUSER),
        .data_M_AXI_0_arvalid(static_region_data_M_AXI_0_ARVALID),
        .data_M_AXI_0_awaddr(static_region_data_M_AXI_0_AWADDR),
        .data_M_AXI_0_awburst(static_region_data_M_AXI_0_AWBURST),
        .data_M_AXI_0_awcache(static_region_data_M_AXI_0_AWCACHE),
        .data_M_AXI_0_awid(static_region_data_M_AXI_0_AWID),
        .data_M_AXI_0_awlen(static_region_data_M_AXI_0_AWLEN),
        .data_M_AXI_0_awlock(static_region_data_M_AXI_0_AWLOCK),
        .data_M_AXI_0_awprot(static_region_data_M_AXI_0_AWPROT),
        .data_M_AXI_0_awqos(static_region_data_M_AXI_0_AWQOS),
        .data_M_AXI_0_awready(static_region_data_M_AXI_0_AWREADY),
        .data_M_AXI_0_awsize(static_region_data_M_AXI_0_AWSIZE),
        .data_M_AXI_0_awuser(static_region_data_M_AXI_0_AWUSER),
        .data_M_AXI_0_awvalid(static_region_data_M_AXI_0_AWVALID),
        .data_M_AXI_0_bid(static_region_data_M_AXI_0_BID),
        .data_M_AXI_0_bready(static_region_data_M_AXI_0_BREADY),
        .data_M_AXI_0_bresp(static_region_data_M_AXI_0_BRESP),
        .data_M_AXI_0_buser(static_region_data_M_AXI_0_BUSER),
        .data_M_AXI_0_bvalid(static_region_data_M_AXI_0_BVALID),
        .data_M_AXI_0_rdata(static_region_data_M_AXI_0_RDATA),
        .data_M_AXI_0_rid(static_region_data_M_AXI_0_RID),
        .data_M_AXI_0_rlast(static_region_data_M_AXI_0_RLAST),
        .data_M_AXI_0_rready(static_region_data_M_AXI_0_RREADY),
        .data_M_AXI_0_rresp(static_region_data_M_AXI_0_RRESP),
        .data_M_AXI_0_ruser(static_region_data_M_AXI_0_RUSER),
        .data_M_AXI_0_rvalid(static_region_data_M_AXI_0_RVALID),
        .data_M_AXI_0_wdata(static_region_data_M_AXI_0_WDATA),
        .data_M_AXI_0_wlast(static_region_data_M_AXI_0_WLAST),
        .data_M_AXI_0_wready(static_region_data_M_AXI_0_WREADY),
        .data_M_AXI_0_wstrb(static_region_data_M_AXI_0_WSTRB),
        .data_M_AXI_0_wuser(static_region_data_M_AXI_0_WUSER),
        .data_M_AXI_0_wvalid(static_region_data_M_AXI_0_WVALID),
        .ddr_default_clk_0(ui_clk_clk),
        .ddr_default_rst_0(ui_clk_sync_rst),
        .dma_pcie_aclk(slowest_sync_clk_1_1),
        .dma_pcie_arst(ext_reset_in_1_1),
        .irq_cu(irq_cu_1),
        .userpf_control_M_AXI_slr0_araddr(connect_to_es_cu_M01_AXI_ARADDR),
        .userpf_control_M_AXI_slr0_arburst(connect_to_es_cu_M01_AXI_ARBURST),
        .userpf_control_M_AXI_slr0_arcache(connect_to_es_cu_M01_AXI_ARCACHE),
        .userpf_control_M_AXI_slr0_arid(connect_to_es_cu_M01_AXI_ARID),
        .userpf_control_M_AXI_slr0_arlen(connect_to_es_cu_M01_AXI_ARLEN),
        .userpf_control_M_AXI_slr0_arlock(connect_to_es_cu_M01_AXI_ARLOCK),
        .userpf_control_M_AXI_slr0_arprot(connect_to_es_cu_M01_AXI_ARPROT),
        .userpf_control_M_AXI_slr0_arqos(connect_to_es_cu_M01_AXI_ARQOS),
        .userpf_control_M_AXI_slr0_arready(connect_to_es_cu_M01_AXI_ARREADY),
        .userpf_control_M_AXI_slr0_arsize(connect_to_es_cu_M01_AXI_ARSIZE),
        .userpf_control_M_AXI_slr0_arvalid(connect_to_es_cu_M01_AXI_ARVALID),
        .userpf_control_M_AXI_slr0_awaddr(connect_to_es_cu_M01_AXI_AWADDR),
        .userpf_control_M_AXI_slr0_awburst(connect_to_es_cu_M01_AXI_AWBURST),
        .userpf_control_M_AXI_slr0_awcache(connect_to_es_cu_M01_AXI_AWCACHE),
        .userpf_control_M_AXI_slr0_awid(connect_to_es_cu_M01_AXI_AWID),
        .userpf_control_M_AXI_slr0_awlen(connect_to_es_cu_M01_AXI_AWLEN),
        .userpf_control_M_AXI_slr0_awlock(connect_to_es_cu_M01_AXI_AWLOCK),
        .userpf_control_M_AXI_slr0_awprot(connect_to_es_cu_M01_AXI_AWPROT),
        .userpf_control_M_AXI_slr0_awqos(connect_to_es_cu_M01_AXI_AWQOS),
        .userpf_control_M_AXI_slr0_awready(connect_to_es_cu_M01_AXI_AWREADY),
        .userpf_control_M_AXI_slr0_awsize(connect_to_es_cu_M01_AXI_AWSIZE),
        .userpf_control_M_AXI_slr0_awvalid(connect_to_es_cu_M01_AXI_AWVALID),
        .userpf_control_M_AXI_slr0_bid(connect_to_es_cu_M01_AXI_BID),
        .userpf_control_M_AXI_slr0_bready(connect_to_es_cu_M01_AXI_BREADY),
        .userpf_control_M_AXI_slr0_bresp(connect_to_es_cu_M01_AXI_BRESP),
        .userpf_control_M_AXI_slr0_bvalid(connect_to_es_cu_M01_AXI_BVALID),
        .userpf_control_M_AXI_slr0_rdata(connect_to_es_cu_M01_AXI_RDATA),
        .userpf_control_M_AXI_slr0_rid(connect_to_es_cu_M01_AXI_RID),
        .userpf_control_M_AXI_slr0_rlast(connect_to_es_cu_M01_AXI_RLAST),
        .userpf_control_M_AXI_slr0_rready(connect_to_es_cu_M01_AXI_RREADY),
        .userpf_control_M_AXI_slr0_rresp(connect_to_es_cu_M01_AXI_RRESP),
        .userpf_control_M_AXI_slr0_rvalid(connect_to_es_cu_M01_AXI_RVALID),
        .userpf_control_M_AXI_slr0_wdata(connect_to_es_cu_M01_AXI_WDATA),
        .userpf_control_M_AXI_slr0_wlast(connect_to_es_cu_M01_AXI_WLAST),
        .userpf_control_M_AXI_slr0_wready(connect_to_es_cu_M01_AXI_WREADY),
        .userpf_control_M_AXI_slr0_wstrb(connect_to_es_cu_M01_AXI_WSTRB),
        .userpf_control_M_AXI_slr0_wvalid(connect_to_es_cu_M01_AXI_WVALID),
        .userpf_control_M_AXI_slr1_araddr(connect_to_es_cu_M02_AXI_ARADDR),
        .userpf_control_M_AXI_slr1_arprot(connect_to_es_cu_M02_AXI_ARPROT),
        .userpf_control_M_AXI_slr1_arready(connect_to_es_cu_M02_AXI_ARREADY),
        .userpf_control_M_AXI_slr1_arvalid(connect_to_es_cu_M02_AXI_ARVALID),
        .userpf_control_M_AXI_slr1_awaddr(connect_to_es_cu_M02_AXI_AWADDR),
        .userpf_control_M_AXI_slr1_awprot(connect_to_es_cu_M02_AXI_AWPROT),
        .userpf_control_M_AXI_slr1_awready(connect_to_es_cu_M02_AXI_AWREADY),
        .userpf_control_M_AXI_slr1_awvalid(connect_to_es_cu_M02_AXI_AWVALID),
        .userpf_control_M_AXI_slr1_bready(connect_to_es_cu_M02_AXI_BREADY),
        .userpf_control_M_AXI_slr1_bresp(connect_to_es_cu_M02_AXI_BRESP),
        .userpf_control_M_AXI_slr1_bvalid(connect_to_es_cu_M02_AXI_BVALID),
        .userpf_control_M_AXI_slr1_rdata(connect_to_es_cu_M02_AXI_RDATA),
        .userpf_control_M_AXI_slr1_rready(connect_to_es_cu_M02_AXI_RREADY),
        .userpf_control_M_AXI_slr1_rresp(connect_to_es_cu_M02_AXI_RRESP),
        .userpf_control_M_AXI_slr1_rvalid(connect_to_es_cu_M02_AXI_RVALID),
        .userpf_control_M_AXI_slr1_wdata(connect_to_es_cu_M02_AXI_WDATA),
        .userpf_control_M_AXI_slr1_wready(connect_to_es_cu_M02_AXI_WREADY),
        .userpf_control_M_AXI_slr1_wstrb(connect_to_es_cu_M02_AXI_WSTRB),
        .userpf_control_M_AXI_slr1_wvalid(connect_to_es_cu_M02_AXI_WVALID),
        .userpf_control_M_AXI_slr2_araddr(connect_to_es_cu_M03_AXI_ARADDR),
        .userpf_control_M_AXI_slr2_arprot(connect_to_es_cu_M03_AXI_ARPROT),
        .userpf_control_M_AXI_slr2_arready(connect_to_es_cu_M03_AXI_ARREADY),
        .userpf_control_M_AXI_slr2_arvalid(connect_to_es_cu_M03_AXI_ARVALID),
        .userpf_control_M_AXI_slr2_awaddr(connect_to_es_cu_M03_AXI_AWADDR),
        .userpf_control_M_AXI_slr2_awprot(connect_to_es_cu_M03_AXI_AWPROT),
        .userpf_control_M_AXI_slr2_awready(connect_to_es_cu_M03_AXI_AWREADY),
        .userpf_control_M_AXI_slr2_awvalid(connect_to_es_cu_M03_AXI_AWVALID),
        .userpf_control_M_AXI_slr2_bready(connect_to_es_cu_M03_AXI_BREADY),
        .userpf_control_M_AXI_slr2_bresp(connect_to_es_cu_M03_AXI_BRESP),
        .userpf_control_M_AXI_slr2_bvalid(connect_to_es_cu_M03_AXI_BVALID),
        .userpf_control_M_AXI_slr2_rdata(connect_to_es_cu_M03_AXI_RDATA),
        .userpf_control_M_AXI_slr2_rready(connect_to_es_cu_M03_AXI_RREADY),
        .userpf_control_M_AXI_slr2_rresp(connect_to_es_cu_M03_AXI_RRESP),
        .userpf_control_M_AXI_slr2_rvalid(connect_to_es_cu_M03_AXI_RVALID),
        .userpf_control_M_AXI_slr2_wdata(connect_to_es_cu_M03_AXI_WDATA),
        .userpf_control_M_AXI_slr2_wready(connect_to_es_cu_M03_AXI_WREADY),
        .userpf_control_M_AXI_slr2_wstrb(connect_to_es_cu_M03_AXI_WSTRB),
        .userpf_control_M_AXI_slr2_wvalid(connect_to_es_cu_M03_AXI_WVALID));
  (* DPA_MONITOR = "true" *) 
  emu_table_serch_1_0 table_serch_1
       (.ap_clk(slowest_sync_clk_0_1),
        .ap_rst_n(slr0_peripheral_aresetn),
        .interrupt(table_serch_1_interrupt),
        .m_axi_aximm0_ARADDR(table_serch_1_m_axi_aximm0_ARADDR),
        .m_axi_aximm0_ARCACHE(table_serch_1_m_axi_aximm0_ARCACHE),
        .m_axi_aximm0_ARLEN(table_serch_1_m_axi_aximm0_ARLEN),
        .m_axi_aximm0_ARLOCK(table_serch_1_m_axi_aximm0_ARLOCK),
        .m_axi_aximm0_ARPROT(table_serch_1_m_axi_aximm0_ARPROT),
        .m_axi_aximm0_ARQOS(table_serch_1_m_axi_aximm0_ARQOS),
        .m_axi_aximm0_ARREADY(table_serch_1_m_axi_aximm0_ARREADY),
        .m_axi_aximm0_ARREGION(table_serch_1_m_axi_aximm0_ARREGION),
        .m_axi_aximm0_ARSIZE(table_serch_1_m_axi_aximm0_ARSIZE),
        .m_axi_aximm0_ARVALID(table_serch_1_m_axi_aximm0_ARVALID),
        .m_axi_aximm0_AWADDR(table_serch_1_m_axi_aximm0_AWADDR),
        .m_axi_aximm0_AWCACHE(table_serch_1_m_axi_aximm0_AWCACHE),
        .m_axi_aximm0_AWLEN(table_serch_1_m_axi_aximm0_AWLEN),
        .m_axi_aximm0_AWLOCK(table_serch_1_m_axi_aximm0_AWLOCK),
        .m_axi_aximm0_AWPROT(table_serch_1_m_axi_aximm0_AWPROT),
        .m_axi_aximm0_AWQOS(table_serch_1_m_axi_aximm0_AWQOS),
        .m_axi_aximm0_AWREADY(table_serch_1_m_axi_aximm0_AWREADY),
        .m_axi_aximm0_AWREGION(table_serch_1_m_axi_aximm0_AWREGION),
        .m_axi_aximm0_AWSIZE(table_serch_1_m_axi_aximm0_AWSIZE),
        .m_axi_aximm0_AWVALID(table_serch_1_m_axi_aximm0_AWVALID),
        .m_axi_aximm0_BREADY(table_serch_1_m_axi_aximm0_BREADY),
        .m_axi_aximm0_BRESP(table_serch_1_m_axi_aximm0_BRESP),
        .m_axi_aximm0_BVALID(table_serch_1_m_axi_aximm0_BVALID),
        .m_axi_aximm0_RDATA(table_serch_1_m_axi_aximm0_RDATA),
        .m_axi_aximm0_RLAST(table_serch_1_m_axi_aximm0_RLAST),
        .m_axi_aximm0_RREADY(table_serch_1_m_axi_aximm0_RREADY),
        .m_axi_aximm0_RRESP(table_serch_1_m_axi_aximm0_RRESP),
        .m_axi_aximm0_RVALID(table_serch_1_m_axi_aximm0_RVALID),
        .m_axi_aximm0_WDATA(table_serch_1_m_axi_aximm0_WDATA),
        .m_axi_aximm0_WLAST(table_serch_1_m_axi_aximm0_WLAST),
        .m_axi_aximm0_WREADY(table_serch_1_m_axi_aximm0_WREADY),
        .m_axi_aximm0_WSTRB(table_serch_1_m_axi_aximm0_WSTRB),
        .m_axi_aximm0_WVALID(table_serch_1_m_axi_aximm0_WVALID),
        .m_axi_aximm1_ARADDR(table_serch_1_m_axi_aximm1_ARADDR),
        .m_axi_aximm1_ARCACHE(table_serch_1_m_axi_aximm1_ARCACHE),
        .m_axi_aximm1_ARLEN(table_serch_1_m_axi_aximm1_ARLEN),
        .m_axi_aximm1_ARLOCK(table_serch_1_m_axi_aximm1_ARLOCK),
        .m_axi_aximm1_ARPROT(table_serch_1_m_axi_aximm1_ARPROT),
        .m_axi_aximm1_ARQOS(table_serch_1_m_axi_aximm1_ARQOS),
        .m_axi_aximm1_ARREADY(table_serch_1_m_axi_aximm1_ARREADY),
        .m_axi_aximm1_ARREGION(table_serch_1_m_axi_aximm1_ARREGION),
        .m_axi_aximm1_ARSIZE(table_serch_1_m_axi_aximm1_ARSIZE),
        .m_axi_aximm1_ARVALID(table_serch_1_m_axi_aximm1_ARVALID),
        .m_axi_aximm1_AWADDR(table_serch_1_m_axi_aximm1_AWADDR),
        .m_axi_aximm1_AWCACHE(table_serch_1_m_axi_aximm1_AWCACHE),
        .m_axi_aximm1_AWLEN(table_serch_1_m_axi_aximm1_AWLEN),
        .m_axi_aximm1_AWLOCK(table_serch_1_m_axi_aximm1_AWLOCK),
        .m_axi_aximm1_AWPROT(table_serch_1_m_axi_aximm1_AWPROT),
        .m_axi_aximm1_AWQOS(table_serch_1_m_axi_aximm1_AWQOS),
        .m_axi_aximm1_AWREADY(table_serch_1_m_axi_aximm1_AWREADY),
        .m_axi_aximm1_AWREGION(table_serch_1_m_axi_aximm1_AWREGION),
        .m_axi_aximm1_AWSIZE(table_serch_1_m_axi_aximm1_AWSIZE),
        .m_axi_aximm1_AWVALID(table_serch_1_m_axi_aximm1_AWVALID),
        .m_axi_aximm1_BREADY(table_serch_1_m_axi_aximm1_BREADY),
        .m_axi_aximm1_BRESP(table_serch_1_m_axi_aximm1_BRESP),
        .m_axi_aximm1_BVALID(table_serch_1_m_axi_aximm1_BVALID),
        .m_axi_aximm1_RDATA(table_serch_1_m_axi_aximm1_RDATA),
        .m_axi_aximm1_RLAST(table_serch_1_m_axi_aximm1_RLAST),
        .m_axi_aximm1_RREADY(table_serch_1_m_axi_aximm1_RREADY),
        .m_axi_aximm1_RRESP(table_serch_1_m_axi_aximm1_RRESP),
        .m_axi_aximm1_RVALID(table_serch_1_m_axi_aximm1_RVALID),
        .m_axi_aximm1_WDATA(table_serch_1_m_axi_aximm1_WDATA),
        .m_axi_aximm1_WLAST(table_serch_1_m_axi_aximm1_WLAST),
        .m_axi_aximm1_WREADY(table_serch_1_m_axi_aximm1_WREADY),
        .m_axi_aximm1_WSTRB(table_serch_1_m_axi_aximm1_WSTRB),
        .m_axi_aximm1_WVALID(table_serch_1_m_axi_aximm1_WVALID),
        .m_axi_aximm2_ARADDR(table_serch_1_m_axi_aximm2_ARADDR),
        .m_axi_aximm2_ARCACHE(table_serch_1_m_axi_aximm2_ARCACHE),
        .m_axi_aximm2_ARLEN(table_serch_1_m_axi_aximm2_ARLEN),
        .m_axi_aximm2_ARLOCK(table_serch_1_m_axi_aximm2_ARLOCK),
        .m_axi_aximm2_ARPROT(table_serch_1_m_axi_aximm2_ARPROT),
        .m_axi_aximm2_ARQOS(table_serch_1_m_axi_aximm2_ARQOS),
        .m_axi_aximm2_ARREADY(table_serch_1_m_axi_aximm2_ARREADY),
        .m_axi_aximm2_ARREGION(table_serch_1_m_axi_aximm2_ARREGION),
        .m_axi_aximm2_ARSIZE(table_serch_1_m_axi_aximm2_ARSIZE),
        .m_axi_aximm2_ARVALID(table_serch_1_m_axi_aximm2_ARVALID),
        .m_axi_aximm2_AWADDR(table_serch_1_m_axi_aximm2_AWADDR),
        .m_axi_aximm2_AWCACHE(table_serch_1_m_axi_aximm2_AWCACHE),
        .m_axi_aximm2_AWLEN(table_serch_1_m_axi_aximm2_AWLEN),
        .m_axi_aximm2_AWLOCK(table_serch_1_m_axi_aximm2_AWLOCK),
        .m_axi_aximm2_AWPROT(table_serch_1_m_axi_aximm2_AWPROT),
        .m_axi_aximm2_AWQOS(table_serch_1_m_axi_aximm2_AWQOS),
        .m_axi_aximm2_AWREADY(table_serch_1_m_axi_aximm2_AWREADY),
        .m_axi_aximm2_AWREGION(table_serch_1_m_axi_aximm2_AWREGION),
        .m_axi_aximm2_AWSIZE(table_serch_1_m_axi_aximm2_AWSIZE),
        .m_axi_aximm2_AWVALID(table_serch_1_m_axi_aximm2_AWVALID),
        .m_axi_aximm2_BREADY(table_serch_1_m_axi_aximm2_BREADY),
        .m_axi_aximm2_BRESP(table_serch_1_m_axi_aximm2_BRESP),
        .m_axi_aximm2_BVALID(table_serch_1_m_axi_aximm2_BVALID),
        .m_axi_aximm2_RDATA(table_serch_1_m_axi_aximm2_RDATA),
        .m_axi_aximm2_RLAST(table_serch_1_m_axi_aximm2_RLAST),
        .m_axi_aximm2_RREADY(table_serch_1_m_axi_aximm2_RREADY),
        .m_axi_aximm2_RRESP(table_serch_1_m_axi_aximm2_RRESP),
        .m_axi_aximm2_RVALID(table_serch_1_m_axi_aximm2_RVALID),
        .m_axi_aximm2_WDATA(table_serch_1_m_axi_aximm2_WDATA),
        .m_axi_aximm2_WLAST(table_serch_1_m_axi_aximm2_WLAST),
        .m_axi_aximm2_WREADY(table_serch_1_m_axi_aximm2_WREADY),
        .m_axi_aximm2_WSTRB(table_serch_1_m_axi_aximm2_WSTRB),
        .m_axi_aximm2_WVALID(table_serch_1_m_axi_aximm2_WVALID),
        .m_axi_gmem_ARADDR(table_serch_1_m_axi_gmem_ARADDR),
        .m_axi_gmem_ARCACHE(table_serch_1_m_axi_gmem_ARCACHE),
        .m_axi_gmem_ARLEN(table_serch_1_m_axi_gmem_ARLEN),
        .m_axi_gmem_ARLOCK(table_serch_1_m_axi_gmem_ARLOCK),
        .m_axi_gmem_ARPROT(table_serch_1_m_axi_gmem_ARPROT),
        .m_axi_gmem_ARQOS(table_serch_1_m_axi_gmem_ARQOS),
        .m_axi_gmem_ARREADY(table_serch_1_m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(table_serch_1_m_axi_gmem_ARREGION),
        .m_axi_gmem_ARSIZE(table_serch_1_m_axi_gmem_ARSIZE),
        .m_axi_gmem_ARVALID(table_serch_1_m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(table_serch_1_m_axi_gmem_AWADDR),
        .m_axi_gmem_AWCACHE(table_serch_1_m_axi_gmem_AWCACHE),
        .m_axi_gmem_AWLEN(table_serch_1_m_axi_gmem_AWLEN),
        .m_axi_gmem_AWLOCK(table_serch_1_m_axi_gmem_AWLOCK),
        .m_axi_gmem_AWPROT(table_serch_1_m_axi_gmem_AWPROT),
        .m_axi_gmem_AWQOS(table_serch_1_m_axi_gmem_AWQOS),
        .m_axi_gmem_AWREADY(table_serch_1_m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(table_serch_1_m_axi_gmem_AWREGION),
        .m_axi_gmem_AWSIZE(table_serch_1_m_axi_gmem_AWSIZE),
        .m_axi_gmem_AWVALID(table_serch_1_m_axi_gmem_AWVALID),
        .m_axi_gmem_BREADY(table_serch_1_m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP(table_serch_1_m_axi_gmem_BRESP),
        .m_axi_gmem_BVALID(table_serch_1_m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(table_serch_1_m_axi_gmem_RDATA),
        .m_axi_gmem_RLAST(table_serch_1_m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(table_serch_1_m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(table_serch_1_m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(table_serch_1_m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(table_serch_1_m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(table_serch_1_m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(table_serch_1_m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(table_serch_1_m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(table_serch_1_m_axi_gmem_WVALID),
        .m_axi_plram0_ARADDR(table_serch_1_m_axi_plram0_ARADDR),
        .m_axi_plram0_ARCACHE(table_serch_1_m_axi_plram0_ARCACHE),
        .m_axi_plram0_ARLEN(table_serch_1_m_axi_plram0_ARLEN),
        .m_axi_plram0_ARLOCK(table_serch_1_m_axi_plram0_ARLOCK),
        .m_axi_plram0_ARPROT(table_serch_1_m_axi_plram0_ARPROT),
        .m_axi_plram0_ARQOS(table_serch_1_m_axi_plram0_ARQOS),
        .m_axi_plram0_ARREADY(table_serch_1_m_axi_plram0_ARREADY),
        .m_axi_plram0_ARREGION(table_serch_1_m_axi_plram0_ARREGION),
        .m_axi_plram0_ARSIZE(table_serch_1_m_axi_plram0_ARSIZE),
        .m_axi_plram0_ARVALID(table_serch_1_m_axi_plram0_ARVALID),
        .m_axi_plram0_AWADDR(table_serch_1_m_axi_plram0_AWADDR),
        .m_axi_plram0_AWCACHE(table_serch_1_m_axi_plram0_AWCACHE),
        .m_axi_plram0_AWLEN(table_serch_1_m_axi_plram0_AWLEN),
        .m_axi_plram0_AWLOCK(table_serch_1_m_axi_plram0_AWLOCK),
        .m_axi_plram0_AWPROT(table_serch_1_m_axi_plram0_AWPROT),
        .m_axi_plram0_AWQOS(table_serch_1_m_axi_plram0_AWQOS),
        .m_axi_plram0_AWREADY(table_serch_1_m_axi_plram0_AWREADY),
        .m_axi_plram0_AWREGION(table_serch_1_m_axi_plram0_AWREGION),
        .m_axi_plram0_AWSIZE(table_serch_1_m_axi_plram0_AWSIZE),
        .m_axi_plram0_AWVALID(table_serch_1_m_axi_plram0_AWVALID),
        .m_axi_plram0_BREADY(table_serch_1_m_axi_plram0_BREADY),
        .m_axi_plram0_BRESP(table_serch_1_m_axi_plram0_BRESP),
        .m_axi_plram0_BVALID(table_serch_1_m_axi_plram0_BVALID),
        .m_axi_plram0_RDATA(table_serch_1_m_axi_plram0_RDATA),
        .m_axi_plram0_RLAST(table_serch_1_m_axi_plram0_RLAST),
        .m_axi_plram0_RREADY(table_serch_1_m_axi_plram0_RREADY),
        .m_axi_plram0_RRESP(table_serch_1_m_axi_plram0_RRESP),
        .m_axi_plram0_RVALID(table_serch_1_m_axi_plram0_RVALID),
        .m_axi_plram0_WDATA(table_serch_1_m_axi_plram0_WDATA),
        .m_axi_plram0_WLAST(table_serch_1_m_axi_plram0_WLAST),
        .m_axi_plram0_WREADY(table_serch_1_m_axi_plram0_WREADY),
        .m_axi_plram0_WSTRB(table_serch_1_m_axi_plram0_WSTRB),
        .m_axi_plram0_WVALID(table_serch_1_m_axi_plram0_WVALID),
        .s_axi_control_ARADDR(slr0_M01_AXI_ARADDR),
        .s_axi_control_ARREADY(slr0_M01_AXI_ARREADY),
        .s_axi_control_ARVALID(slr0_M01_AXI_ARVALID),
        .s_axi_control_AWADDR(slr0_M01_AXI_AWADDR),
        .s_axi_control_AWREADY(slr0_M01_AXI_AWREADY),
        .s_axi_control_AWVALID(slr0_M01_AXI_AWVALID),
        .s_axi_control_BREADY(slr0_M01_AXI_BREADY),
        .s_axi_control_BRESP(slr0_M01_AXI_BRESP),
        .s_axi_control_BVALID(slr0_M01_AXI_BVALID),
        .s_axi_control_RDATA(slr0_M01_AXI_RDATA),
        .s_axi_control_RREADY(slr0_M01_AXI_RREADY),
        .s_axi_control_RRESP(slr0_M01_AXI_RRESP),
        .s_axi_control_RVALID(slr0_M01_AXI_RVALID),
        .s_axi_control_WDATA(slr0_M01_AXI_WDATA),
        .s_axi_control_WREADY(slr0_M01_AXI_WREADY),
        .s_axi_control_WSTRB(slr0_M01_AXI_WSTRB),
        .s_axi_control_WVALID(slr0_M01_AXI_WVALID));
  emu_xtlm_simple_intercon_0_0 xtlm_simple_intercon_0
       (.m00_axi_aclk(ui_clk_clk),
        .m00_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARADDR),
        .m00_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARBURST),
        .m00_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARCACHE),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .m00_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARID),
        .m00_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLEN),
        .m00_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLOCK),
        .m00_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARPROT),
        .m00_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARQOS),
        .m00_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARREADY),
        .m00_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARSIZE),
        .m00_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARUSER),
        .m00_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARVALID),
        .m00_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWADDR),
        .m00_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWBURST),
        .m00_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWCACHE),
        .m00_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWID),
        .m00_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLEN),
        .m00_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLOCK),
        .m00_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWPROT),
        .m00_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWQOS),
        .m00_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWREADY),
        .m00_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWSIZE),
        .m00_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWUSER),
        .m00_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWVALID),
        .m00_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BID),
        .m00_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BREADY),
        .m00_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BRESP),
        .m00_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BUSER),
        .m00_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BVALID),
        .m00_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RDATA),
        .m00_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RID),
        .m00_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RLAST),
        .m00_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RREADY),
        .m00_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RRESP),
        .m00_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RUSER),
        .m00_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RVALID),
        .m00_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WDATA),
        .m00_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WLAST),
        .m00_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WREADY),
        .m00_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WSTRB),
        .m00_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WUSER),
        .m00_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WVALID),
        .m01_axi_aclk(ui_clk_clk),
        .m01_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARADDR),
        .m01_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARBURST),
        .m01_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARCACHE),
        .m01_axi_aresetn(ui_clk_sync_rst),
        .m01_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARID),
        .m01_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLEN),
        .m01_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLOCK),
        .m01_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARPROT),
        .m01_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARQOS),
        .m01_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARREADY),
        .m01_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARSIZE),
        .m01_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARUSER),
        .m01_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARVALID),
        .m01_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWADDR),
        .m01_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWBURST),
        .m01_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWCACHE),
        .m01_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWID),
        .m01_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLEN),
        .m01_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLOCK),
        .m01_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWPROT),
        .m01_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWQOS),
        .m01_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWREADY),
        .m01_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWSIZE),
        .m01_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWUSER),
        .m01_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWVALID),
        .m01_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BID),
        .m01_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BREADY),
        .m01_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BRESP),
        .m01_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BUSER),
        .m01_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BVALID),
        .m01_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RDATA),
        .m01_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RID),
        .m01_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RLAST),
        .m01_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RREADY),
        .m01_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RRESP),
        .m01_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RUSER),
        .m01_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RVALID),
        .m01_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WDATA),
        .m01_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WLAST),
        .m01_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WREADY),
        .m01_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WSTRB),
        .m01_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WUSER),
        .m01_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WVALID),
        .m02_axi_aclk(ui_clk_clk),
        .m02_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARADDR),
        .m02_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARBURST),
        .m02_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARCACHE),
        .m02_axi_aresetn(ui_clk_sync_rst),
        .m02_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARID),
        .m02_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLEN),
        .m02_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLOCK),
        .m02_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARPROT),
        .m02_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARQOS),
        .m02_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARREADY),
        .m02_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARSIZE),
        .m02_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARUSER),
        .m02_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARVALID),
        .m02_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWADDR),
        .m02_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWBURST),
        .m02_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWCACHE),
        .m02_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWID),
        .m02_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLEN),
        .m02_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLOCK),
        .m02_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWPROT),
        .m02_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWQOS),
        .m02_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWREADY),
        .m02_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWSIZE),
        .m02_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWUSER),
        .m02_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWVALID),
        .m02_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BID),
        .m02_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BREADY),
        .m02_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BRESP),
        .m02_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BUSER),
        .m02_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BVALID),
        .m02_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RDATA),
        .m02_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RID),
        .m02_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RLAST),
        .m02_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RREADY),
        .m02_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RRESP),
        .m02_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RUSER),
        .m02_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RVALID),
        .m02_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WDATA),
        .m02_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WLAST),
        .m02_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WREADY),
        .m02_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WSTRB),
        .m02_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WUSER),
        .m02_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WVALID),
        .m03_axi_aclk(ui_clk_clk),
        .m03_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARADDR),
        .m03_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARBURST),
        .m03_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARCACHE),
        .m03_axi_aresetn(ui_clk_sync_rst),
        .m03_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARID),
        .m03_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLEN),
        .m03_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLOCK),
        .m03_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARPROT),
        .m03_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARQOS),
        .m03_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARREADY),
        .m03_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARSIZE),
        .m03_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARUSER),
        .m03_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARVALID),
        .m03_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWADDR),
        .m03_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWBURST),
        .m03_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWCACHE),
        .m03_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWID),
        .m03_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLEN),
        .m03_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLOCK),
        .m03_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWPROT),
        .m03_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWQOS),
        .m03_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWREADY),
        .m03_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWSIZE),
        .m03_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWUSER),
        .m03_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWVALID),
        .m03_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BID),
        .m03_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BREADY),
        .m03_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BRESP),
        .m03_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BUSER),
        .m03_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BVALID),
        .m03_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RDATA),
        .m03_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RID),
        .m03_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RLAST),
        .m03_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RREADY),
        .m03_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RRESP),
        .m03_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RUSER),
        .m03_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RVALID),
        .m03_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WDATA),
        .m03_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WLAST),
        .m03_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WREADY),
        .m03_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WSTRB),
        .m03_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WUSER),
        .m03_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WVALID),
        .m04_axi_aclk(slowest_sync_clk_1_1),
        .m04_axi_araddr(xtlm_simple_intercon_0_M04_AXI_ARADDR),
        .m04_axi_arburst(xtlm_simple_intercon_0_M04_AXI_ARBURST),
        .m04_axi_aresetn(ext_reset_in_1_1),
        .m04_axi_arid(xtlm_simple_intercon_0_M04_AXI_ARID),
        .m04_axi_arlen(xtlm_simple_intercon_0_M04_AXI_ARLEN),
        .m04_axi_arready(xtlm_simple_intercon_0_M04_AXI_ARREADY),
        .m04_axi_arsize(xtlm_simple_intercon_0_M04_AXI_ARSIZE),
        .m04_axi_arvalid(xtlm_simple_intercon_0_M04_AXI_ARVALID),
        .m04_axi_awaddr(xtlm_simple_intercon_0_M04_AXI_AWADDR),
        .m04_axi_awburst(xtlm_simple_intercon_0_M04_AXI_AWBURST),
        .m04_axi_awid(xtlm_simple_intercon_0_M04_AXI_AWID),
        .m04_axi_awlen(xtlm_simple_intercon_0_M04_AXI_AWLEN),
        .m04_axi_awready(xtlm_simple_intercon_0_M04_AXI_AWREADY),
        .m04_axi_awsize(xtlm_simple_intercon_0_M04_AXI_AWSIZE),
        .m04_axi_awvalid(xtlm_simple_intercon_0_M04_AXI_AWVALID),
        .m04_axi_bid(xtlm_simple_intercon_0_M04_AXI_BID),
        .m04_axi_bready(xtlm_simple_intercon_0_M04_AXI_BREADY),
        .m04_axi_bresp(xtlm_simple_intercon_0_M04_AXI_BRESP),
        .m04_axi_buser(1'b0),
        .m04_axi_bvalid(xtlm_simple_intercon_0_M04_AXI_BVALID),
        .m04_axi_rdata(xtlm_simple_intercon_0_M04_AXI_RDATA),
        .m04_axi_rid(xtlm_simple_intercon_0_M04_AXI_RID),
        .m04_axi_rlast(xtlm_simple_intercon_0_M04_AXI_RLAST),
        .m04_axi_rready(xtlm_simple_intercon_0_M04_AXI_RREADY),
        .m04_axi_rresp(xtlm_simple_intercon_0_M04_AXI_RRESP),
        .m04_axi_ruser(1'b0),
        .m04_axi_rvalid(xtlm_simple_intercon_0_M04_AXI_RVALID),
        .m04_axi_wdata(xtlm_simple_intercon_0_M04_AXI_WDATA),
        .m04_axi_wlast(xtlm_simple_intercon_0_M04_AXI_WLAST),
        .m04_axi_wready(xtlm_simple_intercon_0_M04_AXI_WREADY),
        .m04_axi_wstrb(xtlm_simple_intercon_0_M04_AXI_WSTRB),
        .m04_axi_wvalid(xtlm_simple_intercon_0_M04_AXI_WVALID),
        .s00_axi_aclk(slowest_sync_clk_1_1),
        .s00_axi_araddr(static_region_data_M_AXI_0_ARADDR),
        .s00_axi_arburst(static_region_data_M_AXI_0_ARBURST),
        .s00_axi_arcache(static_region_data_M_AXI_0_ARCACHE),
        .s00_axi_aresetn(ext_reset_in_1_1),
        .s00_axi_arid(static_region_data_M_AXI_0_ARID),
        .s00_axi_arlen(static_region_data_M_AXI_0_ARLEN),
        .s00_axi_arlock(static_region_data_M_AXI_0_ARLOCK),
        .s00_axi_arprot(static_region_data_M_AXI_0_ARPROT),
        .s00_axi_arqos(static_region_data_M_AXI_0_ARQOS),
        .s00_axi_arready(static_region_data_M_AXI_0_ARREADY),
        .s00_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_arsize(static_region_data_M_AXI_0_ARSIZE),
        .s00_axi_aruser(static_region_data_M_AXI_0_ARUSER),
        .s00_axi_arvalid(static_region_data_M_AXI_0_ARVALID),
        .s00_axi_awaddr(static_region_data_M_AXI_0_AWADDR),
        .s00_axi_awburst(static_region_data_M_AXI_0_AWBURST),
        .s00_axi_awcache(static_region_data_M_AXI_0_AWCACHE),
        .s00_axi_awid(static_region_data_M_AXI_0_AWID),
        .s00_axi_awlen(static_region_data_M_AXI_0_AWLEN),
        .s00_axi_awlock(static_region_data_M_AXI_0_AWLOCK),
        .s00_axi_awprot(static_region_data_M_AXI_0_AWPROT),
        .s00_axi_awqos(static_region_data_M_AXI_0_AWQOS),
        .s00_axi_awready(static_region_data_M_AXI_0_AWREADY),
        .s00_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_awsize(static_region_data_M_AXI_0_AWSIZE),
        .s00_axi_awuser(static_region_data_M_AXI_0_AWUSER),
        .s00_axi_awvalid(static_region_data_M_AXI_0_AWVALID),
        .s00_axi_bid(static_region_data_M_AXI_0_BID),
        .s00_axi_bready(static_region_data_M_AXI_0_BREADY),
        .s00_axi_bresp(static_region_data_M_AXI_0_BRESP),
        .s00_axi_buser(static_region_data_M_AXI_0_BUSER),
        .s00_axi_bvalid(static_region_data_M_AXI_0_BVALID),
        .s00_axi_rdata(static_region_data_M_AXI_0_RDATA),
        .s00_axi_rid(static_region_data_M_AXI_0_RID),
        .s00_axi_rlast(static_region_data_M_AXI_0_RLAST),
        .s00_axi_rready(static_region_data_M_AXI_0_RREADY),
        .s00_axi_rresp(static_region_data_M_AXI_0_RRESP),
        .s00_axi_ruser(static_region_data_M_AXI_0_RUSER),
        .s00_axi_rvalid(static_region_data_M_AXI_0_RVALID),
        .s00_axi_wdata(static_region_data_M_AXI_0_WDATA),
        .s00_axi_wlast(static_region_data_M_AXI_0_WLAST),
        .s00_axi_wready(static_region_data_M_AXI_0_WREADY),
        .s00_axi_wstrb(static_region_data_M_AXI_0_WSTRB),
        .s00_axi_wuser(static_region_data_M_AXI_0_WUSER),
        .s00_axi_wvalid(static_region_data_M_AXI_0_WVALID));
endmodule

module emu_connect_to_es_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arregion,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awregion,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    S01_ACLK,
    S01_ARESETN,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arlock,
    S01_AXI_arprot,
    S01_AXI_arqos,
    S01_AXI_arready,
    S01_AXI_arregion,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_awaddr,
    S01_AXI_awburst,
    S01_AXI_awcache,
    S01_AXI_awlen,
    S01_AXI_awlock,
    S01_AXI_awprot,
    S01_AXI_awqos,
    S01_AXI_awready,
    S01_AXI_awregion,
    S01_AXI_awsize,
    S01_AXI_awvalid,
    S01_AXI_bready,
    S01_AXI_bresp,
    S01_AXI_bvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S01_AXI_wdata,
    S01_AXI_wlast,
    S01_AXI_wready,
    S01_AXI_wstrb,
    S01_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [63:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [63:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  input [0:0]M01_AXI_arready;
  output [0:0]M01_AXI_arvalid;
  output [63:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  input [0:0]M01_AXI_awready;
  output [0:0]M01_AXI_awvalid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [63:0]M02_AXI_araddr;
  input [0:0]M02_AXI_arready;
  output [0:0]M02_AXI_arvalid;
  output [63:0]M02_AXI_awaddr;
  input [0:0]M02_AXI_awready;
  output [0:0]M02_AXI_awvalid;
  output [0:0]M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input [0:0]M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output [0:0]M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input [0:0]M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input [0:0]M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output [0:0]M02_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [63:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [1:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input [0:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output [0:0]S00_AXI_arready;
  input [3:0]S00_AXI_arregion;
  input [2:0]S00_AXI_arsize;
  input [0:0]S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [1:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input [0:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output [0:0]S00_AXI_awready;
  input [3:0]S00_AXI_awregion;
  input [2:0]S00_AXI_awsize;
  input [0:0]S00_AXI_awvalid;
  output [1:0]S00_AXI_bid;
  input [0:0]S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rid;
  output [0:0]S00_AXI_rlast;
  input [0:0]S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [0:0]S00_AXI_wlast;
  output [0:0]S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wvalid;
  input S01_ACLK;
  input S01_ARESETN;
  input [31:0]S01_AXI_araddr;
  input [1:0]S01_AXI_arburst;
  input [3:0]S01_AXI_arcache;
  input [7:0]S01_AXI_arlen;
  input [1:0]S01_AXI_arlock;
  input [2:0]S01_AXI_arprot;
  input [3:0]S01_AXI_arqos;
  output S01_AXI_arready;
  input [3:0]S01_AXI_arregion;
  input [2:0]S01_AXI_arsize;
  input S01_AXI_arvalid;
  input [31:0]S01_AXI_awaddr;
  input [1:0]S01_AXI_awburst;
  input [3:0]S01_AXI_awcache;
  input [7:0]S01_AXI_awlen;
  input [1:0]S01_AXI_awlock;
  input [2:0]S01_AXI_awprot;
  input [3:0]S01_AXI_awqos;
  output S01_AXI_awready;
  input [3:0]S01_AXI_awregion;
  input [2:0]S01_AXI_awsize;
  input S01_AXI_awvalid;
  input S01_AXI_bready;
  output [1:0]S01_AXI_bresp;
  output S01_AXI_bvalid;
  output [31:0]S01_AXI_rdata;
  output S01_AXI_rlast;
  input S01_AXI_rready;
  output [1:0]S01_AXI_rresp;
  output S01_AXI_rvalid;
  input [31:0]S01_AXI_wdata;
  input S01_AXI_wlast;
  output S01_AXI_wready;
  input [3:0]S01_AXI_wstrb;
  input S01_AXI_wvalid;

  wire connect_to_es_ACLK_net;
  wire connect_to_es_ARESETN_net;
  wire [63:0]connect_to_es_to_s00_couplers_ARADDR;
  wire [1:0]connect_to_es_to_s00_couplers_ARBURST;
  wire [3:0]connect_to_es_to_s00_couplers_ARCACHE;
  wire [1:0]connect_to_es_to_s00_couplers_ARID;
  wire [7:0]connect_to_es_to_s00_couplers_ARLEN;
  wire [0:0]connect_to_es_to_s00_couplers_ARLOCK;
  wire [2:0]connect_to_es_to_s00_couplers_ARPROT;
  wire [3:0]connect_to_es_to_s00_couplers_ARQOS;
  wire [0:0]connect_to_es_to_s00_couplers_ARREADY;
  wire [3:0]connect_to_es_to_s00_couplers_ARREGION;
  wire [2:0]connect_to_es_to_s00_couplers_ARSIZE;
  wire [0:0]connect_to_es_to_s00_couplers_ARVALID;
  wire [63:0]connect_to_es_to_s00_couplers_AWADDR;
  wire [1:0]connect_to_es_to_s00_couplers_AWBURST;
  wire [3:0]connect_to_es_to_s00_couplers_AWCACHE;
  wire [1:0]connect_to_es_to_s00_couplers_AWID;
  wire [7:0]connect_to_es_to_s00_couplers_AWLEN;
  wire [0:0]connect_to_es_to_s00_couplers_AWLOCK;
  wire [2:0]connect_to_es_to_s00_couplers_AWPROT;
  wire [3:0]connect_to_es_to_s00_couplers_AWQOS;
  wire [0:0]connect_to_es_to_s00_couplers_AWREADY;
  wire [3:0]connect_to_es_to_s00_couplers_AWREGION;
  wire [2:0]connect_to_es_to_s00_couplers_AWSIZE;
  wire [0:0]connect_to_es_to_s00_couplers_AWVALID;
  wire [1:0]connect_to_es_to_s00_couplers_BID;
  wire [0:0]connect_to_es_to_s00_couplers_BREADY;
  wire [1:0]connect_to_es_to_s00_couplers_BRESP;
  wire [0:0]connect_to_es_to_s00_couplers_BVALID;
  wire [31:0]connect_to_es_to_s00_couplers_RDATA;
  wire [1:0]connect_to_es_to_s00_couplers_RID;
  wire [0:0]connect_to_es_to_s00_couplers_RLAST;
  wire [0:0]connect_to_es_to_s00_couplers_RREADY;
  wire [1:0]connect_to_es_to_s00_couplers_RRESP;
  wire [0:0]connect_to_es_to_s00_couplers_RVALID;
  wire [31:0]connect_to_es_to_s00_couplers_WDATA;
  wire [0:0]connect_to_es_to_s00_couplers_WLAST;
  wire [0:0]connect_to_es_to_s00_couplers_WREADY;
  wire [3:0]connect_to_es_to_s00_couplers_WSTRB;
  wire [0:0]connect_to_es_to_s00_couplers_WVALID;
  wire [31:0]connect_to_es_to_s01_couplers_ARADDR;
  wire [1:0]connect_to_es_to_s01_couplers_ARBURST;
  wire [3:0]connect_to_es_to_s01_couplers_ARCACHE;
  wire [7:0]connect_to_es_to_s01_couplers_ARLEN;
  wire [1:0]connect_to_es_to_s01_couplers_ARLOCK;
  wire [2:0]connect_to_es_to_s01_couplers_ARPROT;
  wire [3:0]connect_to_es_to_s01_couplers_ARQOS;
  wire connect_to_es_to_s01_couplers_ARREADY;
  wire [3:0]connect_to_es_to_s01_couplers_ARREGION;
  wire [2:0]connect_to_es_to_s01_couplers_ARSIZE;
  wire connect_to_es_to_s01_couplers_ARVALID;
  wire [31:0]connect_to_es_to_s01_couplers_AWADDR;
  wire [1:0]connect_to_es_to_s01_couplers_AWBURST;
  wire [3:0]connect_to_es_to_s01_couplers_AWCACHE;
  wire [7:0]connect_to_es_to_s01_couplers_AWLEN;
  wire [1:0]connect_to_es_to_s01_couplers_AWLOCK;
  wire [2:0]connect_to_es_to_s01_couplers_AWPROT;
  wire [3:0]connect_to_es_to_s01_couplers_AWQOS;
  wire connect_to_es_to_s01_couplers_AWREADY;
  wire [3:0]connect_to_es_to_s01_couplers_AWREGION;
  wire [2:0]connect_to_es_to_s01_couplers_AWSIZE;
  wire connect_to_es_to_s01_couplers_AWVALID;
  wire connect_to_es_to_s01_couplers_BREADY;
  wire [1:0]connect_to_es_to_s01_couplers_BRESP;
  wire connect_to_es_to_s01_couplers_BVALID;
  wire [31:0]connect_to_es_to_s01_couplers_RDATA;
  wire connect_to_es_to_s01_couplers_RLAST;
  wire connect_to_es_to_s01_couplers_RREADY;
  wire [1:0]connect_to_es_to_s01_couplers_RRESP;
  wire connect_to_es_to_s01_couplers_RVALID;
  wire [31:0]connect_to_es_to_s01_couplers_WDATA;
  wire connect_to_es_to_s01_couplers_WLAST;
  wire connect_to_es_to_s01_couplers_WREADY;
  wire [3:0]connect_to_es_to_s01_couplers_WSTRB;
  wire connect_to_es_to_s01_couplers_WVALID;
  wire [63:0]m00_couplers_to_connect_to_es_ARADDR;
  wire [2:0]m00_couplers_to_connect_to_es_ARPROT;
  wire [0:0]m00_couplers_to_connect_to_es_ARREADY;
  wire [0:0]m00_couplers_to_connect_to_es_ARVALID;
  wire [63:0]m00_couplers_to_connect_to_es_AWADDR;
  wire [2:0]m00_couplers_to_connect_to_es_AWPROT;
  wire [0:0]m00_couplers_to_connect_to_es_AWREADY;
  wire [0:0]m00_couplers_to_connect_to_es_AWVALID;
  wire [0:0]m00_couplers_to_connect_to_es_BREADY;
  wire [1:0]m00_couplers_to_connect_to_es_BRESP;
  wire [0:0]m00_couplers_to_connect_to_es_BVALID;
  wire [31:0]m00_couplers_to_connect_to_es_RDATA;
  wire [0:0]m00_couplers_to_connect_to_es_RREADY;
  wire [1:0]m00_couplers_to_connect_to_es_RRESP;
  wire [0:0]m00_couplers_to_connect_to_es_RVALID;
  wire [31:0]m00_couplers_to_connect_to_es_WDATA;
  wire [0:0]m00_couplers_to_connect_to_es_WREADY;
  wire [3:0]m00_couplers_to_connect_to_es_WSTRB;
  wire [0:0]m00_couplers_to_connect_to_es_WVALID;
  wire [63:0]m01_couplers_to_connect_to_es_ARADDR;
  wire [2:0]m01_couplers_to_connect_to_es_ARPROT;
  wire [0:0]m01_couplers_to_connect_to_es_ARREADY;
  wire [0:0]m01_couplers_to_connect_to_es_ARVALID;
  wire [63:0]m01_couplers_to_connect_to_es_AWADDR;
  wire [2:0]m01_couplers_to_connect_to_es_AWPROT;
  wire [0:0]m01_couplers_to_connect_to_es_AWREADY;
  wire [0:0]m01_couplers_to_connect_to_es_AWVALID;
  wire [0:0]m01_couplers_to_connect_to_es_BREADY;
  wire [1:0]m01_couplers_to_connect_to_es_BRESP;
  wire [0:0]m01_couplers_to_connect_to_es_BVALID;
  wire [31:0]m01_couplers_to_connect_to_es_RDATA;
  wire [0:0]m01_couplers_to_connect_to_es_RREADY;
  wire [1:0]m01_couplers_to_connect_to_es_RRESP;
  wire [0:0]m01_couplers_to_connect_to_es_RVALID;
  wire [31:0]m01_couplers_to_connect_to_es_WDATA;
  wire [0:0]m01_couplers_to_connect_to_es_WREADY;
  wire [3:0]m01_couplers_to_connect_to_es_WSTRB;
  wire [0:0]m01_couplers_to_connect_to_es_WVALID;
  wire [63:0]m02_couplers_to_connect_to_es_ARADDR;
  wire [0:0]m02_couplers_to_connect_to_es_ARREADY;
  wire [0:0]m02_couplers_to_connect_to_es_ARVALID;
  wire [63:0]m02_couplers_to_connect_to_es_AWADDR;
  wire [0:0]m02_couplers_to_connect_to_es_AWREADY;
  wire [0:0]m02_couplers_to_connect_to_es_AWVALID;
  wire [0:0]m02_couplers_to_connect_to_es_BREADY;
  wire [1:0]m02_couplers_to_connect_to_es_BRESP;
  wire [0:0]m02_couplers_to_connect_to_es_BVALID;
  wire [31:0]m02_couplers_to_connect_to_es_RDATA;
  wire [0:0]m02_couplers_to_connect_to_es_RREADY;
  wire [1:0]m02_couplers_to_connect_to_es_RRESP;
  wire [0:0]m02_couplers_to_connect_to_es_RVALID;
  wire [31:0]m02_couplers_to_connect_to_es_WDATA;
  wire [0:0]m02_couplers_to_connect_to_es_WREADY;
  wire [3:0]m02_couplers_to_connect_to_es_WSTRB;
  wire [0:0]m02_couplers_to_connect_to_es_WVALID;
  wire [63:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [63:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [31:0]s01_couplers_to_xbar_ARADDR;
  wire [2:0]s01_couplers_to_xbar_ARPROT;
  wire [1:1]s01_couplers_to_xbar_ARREADY;
  wire s01_couplers_to_xbar_ARVALID;
  wire [31:0]s01_couplers_to_xbar_AWADDR;
  wire [2:0]s01_couplers_to_xbar_AWPROT;
  wire [1:1]s01_couplers_to_xbar_AWREADY;
  wire s01_couplers_to_xbar_AWVALID;
  wire s01_couplers_to_xbar_BREADY;
  wire [3:2]s01_couplers_to_xbar_BRESP;
  wire [1:1]s01_couplers_to_xbar_BVALID;
  wire [63:32]s01_couplers_to_xbar_RDATA;
  wire s01_couplers_to_xbar_RREADY;
  wire [3:2]s01_couplers_to_xbar_RRESP;
  wire [1:1]s01_couplers_to_xbar_RVALID;
  wire [31:0]s01_couplers_to_xbar_WDATA;
  wire [1:1]s01_couplers_to_xbar_WREADY;
  wire [3:0]s01_couplers_to_xbar_WSTRB;
  wire s01_couplers_to_xbar_WVALID;
  wire [63:0]xbar_to_m00_couplers_ARADDR;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire [0:0]xbar_to_m00_couplers_ARREADY;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [63:0]xbar_to_m00_couplers_AWADDR;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire [0:0]xbar_to_m00_couplers_AWREADY;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire [0:0]xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire [0:0]xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [127:64]xbar_to_m01_couplers_ARADDR;
  wire [5:3]xbar_to_m01_couplers_ARPROT;
  wire [0:0]xbar_to_m01_couplers_ARREADY;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [127:64]xbar_to_m01_couplers_AWADDR;
  wire [5:3]xbar_to_m01_couplers_AWPROT;
  wire [0:0]xbar_to_m01_couplers_AWREADY;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire [0:0]xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire [0:0]xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire [0:0]xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [191:128]xbar_to_m02_couplers_ARADDR;
  wire [0:0]xbar_to_m02_couplers_ARREADY;
  wire [2:2]xbar_to_m02_couplers_ARVALID;
  wire [191:128]xbar_to_m02_couplers_AWADDR;
  wire [0:0]xbar_to_m02_couplers_AWREADY;
  wire [2:2]xbar_to_m02_couplers_AWVALID;
  wire [2:2]xbar_to_m02_couplers_BREADY;
  wire [1:0]xbar_to_m02_couplers_BRESP;
  wire [0:0]xbar_to_m02_couplers_BVALID;
  wire [31:0]xbar_to_m02_couplers_RDATA;
  wire [2:2]xbar_to_m02_couplers_RREADY;
  wire [1:0]xbar_to_m02_couplers_RRESP;
  wire [0:0]xbar_to_m02_couplers_RVALID;
  wire [95:64]xbar_to_m02_couplers_WDATA;
  wire [0:0]xbar_to_m02_couplers_WREADY;
  wire [11:8]xbar_to_m02_couplers_WSTRB;
  wire [2:2]xbar_to_m02_couplers_WVALID;

  assign M00_AXI_araddr[63:0] = m00_couplers_to_connect_to_es_ARADDR;
  assign M00_AXI_arprot[2:0] = m00_couplers_to_connect_to_es_ARPROT;
  assign M00_AXI_arvalid[0] = m00_couplers_to_connect_to_es_ARVALID;
  assign M00_AXI_awaddr[63:0] = m00_couplers_to_connect_to_es_AWADDR;
  assign M00_AXI_awprot[2:0] = m00_couplers_to_connect_to_es_AWPROT;
  assign M00_AXI_awvalid[0] = m00_couplers_to_connect_to_es_AWVALID;
  assign M00_AXI_bready[0] = m00_couplers_to_connect_to_es_BREADY;
  assign M00_AXI_rready[0] = m00_couplers_to_connect_to_es_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_connect_to_es_WDATA;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_connect_to_es_WSTRB;
  assign M00_AXI_wvalid[0] = m00_couplers_to_connect_to_es_WVALID;
  assign M01_AXI_araddr[63:0] = m01_couplers_to_connect_to_es_ARADDR;
  assign M01_AXI_arprot[2:0] = m01_couplers_to_connect_to_es_ARPROT;
  assign M01_AXI_arvalid[0] = m01_couplers_to_connect_to_es_ARVALID;
  assign M01_AXI_awaddr[63:0] = m01_couplers_to_connect_to_es_AWADDR;
  assign M01_AXI_awprot[2:0] = m01_couplers_to_connect_to_es_AWPROT;
  assign M01_AXI_awvalid[0] = m01_couplers_to_connect_to_es_AWVALID;
  assign M01_AXI_bready[0] = m01_couplers_to_connect_to_es_BREADY;
  assign M01_AXI_rready[0] = m01_couplers_to_connect_to_es_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_connect_to_es_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_connect_to_es_WSTRB;
  assign M01_AXI_wvalid[0] = m01_couplers_to_connect_to_es_WVALID;
  assign M02_AXI_araddr[63:0] = m02_couplers_to_connect_to_es_ARADDR;
  assign M02_AXI_arvalid[0] = m02_couplers_to_connect_to_es_ARVALID;
  assign M02_AXI_awaddr[63:0] = m02_couplers_to_connect_to_es_AWADDR;
  assign M02_AXI_awvalid[0] = m02_couplers_to_connect_to_es_AWVALID;
  assign M02_AXI_bready[0] = m02_couplers_to_connect_to_es_BREADY;
  assign M02_AXI_rready[0] = m02_couplers_to_connect_to_es_RREADY;
  assign M02_AXI_wdata[31:0] = m02_couplers_to_connect_to_es_WDATA;
  assign M02_AXI_wstrb[3:0] = m02_couplers_to_connect_to_es_WSTRB;
  assign M02_AXI_wvalid[0] = m02_couplers_to_connect_to_es_WVALID;
  assign S00_AXI_arready[0] = connect_to_es_to_s00_couplers_ARREADY;
  assign S00_AXI_awready[0] = connect_to_es_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[1:0] = connect_to_es_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = connect_to_es_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid[0] = connect_to_es_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = connect_to_es_to_s00_couplers_RDATA;
  assign S00_AXI_rid[1:0] = connect_to_es_to_s00_couplers_RID;
  assign S00_AXI_rlast[0] = connect_to_es_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = connect_to_es_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid[0] = connect_to_es_to_s00_couplers_RVALID;
  assign S00_AXI_wready[0] = connect_to_es_to_s00_couplers_WREADY;
  assign S01_AXI_arready = connect_to_es_to_s01_couplers_ARREADY;
  assign S01_AXI_awready = connect_to_es_to_s01_couplers_AWREADY;
  assign S01_AXI_bresp[1:0] = connect_to_es_to_s01_couplers_BRESP;
  assign S01_AXI_bvalid = connect_to_es_to_s01_couplers_BVALID;
  assign S01_AXI_rdata[31:0] = connect_to_es_to_s01_couplers_RDATA;
  assign S01_AXI_rlast = connect_to_es_to_s01_couplers_RLAST;
  assign S01_AXI_rresp[1:0] = connect_to_es_to_s01_couplers_RRESP;
  assign S01_AXI_rvalid = connect_to_es_to_s01_couplers_RVALID;
  assign S01_AXI_wready = connect_to_es_to_s01_couplers_WREADY;
  assign connect_to_es_ACLK_net = ACLK;
  assign connect_to_es_ARESETN_net = ARESETN;
  assign connect_to_es_to_s00_couplers_ARADDR = S00_AXI_araddr[63:0];
  assign connect_to_es_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign connect_to_es_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign connect_to_es_to_s00_couplers_ARID = S00_AXI_arid[1:0];
  assign connect_to_es_to_s00_couplers_ARLEN = S00_AXI_arlen[7:0];
  assign connect_to_es_to_s00_couplers_ARLOCK = S00_AXI_arlock[0];
  assign connect_to_es_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign connect_to_es_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign connect_to_es_to_s00_couplers_ARREGION = S00_AXI_arregion[3:0];
  assign connect_to_es_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign connect_to_es_to_s00_couplers_ARVALID = S00_AXI_arvalid[0];
  assign connect_to_es_to_s00_couplers_AWADDR = S00_AXI_awaddr[63:0];
  assign connect_to_es_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign connect_to_es_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign connect_to_es_to_s00_couplers_AWID = S00_AXI_awid[1:0];
  assign connect_to_es_to_s00_couplers_AWLEN = S00_AXI_awlen[7:0];
  assign connect_to_es_to_s00_couplers_AWLOCK = S00_AXI_awlock[0];
  assign connect_to_es_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign connect_to_es_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign connect_to_es_to_s00_couplers_AWREGION = S00_AXI_awregion[3:0];
  assign connect_to_es_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign connect_to_es_to_s00_couplers_AWVALID = S00_AXI_awvalid[0];
  assign connect_to_es_to_s00_couplers_BREADY = S00_AXI_bready[0];
  assign connect_to_es_to_s00_couplers_RREADY = S00_AXI_rready[0];
  assign connect_to_es_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign connect_to_es_to_s00_couplers_WLAST = S00_AXI_wlast[0];
  assign connect_to_es_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign connect_to_es_to_s00_couplers_WVALID = S00_AXI_wvalid[0];
  assign connect_to_es_to_s01_couplers_ARADDR = S01_AXI_araddr[31:0];
  assign connect_to_es_to_s01_couplers_ARBURST = S01_AXI_arburst[1:0];
  assign connect_to_es_to_s01_couplers_ARCACHE = S01_AXI_arcache[3:0];
  assign connect_to_es_to_s01_couplers_ARLEN = S01_AXI_arlen[7:0];
  assign connect_to_es_to_s01_couplers_ARLOCK = S01_AXI_arlock[1:0];
  assign connect_to_es_to_s01_couplers_ARPROT = S01_AXI_arprot[2:0];
  assign connect_to_es_to_s01_couplers_ARQOS = S01_AXI_arqos[3:0];
  assign connect_to_es_to_s01_couplers_ARREGION = S01_AXI_arregion[3:0];
  assign connect_to_es_to_s01_couplers_ARSIZE = S01_AXI_arsize[2:0];
  assign connect_to_es_to_s01_couplers_ARVALID = S01_AXI_arvalid;
  assign connect_to_es_to_s01_couplers_AWADDR = S01_AXI_awaddr[31:0];
  assign connect_to_es_to_s01_couplers_AWBURST = S01_AXI_awburst[1:0];
  assign connect_to_es_to_s01_couplers_AWCACHE = S01_AXI_awcache[3:0];
  assign connect_to_es_to_s01_couplers_AWLEN = S01_AXI_awlen[7:0];
  assign connect_to_es_to_s01_couplers_AWLOCK = S01_AXI_awlock[1:0];
  assign connect_to_es_to_s01_couplers_AWPROT = S01_AXI_awprot[2:0];
  assign connect_to_es_to_s01_couplers_AWQOS = S01_AXI_awqos[3:0];
  assign connect_to_es_to_s01_couplers_AWREGION = S01_AXI_awregion[3:0];
  assign connect_to_es_to_s01_couplers_AWSIZE = S01_AXI_awsize[2:0];
  assign connect_to_es_to_s01_couplers_AWVALID = S01_AXI_awvalid;
  assign connect_to_es_to_s01_couplers_BREADY = S01_AXI_bready;
  assign connect_to_es_to_s01_couplers_RREADY = S01_AXI_rready;
  assign connect_to_es_to_s01_couplers_WDATA = S01_AXI_wdata[31:0];
  assign connect_to_es_to_s01_couplers_WLAST = S01_AXI_wlast;
  assign connect_to_es_to_s01_couplers_WSTRB = S01_AXI_wstrb[3:0];
  assign connect_to_es_to_s01_couplers_WVALID = S01_AXI_wvalid;
  assign m00_couplers_to_connect_to_es_ARREADY = M00_AXI_arready[0];
  assign m00_couplers_to_connect_to_es_AWREADY = M00_AXI_awready[0];
  assign m00_couplers_to_connect_to_es_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_connect_to_es_BVALID = M00_AXI_bvalid[0];
  assign m00_couplers_to_connect_to_es_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_connect_to_es_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_connect_to_es_RVALID = M00_AXI_rvalid[0];
  assign m00_couplers_to_connect_to_es_WREADY = M00_AXI_wready[0];
  assign m01_couplers_to_connect_to_es_ARREADY = M01_AXI_arready[0];
  assign m01_couplers_to_connect_to_es_AWREADY = M01_AXI_awready[0];
  assign m01_couplers_to_connect_to_es_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_connect_to_es_BVALID = M01_AXI_bvalid[0];
  assign m01_couplers_to_connect_to_es_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_connect_to_es_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_connect_to_es_RVALID = M01_AXI_rvalid[0];
  assign m01_couplers_to_connect_to_es_WREADY = M01_AXI_wready[0];
  assign m02_couplers_to_connect_to_es_ARREADY = M02_AXI_arready[0];
  assign m02_couplers_to_connect_to_es_AWREADY = M02_AXI_awready[0];
  assign m02_couplers_to_connect_to_es_BRESP = M02_AXI_bresp[1:0];
  assign m02_couplers_to_connect_to_es_BVALID = M02_AXI_bvalid[0];
  assign m02_couplers_to_connect_to_es_RDATA = M02_AXI_rdata[31:0];
  assign m02_couplers_to_connect_to_es_RRESP = M02_AXI_rresp[1:0];
  assign m02_couplers_to_connect_to_es_RVALID = M02_AXI_rvalid[0];
  assign m02_couplers_to_connect_to_es_WREADY = M02_AXI_wready[0];
  m00_couplers_imp_THO9J8 m00_couplers
       (.M_ACLK(connect_to_es_ACLK_net),
        .M_ARESETN(connect_to_es_ARESETN_net),
        .M_AXI_araddr(m00_couplers_to_connect_to_es_ARADDR),
        .M_AXI_arprot(m00_couplers_to_connect_to_es_ARPROT),
        .M_AXI_arready(m00_couplers_to_connect_to_es_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_connect_to_es_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_connect_to_es_AWADDR),
        .M_AXI_awprot(m00_couplers_to_connect_to_es_AWPROT),
        .M_AXI_awready(m00_couplers_to_connect_to_es_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_connect_to_es_AWVALID),
        .M_AXI_bready(m00_couplers_to_connect_to_es_BREADY),
        .M_AXI_bresp(m00_couplers_to_connect_to_es_BRESP),
        .M_AXI_bvalid(m00_couplers_to_connect_to_es_BVALID),
        .M_AXI_rdata(m00_couplers_to_connect_to_es_RDATA),
        .M_AXI_rready(m00_couplers_to_connect_to_es_RREADY),
        .M_AXI_rresp(m00_couplers_to_connect_to_es_RRESP),
        .M_AXI_rvalid(m00_couplers_to_connect_to_es_RVALID),
        .M_AXI_wdata(m00_couplers_to_connect_to_es_WDATA),
        .M_AXI_wready(m00_couplers_to_connect_to_es_WREADY),
        .M_AXI_wstrb(m00_couplers_to_connect_to_es_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_connect_to_es_WVALID),
        .S_ACLK(connect_to_es_ACLK_net),
        .S_ARESETN(connect_to_es_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_1F0NE0X m01_couplers
       (.M_ACLK(connect_to_es_ACLK_net),
        .M_ARESETN(connect_to_es_ARESETN_net),
        .M_AXI_araddr(m01_couplers_to_connect_to_es_ARADDR),
        .M_AXI_arprot(m01_couplers_to_connect_to_es_ARPROT),
        .M_AXI_arready(m01_couplers_to_connect_to_es_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_connect_to_es_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_connect_to_es_AWADDR),
        .M_AXI_awprot(m01_couplers_to_connect_to_es_AWPROT),
        .M_AXI_awready(m01_couplers_to_connect_to_es_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_connect_to_es_AWVALID),
        .M_AXI_bready(m01_couplers_to_connect_to_es_BREADY),
        .M_AXI_bresp(m01_couplers_to_connect_to_es_BRESP),
        .M_AXI_bvalid(m01_couplers_to_connect_to_es_BVALID),
        .M_AXI_rdata(m01_couplers_to_connect_to_es_RDATA),
        .M_AXI_rready(m01_couplers_to_connect_to_es_RREADY),
        .M_AXI_rresp(m01_couplers_to_connect_to_es_RRESP),
        .M_AXI_rvalid(m01_couplers_to_connect_to_es_RVALID),
        .M_AXI_wdata(m01_couplers_to_connect_to_es_WDATA),
        .M_AXI_wready(m01_couplers_to_connect_to_es_WREADY),
        .M_AXI_wstrb(m01_couplers_to_connect_to_es_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_connect_to_es_WVALID),
        .S_ACLK(connect_to_es_ACLK_net),
        .S_ARESETN(connect_to_es_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m01_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m01_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  m02_couplers_imp_2SPS0F m02_couplers
       (.M_ACLK(connect_to_es_ACLK_net),
        .M_ARESETN(connect_to_es_ARESETN_net),
        .M_AXI_araddr(m02_couplers_to_connect_to_es_ARADDR),
        .M_AXI_arready(m02_couplers_to_connect_to_es_ARREADY),
        .M_AXI_arvalid(m02_couplers_to_connect_to_es_ARVALID),
        .M_AXI_awaddr(m02_couplers_to_connect_to_es_AWADDR),
        .M_AXI_awready(m02_couplers_to_connect_to_es_AWREADY),
        .M_AXI_awvalid(m02_couplers_to_connect_to_es_AWVALID),
        .M_AXI_bready(m02_couplers_to_connect_to_es_BREADY),
        .M_AXI_bresp(m02_couplers_to_connect_to_es_BRESP),
        .M_AXI_bvalid(m02_couplers_to_connect_to_es_BVALID),
        .M_AXI_rdata(m02_couplers_to_connect_to_es_RDATA),
        .M_AXI_rready(m02_couplers_to_connect_to_es_RREADY),
        .M_AXI_rresp(m02_couplers_to_connect_to_es_RRESP),
        .M_AXI_rvalid(m02_couplers_to_connect_to_es_RVALID),
        .M_AXI_wdata(m02_couplers_to_connect_to_es_WDATA),
        .M_AXI_wready(m02_couplers_to_connect_to_es_WREADY),
        .M_AXI_wstrb(m02_couplers_to_connect_to_es_WSTRB),
        .M_AXI_wvalid(m02_couplers_to_connect_to_es_WVALID),
        .S_ACLK(connect_to_es_ACLK_net),
        .S_ARESETN(connect_to_es_ARESETN_net),
        .S_AXI_araddr(xbar_to_m02_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m02_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m02_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m02_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m02_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m02_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m02_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m02_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m02_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m02_couplers_RDATA),
        .S_AXI_rready(xbar_to_m02_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m02_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m02_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m02_couplers_WDATA),
        .S_AXI_wready(xbar_to_m02_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m02_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m02_couplers_WVALID));
  s00_couplers_imp_1I78I2M s00_couplers
       (.M_ACLK(connect_to_es_ACLK_net),
        .M_ARESETN(connect_to_es_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(connect_to_es_ACLK_net),
        .S_ARESETN(connect_to_es_ARESETN_net),
        .S_AXI_araddr(connect_to_es_to_s00_couplers_ARADDR),
        .S_AXI_arburst(connect_to_es_to_s00_couplers_ARBURST),
        .S_AXI_arcache(connect_to_es_to_s00_couplers_ARCACHE),
        .S_AXI_arid(connect_to_es_to_s00_couplers_ARID),
        .S_AXI_arlen(connect_to_es_to_s00_couplers_ARLEN),
        .S_AXI_arlock(connect_to_es_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(connect_to_es_to_s00_couplers_ARPROT),
        .S_AXI_arqos(connect_to_es_to_s00_couplers_ARQOS),
        .S_AXI_arready(connect_to_es_to_s00_couplers_ARREADY),
        .S_AXI_arregion(connect_to_es_to_s00_couplers_ARREGION),
        .S_AXI_arsize(connect_to_es_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(connect_to_es_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(connect_to_es_to_s00_couplers_AWADDR),
        .S_AXI_awburst(connect_to_es_to_s00_couplers_AWBURST),
        .S_AXI_awcache(connect_to_es_to_s00_couplers_AWCACHE),
        .S_AXI_awid(connect_to_es_to_s00_couplers_AWID),
        .S_AXI_awlen(connect_to_es_to_s00_couplers_AWLEN),
        .S_AXI_awlock(connect_to_es_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(connect_to_es_to_s00_couplers_AWPROT),
        .S_AXI_awqos(connect_to_es_to_s00_couplers_AWQOS),
        .S_AXI_awready(connect_to_es_to_s00_couplers_AWREADY),
        .S_AXI_awregion(connect_to_es_to_s00_couplers_AWREGION),
        .S_AXI_awsize(connect_to_es_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(connect_to_es_to_s00_couplers_AWVALID),
        .S_AXI_bid(connect_to_es_to_s00_couplers_BID),
        .S_AXI_bready(connect_to_es_to_s00_couplers_BREADY),
        .S_AXI_bresp(connect_to_es_to_s00_couplers_BRESP),
        .S_AXI_bvalid(connect_to_es_to_s00_couplers_BVALID),
        .S_AXI_rdata(connect_to_es_to_s00_couplers_RDATA),
        .S_AXI_rid(connect_to_es_to_s00_couplers_RID),
        .S_AXI_rlast(connect_to_es_to_s00_couplers_RLAST),
        .S_AXI_rready(connect_to_es_to_s00_couplers_RREADY),
        .S_AXI_rresp(connect_to_es_to_s00_couplers_RRESP),
        .S_AXI_rvalid(connect_to_es_to_s00_couplers_RVALID),
        .S_AXI_wdata(connect_to_es_to_s00_couplers_WDATA),
        .S_AXI_wlast(connect_to_es_to_s00_couplers_WLAST),
        .S_AXI_wready(connect_to_es_to_s00_couplers_WREADY),
        .S_AXI_wstrb(connect_to_es_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(connect_to_es_to_s00_couplers_WVALID));
  s01_couplers_imp_8JQCQJ s01_couplers
       (.M_ACLK(connect_to_es_ACLK_net),
        .M_ARESETN(connect_to_es_ARESETN_net),
        .M_AXI_araddr(s01_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s01_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s01_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s01_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s01_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s01_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s01_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s01_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s01_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s01_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s01_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s01_couplers_to_xbar_RDATA),
        .M_AXI_rready(s01_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s01_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s01_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s01_couplers_to_xbar_WDATA),
        .M_AXI_wready(s01_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s01_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s01_couplers_to_xbar_WVALID),
        .S_ACLK(connect_to_es_ACLK_net),
        .S_ARESETN(connect_to_es_ARESETN_net),
        .S_AXI_araddr(connect_to_es_to_s01_couplers_ARADDR),
        .S_AXI_arburst(connect_to_es_to_s01_couplers_ARBURST),
        .S_AXI_arcache(connect_to_es_to_s01_couplers_ARCACHE),
        .S_AXI_arlen(connect_to_es_to_s01_couplers_ARLEN),
        .S_AXI_arlock(connect_to_es_to_s01_couplers_ARLOCK),
        .S_AXI_arprot(connect_to_es_to_s01_couplers_ARPROT),
        .S_AXI_arqos(connect_to_es_to_s01_couplers_ARQOS),
        .S_AXI_arready(connect_to_es_to_s01_couplers_ARREADY),
        .S_AXI_arregion(connect_to_es_to_s01_couplers_ARREGION),
        .S_AXI_arsize(connect_to_es_to_s01_couplers_ARSIZE),
        .S_AXI_arvalid(connect_to_es_to_s01_couplers_ARVALID),
        .S_AXI_awaddr(connect_to_es_to_s01_couplers_AWADDR),
        .S_AXI_awburst(connect_to_es_to_s01_couplers_AWBURST),
        .S_AXI_awcache(connect_to_es_to_s01_couplers_AWCACHE),
        .S_AXI_awlen(connect_to_es_to_s01_couplers_AWLEN),
        .S_AXI_awlock(connect_to_es_to_s01_couplers_AWLOCK),
        .S_AXI_awprot(connect_to_es_to_s01_couplers_AWPROT),
        .S_AXI_awqos(connect_to_es_to_s01_couplers_AWQOS),
        .S_AXI_awready(connect_to_es_to_s01_couplers_AWREADY),
        .S_AXI_awregion(connect_to_es_to_s01_couplers_AWREGION),
        .S_AXI_awsize(connect_to_es_to_s01_couplers_AWSIZE),
        .S_AXI_awvalid(connect_to_es_to_s01_couplers_AWVALID),
        .S_AXI_bready(connect_to_es_to_s01_couplers_BREADY),
        .S_AXI_bresp(connect_to_es_to_s01_couplers_BRESP),
        .S_AXI_bvalid(connect_to_es_to_s01_couplers_BVALID),
        .S_AXI_rdata(connect_to_es_to_s01_couplers_RDATA),
        .S_AXI_rlast(connect_to_es_to_s01_couplers_RLAST),
        .S_AXI_rready(connect_to_es_to_s01_couplers_RREADY),
        .S_AXI_rresp(connect_to_es_to_s01_couplers_RRESP),
        .S_AXI_rvalid(connect_to_es_to_s01_couplers_RVALID),
        .S_AXI_wdata(connect_to_es_to_s01_couplers_WDATA),
        .S_AXI_wlast(connect_to_es_to_s01_couplers_WLAST),
        .S_AXI_wready(connect_to_es_to_s01_couplers_WREADY),
        .S_AXI_wstrb(connect_to_es_to_s01_couplers_WSTRB),
        .S_AXI_wvalid(connect_to_es_to_s01_couplers_WVALID));
  emu_xbar_2 xbar
       (.aclk(connect_to_es_ACLK_net),
        .aresetn(connect_to_es_ARESETN_net),
        .m_axi_araddr({xbar_to_m02_couplers_ARADDR,xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arprot({xbar_to_m01_couplers_ARPROT,xbar_to_m00_couplers_ARPROT}),
        .m_axi_arready({xbar_to_m02_couplers_ARREADY,xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arvalid({xbar_to_m02_couplers_ARVALID,xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m02_couplers_AWADDR,xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awprot({xbar_to_m01_couplers_AWPROT,xbar_to_m00_couplers_AWPROT}),
        .m_axi_awready({xbar_to_m02_couplers_AWREADY,xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awvalid({xbar_to_m02_couplers_AWVALID,xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bready({xbar_to_m02_couplers_BREADY,xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m02_couplers_BRESP,xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m02_couplers_BVALID,xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m02_couplers_RDATA,xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rready({xbar_to_m02_couplers_RREADY,xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m02_couplers_RRESP,xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m02_couplers_RVALID,xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m02_couplers_WDATA,xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wready({xbar_to_m02_couplers_WREADY,xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m02_couplers_WSTRB,xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m02_couplers_WVALID,xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR}),
        .s_axi_arprot({s01_couplers_to_xbar_ARPROT,s00_couplers_to_xbar_ARPROT}),
        .s_axi_arready({s01_couplers_to_xbar_ARREADY,s00_couplers_to_xbar_ARREADY}),
        .s_axi_arvalid({s01_couplers_to_xbar_ARVALID,s00_couplers_to_xbar_ARVALID}),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR}),
        .s_axi_awprot({s01_couplers_to_xbar_AWPROT,s00_couplers_to_xbar_AWPROT}),
        .s_axi_awready({s01_couplers_to_xbar_AWREADY,s00_couplers_to_xbar_AWREADY}),
        .s_axi_awvalid({s01_couplers_to_xbar_AWVALID,s00_couplers_to_xbar_AWVALID}),
        .s_axi_bready({s01_couplers_to_xbar_BREADY,s00_couplers_to_xbar_BREADY}),
        .s_axi_bresp({s01_couplers_to_xbar_BRESP,s00_couplers_to_xbar_BRESP}),
        .s_axi_bvalid({s01_couplers_to_xbar_BVALID,s00_couplers_to_xbar_BVALID}),
        .s_axi_rdata({s01_couplers_to_xbar_RDATA,s00_couplers_to_xbar_RDATA}),
        .s_axi_rready({s01_couplers_to_xbar_RREADY,s00_couplers_to_xbar_RREADY}),
        .s_axi_rresp({s01_couplers_to_xbar_RRESP,s00_couplers_to_xbar_RRESP}),
        .s_axi_rvalid({s01_couplers_to_xbar_RVALID,s00_couplers_to_xbar_RVALID}),
        .s_axi_wdata({s01_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA}),
        .s_axi_wready({s01_couplers_to_xbar_WREADY,s00_couplers_to_xbar_WREADY}),
        .s_axi_wstrb({s01_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB}),
        .s_axi_wvalid({s01_couplers_to_xbar_WVALID,s00_couplers_to_xbar_WVALID}));
endmodule

module emu_connect_to_es_cu_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arregion,
    M00_AXI_arsize,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awregion,
    M00_AXI_awsize,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arburst,
    M01_AXI_arcache,
    M01_AXI_arid,
    M01_AXI_arlen,
    M01_AXI_arlock,
    M01_AXI_arprot,
    M01_AXI_arqos,
    M01_AXI_arready,
    M01_AXI_arsize,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awburst,
    M01_AXI_awcache,
    M01_AXI_awid,
    M01_AXI_awlen,
    M01_AXI_awlock,
    M01_AXI_awprot,
    M01_AXI_awqos,
    M01_AXI_awready,
    M01_AXI_awsize,
    M01_AXI_awvalid,
    M01_AXI_bid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rid,
    M01_AXI_rlast,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wlast,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arprot,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awprot,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arprot,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awprot,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    S01_ACLK,
    S01_ARESETN,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arlock,
    S01_AXI_arprot,
    S01_AXI_arqos,
    S01_AXI_arready,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_awaddr,
    S01_AXI_awburst,
    S01_AXI_awcache,
    S01_AXI_awlen,
    S01_AXI_awlock,
    S01_AXI_awprot,
    S01_AXI_awqos,
    S01_AXI_awready,
    S01_AXI_awsize,
    S01_AXI_awvalid,
    S01_AXI_bready,
    S01_AXI_bresp,
    S01_AXI_bvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S01_AXI_wdata,
    S01_AXI_wlast,
    S01_AXI_wready,
    S01_AXI_wstrb,
    S01_AXI_wvalid,
    S02_ACLK,
    S02_ARESETN,
    S02_AXI_araddr,
    S02_AXI_arburst,
    S02_AXI_arcache,
    S02_AXI_arlen,
    S02_AXI_arlock,
    S02_AXI_arprot,
    S02_AXI_arqos,
    S02_AXI_arready,
    S02_AXI_arsize,
    S02_AXI_arvalid,
    S02_AXI_awaddr,
    S02_AXI_awburst,
    S02_AXI_awcache,
    S02_AXI_awlen,
    S02_AXI_awlock,
    S02_AXI_awprot,
    S02_AXI_awqos,
    S02_AXI_awready,
    S02_AXI_awsize,
    S02_AXI_awvalid,
    S02_AXI_bready,
    S02_AXI_bresp,
    S02_AXI_bvalid,
    S02_AXI_rdata,
    S02_AXI_rlast,
    S02_AXI_rready,
    S02_AXI_rresp,
    S02_AXI_rvalid,
    S02_AXI_wdata,
    S02_AXI_wlast,
    S02_AXI_wready,
    S02_AXI_wstrb,
    S02_AXI_wvalid,
    S03_ACLK,
    S03_ARESETN,
    S03_AXI_araddr,
    S03_AXI_arprot,
    S03_AXI_arready,
    S03_AXI_arvalid,
    S03_AXI_awaddr,
    S03_AXI_awprot,
    S03_AXI_awready,
    S03_AXI_awvalid,
    S03_AXI_bready,
    S03_AXI_bresp,
    S03_AXI_bvalid,
    S03_AXI_rdata,
    S03_AXI_rready,
    S03_AXI_rresp,
    S03_AXI_rvalid,
    S03_AXI_wdata,
    S03_AXI_wready,
    S03_AXI_wstrb,
    S03_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [63:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [1:0]M00_AXI_arid;
  output [7:0]M00_AXI_arlen;
  output [0:0]M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input [0:0]M00_AXI_arready;
  output [3:0]M00_AXI_arregion;
  output [2:0]M00_AXI_arsize;
  output [0:0]M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [1:0]M00_AXI_awid;
  output [7:0]M00_AXI_awlen;
  output [0:0]M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input [0:0]M00_AXI_awready;
  output [3:0]M00_AXI_awregion;
  output [2:0]M00_AXI_awsize;
  output [0:0]M00_AXI_awvalid;
  input [1:0]M00_AXI_bid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  input [1:0]M00_AXI_rid;
  input [0:0]M00_AXI_rlast;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  output [0:0]M00_AXI_wlast;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [63:0]M01_AXI_araddr;
  output [1:0]M01_AXI_arburst;
  output [3:0]M01_AXI_arcache;
  output [1:0]M01_AXI_arid;
  output [7:0]M01_AXI_arlen;
  output [0:0]M01_AXI_arlock;
  output [2:0]M01_AXI_arprot;
  output [3:0]M01_AXI_arqos;
  input [0:0]M01_AXI_arready;
  output [2:0]M01_AXI_arsize;
  output [0:0]M01_AXI_arvalid;
  output [63:0]M01_AXI_awaddr;
  output [1:0]M01_AXI_awburst;
  output [3:0]M01_AXI_awcache;
  output [1:0]M01_AXI_awid;
  output [7:0]M01_AXI_awlen;
  output [0:0]M01_AXI_awlock;
  output [2:0]M01_AXI_awprot;
  output [3:0]M01_AXI_awqos;
  input [0:0]M01_AXI_awready;
  output [2:0]M01_AXI_awsize;
  output [0:0]M01_AXI_awvalid;
  input [1:0]M01_AXI_bid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  input [1:0]M01_AXI_rid;
  input [0:0]M01_AXI_rlast;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  output [0:0]M01_AXI_wlast;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [63:0]M02_AXI_araddr;
  output [2:0]M02_AXI_arprot;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [63:0]M02_AXI_awaddr;
  output [2:0]M02_AXI_awprot;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output M02_AXI_wvalid;
  input M03_ACLK;
  input M03_ARESETN;
  output [63:0]M03_AXI_araddr;
  output [2:0]M03_AXI_arprot;
  input M03_AXI_arready;
  output M03_AXI_arvalid;
  output [63:0]M03_AXI_awaddr;
  output [2:0]M03_AXI_awprot;
  input M03_AXI_awready;
  output M03_AXI_awvalid;
  output M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [63:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;
  input S01_ACLK;
  input S01_ARESETN;
  input [31:0]S01_AXI_araddr;
  input [1:0]S01_AXI_arburst;
  input [3:0]S01_AXI_arcache;
  input [7:0]S01_AXI_arlen;
  input [1:0]S01_AXI_arlock;
  input [2:0]S01_AXI_arprot;
  input [3:0]S01_AXI_arqos;
  output [0:0]S01_AXI_arready;
  input [2:0]S01_AXI_arsize;
  input [0:0]S01_AXI_arvalid;
  input [31:0]S01_AXI_awaddr;
  input [1:0]S01_AXI_awburst;
  input [3:0]S01_AXI_awcache;
  input [7:0]S01_AXI_awlen;
  input [1:0]S01_AXI_awlock;
  input [2:0]S01_AXI_awprot;
  input [3:0]S01_AXI_awqos;
  output [0:0]S01_AXI_awready;
  input [2:0]S01_AXI_awsize;
  input [0:0]S01_AXI_awvalid;
  input [0:0]S01_AXI_bready;
  output [1:0]S01_AXI_bresp;
  output [0:0]S01_AXI_bvalid;
  output [31:0]S01_AXI_rdata;
  output [0:0]S01_AXI_rlast;
  input [0:0]S01_AXI_rready;
  output [1:0]S01_AXI_rresp;
  output [0:0]S01_AXI_rvalid;
  input [31:0]S01_AXI_wdata;
  input [0:0]S01_AXI_wlast;
  output [0:0]S01_AXI_wready;
  input [3:0]S01_AXI_wstrb;
  input [0:0]S01_AXI_wvalid;
  input S02_ACLK;
  input S02_ARESETN;
  input [31:0]S02_AXI_araddr;
  input [1:0]S02_AXI_arburst;
  input [3:0]S02_AXI_arcache;
  input [7:0]S02_AXI_arlen;
  input [1:0]S02_AXI_arlock;
  input [2:0]S02_AXI_arprot;
  input [3:0]S02_AXI_arqos;
  output [0:0]S02_AXI_arready;
  input [2:0]S02_AXI_arsize;
  input [0:0]S02_AXI_arvalid;
  input [31:0]S02_AXI_awaddr;
  input [1:0]S02_AXI_awburst;
  input [3:0]S02_AXI_awcache;
  input [7:0]S02_AXI_awlen;
  input [1:0]S02_AXI_awlock;
  input [2:0]S02_AXI_awprot;
  input [3:0]S02_AXI_awqos;
  output [0:0]S02_AXI_awready;
  input [2:0]S02_AXI_awsize;
  input [0:0]S02_AXI_awvalid;
  input [0:0]S02_AXI_bready;
  output [1:0]S02_AXI_bresp;
  output [0:0]S02_AXI_bvalid;
  output [31:0]S02_AXI_rdata;
  output [0:0]S02_AXI_rlast;
  input [0:0]S02_AXI_rready;
  output [1:0]S02_AXI_rresp;
  output [0:0]S02_AXI_rvalid;
  input [31:0]S02_AXI_wdata;
  input [0:0]S02_AXI_wlast;
  output [0:0]S02_AXI_wready;
  input [3:0]S02_AXI_wstrb;
  input [0:0]S02_AXI_wvalid;
  input S03_ACLK;
  input S03_ARESETN;
  input [63:0]S03_AXI_araddr;
  input [2:0]S03_AXI_arprot;
  output S03_AXI_arready;
  input S03_AXI_arvalid;
  input [63:0]S03_AXI_awaddr;
  input [2:0]S03_AXI_awprot;
  output S03_AXI_awready;
  input S03_AXI_awvalid;
  input S03_AXI_bready;
  output [1:0]S03_AXI_bresp;
  output S03_AXI_bvalid;
  output [31:0]S03_AXI_rdata;
  input S03_AXI_rready;
  output [1:0]S03_AXI_rresp;
  output S03_AXI_rvalid;
  input [31:0]S03_AXI_wdata;
  output S03_AXI_wready;
  input [3:0]S03_AXI_wstrb;
  input S03_AXI_wvalid;

  wire connect_to_es_cu_ACLK_net;
  wire connect_to_es_cu_ARESETN_net;
  wire [63:0]connect_to_es_cu_to_s00_couplers_ARADDR;
  wire [2:0]connect_to_es_cu_to_s00_couplers_ARPROT;
  wire connect_to_es_cu_to_s00_couplers_ARREADY;
  wire connect_to_es_cu_to_s00_couplers_ARVALID;
  wire [63:0]connect_to_es_cu_to_s00_couplers_AWADDR;
  wire [2:0]connect_to_es_cu_to_s00_couplers_AWPROT;
  wire connect_to_es_cu_to_s00_couplers_AWREADY;
  wire connect_to_es_cu_to_s00_couplers_AWVALID;
  wire connect_to_es_cu_to_s00_couplers_BREADY;
  wire [1:0]connect_to_es_cu_to_s00_couplers_BRESP;
  wire connect_to_es_cu_to_s00_couplers_BVALID;
  wire [31:0]connect_to_es_cu_to_s00_couplers_RDATA;
  wire connect_to_es_cu_to_s00_couplers_RREADY;
  wire [1:0]connect_to_es_cu_to_s00_couplers_RRESP;
  wire connect_to_es_cu_to_s00_couplers_RVALID;
  wire [31:0]connect_to_es_cu_to_s00_couplers_WDATA;
  wire connect_to_es_cu_to_s00_couplers_WREADY;
  wire [3:0]connect_to_es_cu_to_s00_couplers_WSTRB;
  wire connect_to_es_cu_to_s00_couplers_WVALID;
  wire [31:0]connect_to_es_cu_to_s01_couplers_ARADDR;
  wire [1:0]connect_to_es_cu_to_s01_couplers_ARBURST;
  wire [3:0]connect_to_es_cu_to_s01_couplers_ARCACHE;
  wire [7:0]connect_to_es_cu_to_s01_couplers_ARLEN;
  wire [1:0]connect_to_es_cu_to_s01_couplers_ARLOCK;
  wire [2:0]connect_to_es_cu_to_s01_couplers_ARPROT;
  wire [3:0]connect_to_es_cu_to_s01_couplers_ARQOS;
  wire [0:0]connect_to_es_cu_to_s01_couplers_ARREADY;
  wire [2:0]connect_to_es_cu_to_s01_couplers_ARSIZE;
  wire [0:0]connect_to_es_cu_to_s01_couplers_ARVALID;
  wire [31:0]connect_to_es_cu_to_s01_couplers_AWADDR;
  wire [1:0]connect_to_es_cu_to_s01_couplers_AWBURST;
  wire [3:0]connect_to_es_cu_to_s01_couplers_AWCACHE;
  wire [7:0]connect_to_es_cu_to_s01_couplers_AWLEN;
  wire [1:0]connect_to_es_cu_to_s01_couplers_AWLOCK;
  wire [2:0]connect_to_es_cu_to_s01_couplers_AWPROT;
  wire [3:0]connect_to_es_cu_to_s01_couplers_AWQOS;
  wire [0:0]connect_to_es_cu_to_s01_couplers_AWREADY;
  wire [2:0]connect_to_es_cu_to_s01_couplers_AWSIZE;
  wire [0:0]connect_to_es_cu_to_s01_couplers_AWVALID;
  wire [0:0]connect_to_es_cu_to_s01_couplers_BREADY;
  wire [1:0]connect_to_es_cu_to_s01_couplers_BRESP;
  wire [0:0]connect_to_es_cu_to_s01_couplers_BVALID;
  wire [31:0]connect_to_es_cu_to_s01_couplers_RDATA;
  wire [0:0]connect_to_es_cu_to_s01_couplers_RLAST;
  wire [0:0]connect_to_es_cu_to_s01_couplers_RREADY;
  wire [1:0]connect_to_es_cu_to_s01_couplers_RRESP;
  wire [0:0]connect_to_es_cu_to_s01_couplers_RVALID;
  wire [31:0]connect_to_es_cu_to_s01_couplers_WDATA;
  wire [0:0]connect_to_es_cu_to_s01_couplers_WLAST;
  wire [0:0]connect_to_es_cu_to_s01_couplers_WREADY;
  wire [3:0]connect_to_es_cu_to_s01_couplers_WSTRB;
  wire [0:0]connect_to_es_cu_to_s01_couplers_WVALID;
  wire [31:0]connect_to_es_cu_to_s02_couplers_ARADDR;
  wire [1:0]connect_to_es_cu_to_s02_couplers_ARBURST;
  wire [3:0]connect_to_es_cu_to_s02_couplers_ARCACHE;
  wire [7:0]connect_to_es_cu_to_s02_couplers_ARLEN;
  wire [1:0]connect_to_es_cu_to_s02_couplers_ARLOCK;
  wire [2:0]connect_to_es_cu_to_s02_couplers_ARPROT;
  wire [3:0]connect_to_es_cu_to_s02_couplers_ARQOS;
  wire [0:0]connect_to_es_cu_to_s02_couplers_ARREADY;
  wire [2:0]connect_to_es_cu_to_s02_couplers_ARSIZE;
  wire [0:0]connect_to_es_cu_to_s02_couplers_ARVALID;
  wire [31:0]connect_to_es_cu_to_s02_couplers_AWADDR;
  wire [1:0]connect_to_es_cu_to_s02_couplers_AWBURST;
  wire [3:0]connect_to_es_cu_to_s02_couplers_AWCACHE;
  wire [7:0]connect_to_es_cu_to_s02_couplers_AWLEN;
  wire [1:0]connect_to_es_cu_to_s02_couplers_AWLOCK;
  wire [2:0]connect_to_es_cu_to_s02_couplers_AWPROT;
  wire [3:0]connect_to_es_cu_to_s02_couplers_AWQOS;
  wire [0:0]connect_to_es_cu_to_s02_couplers_AWREADY;
  wire [2:0]connect_to_es_cu_to_s02_couplers_AWSIZE;
  wire [0:0]connect_to_es_cu_to_s02_couplers_AWVALID;
  wire [0:0]connect_to_es_cu_to_s02_couplers_BREADY;
  wire [1:0]connect_to_es_cu_to_s02_couplers_BRESP;
  wire [0:0]connect_to_es_cu_to_s02_couplers_BVALID;
  wire [31:0]connect_to_es_cu_to_s02_couplers_RDATA;
  wire [0:0]connect_to_es_cu_to_s02_couplers_RLAST;
  wire [0:0]connect_to_es_cu_to_s02_couplers_RREADY;
  wire [1:0]connect_to_es_cu_to_s02_couplers_RRESP;
  wire [0:0]connect_to_es_cu_to_s02_couplers_RVALID;
  wire [31:0]connect_to_es_cu_to_s02_couplers_WDATA;
  wire [0:0]connect_to_es_cu_to_s02_couplers_WLAST;
  wire [0:0]connect_to_es_cu_to_s02_couplers_WREADY;
  wire [3:0]connect_to_es_cu_to_s02_couplers_WSTRB;
  wire [0:0]connect_to_es_cu_to_s02_couplers_WVALID;
  wire [63:0]connect_to_es_cu_to_s03_couplers_ARADDR;
  wire [2:0]connect_to_es_cu_to_s03_couplers_ARPROT;
  wire connect_to_es_cu_to_s03_couplers_ARREADY;
  wire connect_to_es_cu_to_s03_couplers_ARVALID;
  wire [63:0]connect_to_es_cu_to_s03_couplers_AWADDR;
  wire [2:0]connect_to_es_cu_to_s03_couplers_AWPROT;
  wire connect_to_es_cu_to_s03_couplers_AWREADY;
  wire connect_to_es_cu_to_s03_couplers_AWVALID;
  wire connect_to_es_cu_to_s03_couplers_BREADY;
  wire [1:0]connect_to_es_cu_to_s03_couplers_BRESP;
  wire connect_to_es_cu_to_s03_couplers_BVALID;
  wire [31:0]connect_to_es_cu_to_s03_couplers_RDATA;
  wire connect_to_es_cu_to_s03_couplers_RREADY;
  wire [1:0]connect_to_es_cu_to_s03_couplers_RRESP;
  wire connect_to_es_cu_to_s03_couplers_RVALID;
  wire [31:0]connect_to_es_cu_to_s03_couplers_WDATA;
  wire connect_to_es_cu_to_s03_couplers_WREADY;
  wire [3:0]connect_to_es_cu_to_s03_couplers_WSTRB;
  wire connect_to_es_cu_to_s03_couplers_WVALID;
  wire [63:0]m00_couplers_to_connect_to_es_cu_ARADDR;
  wire [1:0]m00_couplers_to_connect_to_es_cu_ARBURST;
  wire [3:0]m00_couplers_to_connect_to_es_cu_ARCACHE;
  wire [1:0]m00_couplers_to_connect_to_es_cu_ARID;
  wire [7:0]m00_couplers_to_connect_to_es_cu_ARLEN;
  wire [0:0]m00_couplers_to_connect_to_es_cu_ARLOCK;
  wire [2:0]m00_couplers_to_connect_to_es_cu_ARPROT;
  wire [3:0]m00_couplers_to_connect_to_es_cu_ARQOS;
  wire [0:0]m00_couplers_to_connect_to_es_cu_ARREADY;
  wire [3:0]m00_couplers_to_connect_to_es_cu_ARREGION;
  wire [2:0]m00_couplers_to_connect_to_es_cu_ARSIZE;
  wire [0:0]m00_couplers_to_connect_to_es_cu_ARVALID;
  wire [63:0]m00_couplers_to_connect_to_es_cu_AWADDR;
  wire [1:0]m00_couplers_to_connect_to_es_cu_AWBURST;
  wire [3:0]m00_couplers_to_connect_to_es_cu_AWCACHE;
  wire [1:0]m00_couplers_to_connect_to_es_cu_AWID;
  wire [7:0]m00_couplers_to_connect_to_es_cu_AWLEN;
  wire [0:0]m00_couplers_to_connect_to_es_cu_AWLOCK;
  wire [2:0]m00_couplers_to_connect_to_es_cu_AWPROT;
  wire [3:0]m00_couplers_to_connect_to_es_cu_AWQOS;
  wire [0:0]m00_couplers_to_connect_to_es_cu_AWREADY;
  wire [3:0]m00_couplers_to_connect_to_es_cu_AWREGION;
  wire [2:0]m00_couplers_to_connect_to_es_cu_AWSIZE;
  wire [0:0]m00_couplers_to_connect_to_es_cu_AWVALID;
  wire [1:0]m00_couplers_to_connect_to_es_cu_BID;
  wire [0:0]m00_couplers_to_connect_to_es_cu_BREADY;
  wire [1:0]m00_couplers_to_connect_to_es_cu_BRESP;
  wire [0:0]m00_couplers_to_connect_to_es_cu_BVALID;
  wire [31:0]m00_couplers_to_connect_to_es_cu_RDATA;
  wire [1:0]m00_couplers_to_connect_to_es_cu_RID;
  wire [0:0]m00_couplers_to_connect_to_es_cu_RLAST;
  wire [0:0]m00_couplers_to_connect_to_es_cu_RREADY;
  wire [1:0]m00_couplers_to_connect_to_es_cu_RRESP;
  wire [0:0]m00_couplers_to_connect_to_es_cu_RVALID;
  wire [31:0]m00_couplers_to_connect_to_es_cu_WDATA;
  wire [0:0]m00_couplers_to_connect_to_es_cu_WLAST;
  wire [0:0]m00_couplers_to_connect_to_es_cu_WREADY;
  wire [3:0]m00_couplers_to_connect_to_es_cu_WSTRB;
  wire [0:0]m00_couplers_to_connect_to_es_cu_WVALID;
  wire [63:0]m01_couplers_to_connect_to_es_cu_ARADDR;
  wire [1:0]m01_couplers_to_connect_to_es_cu_ARBURST;
  wire [3:0]m01_couplers_to_connect_to_es_cu_ARCACHE;
  wire [1:0]m01_couplers_to_connect_to_es_cu_ARID;
  wire [7:0]m01_couplers_to_connect_to_es_cu_ARLEN;
  wire [0:0]m01_couplers_to_connect_to_es_cu_ARLOCK;
  wire [2:0]m01_couplers_to_connect_to_es_cu_ARPROT;
  wire [3:0]m01_couplers_to_connect_to_es_cu_ARQOS;
  wire [0:0]m01_couplers_to_connect_to_es_cu_ARREADY;
  wire [2:0]m01_couplers_to_connect_to_es_cu_ARSIZE;
  wire [0:0]m01_couplers_to_connect_to_es_cu_ARVALID;
  wire [63:0]m01_couplers_to_connect_to_es_cu_AWADDR;
  wire [1:0]m01_couplers_to_connect_to_es_cu_AWBURST;
  wire [3:0]m01_couplers_to_connect_to_es_cu_AWCACHE;
  wire [1:0]m01_couplers_to_connect_to_es_cu_AWID;
  wire [7:0]m01_couplers_to_connect_to_es_cu_AWLEN;
  wire [0:0]m01_couplers_to_connect_to_es_cu_AWLOCK;
  wire [2:0]m01_couplers_to_connect_to_es_cu_AWPROT;
  wire [3:0]m01_couplers_to_connect_to_es_cu_AWQOS;
  wire [0:0]m01_couplers_to_connect_to_es_cu_AWREADY;
  wire [2:0]m01_couplers_to_connect_to_es_cu_AWSIZE;
  wire [0:0]m01_couplers_to_connect_to_es_cu_AWVALID;
  wire [1:0]m01_couplers_to_connect_to_es_cu_BID;
  wire [0:0]m01_couplers_to_connect_to_es_cu_BREADY;
  wire [1:0]m01_couplers_to_connect_to_es_cu_BRESP;
  wire [0:0]m01_couplers_to_connect_to_es_cu_BVALID;
  wire [31:0]m01_couplers_to_connect_to_es_cu_RDATA;
  wire [1:0]m01_couplers_to_connect_to_es_cu_RID;
  wire [0:0]m01_couplers_to_connect_to_es_cu_RLAST;
  wire [0:0]m01_couplers_to_connect_to_es_cu_RREADY;
  wire [1:0]m01_couplers_to_connect_to_es_cu_RRESP;
  wire [0:0]m01_couplers_to_connect_to_es_cu_RVALID;
  wire [31:0]m01_couplers_to_connect_to_es_cu_WDATA;
  wire [0:0]m01_couplers_to_connect_to_es_cu_WLAST;
  wire [0:0]m01_couplers_to_connect_to_es_cu_WREADY;
  wire [3:0]m01_couplers_to_connect_to_es_cu_WSTRB;
  wire [0:0]m01_couplers_to_connect_to_es_cu_WVALID;
  wire [63:0]m02_couplers_to_connect_to_es_cu_ARADDR;
  wire [2:0]m02_couplers_to_connect_to_es_cu_ARPROT;
  wire m02_couplers_to_connect_to_es_cu_ARREADY;
  wire m02_couplers_to_connect_to_es_cu_ARVALID;
  wire [63:0]m02_couplers_to_connect_to_es_cu_AWADDR;
  wire [2:0]m02_couplers_to_connect_to_es_cu_AWPROT;
  wire m02_couplers_to_connect_to_es_cu_AWREADY;
  wire m02_couplers_to_connect_to_es_cu_AWVALID;
  wire m02_couplers_to_connect_to_es_cu_BREADY;
  wire [1:0]m02_couplers_to_connect_to_es_cu_BRESP;
  wire m02_couplers_to_connect_to_es_cu_BVALID;
  wire [31:0]m02_couplers_to_connect_to_es_cu_RDATA;
  wire m02_couplers_to_connect_to_es_cu_RREADY;
  wire [1:0]m02_couplers_to_connect_to_es_cu_RRESP;
  wire m02_couplers_to_connect_to_es_cu_RVALID;
  wire [31:0]m02_couplers_to_connect_to_es_cu_WDATA;
  wire m02_couplers_to_connect_to_es_cu_WREADY;
  wire [3:0]m02_couplers_to_connect_to_es_cu_WSTRB;
  wire m02_couplers_to_connect_to_es_cu_WVALID;
  wire [63:0]m03_couplers_to_connect_to_es_cu_ARADDR;
  wire [2:0]m03_couplers_to_connect_to_es_cu_ARPROT;
  wire m03_couplers_to_connect_to_es_cu_ARREADY;
  wire m03_couplers_to_connect_to_es_cu_ARVALID;
  wire [63:0]m03_couplers_to_connect_to_es_cu_AWADDR;
  wire [2:0]m03_couplers_to_connect_to_es_cu_AWPROT;
  wire m03_couplers_to_connect_to_es_cu_AWREADY;
  wire m03_couplers_to_connect_to_es_cu_AWVALID;
  wire m03_couplers_to_connect_to_es_cu_BREADY;
  wire [1:0]m03_couplers_to_connect_to_es_cu_BRESP;
  wire m03_couplers_to_connect_to_es_cu_BVALID;
  wire [31:0]m03_couplers_to_connect_to_es_cu_RDATA;
  wire m03_couplers_to_connect_to_es_cu_RREADY;
  wire [1:0]m03_couplers_to_connect_to_es_cu_RRESP;
  wire m03_couplers_to_connect_to_es_cu_RVALID;
  wire [31:0]m03_couplers_to_connect_to_es_cu_WDATA;
  wire m03_couplers_to_connect_to_es_cu_WREADY;
  wire [3:0]m03_couplers_to_connect_to_es_cu_WSTRB;
  wire m03_couplers_to_connect_to_es_cu_WVALID;
  wire [63:0]s00_couplers_to_xbar_ARADDR;
  wire [1:0]s00_couplers_to_xbar_ARBURST;
  wire [3:0]s00_couplers_to_xbar_ARCACHE;
  wire [7:0]s00_couplers_to_xbar_ARLEN;
  wire [0:0]s00_couplers_to_xbar_ARLOCK;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [3:0]s00_couplers_to_xbar_ARQOS;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire [2:0]s00_couplers_to_xbar_ARSIZE;
  wire s00_couplers_to_xbar_ARVALID;
  wire [63:0]s00_couplers_to_xbar_AWADDR;
  wire [1:0]s00_couplers_to_xbar_AWBURST;
  wire [3:0]s00_couplers_to_xbar_AWCACHE;
  wire [7:0]s00_couplers_to_xbar_AWLEN;
  wire [0:0]s00_couplers_to_xbar_AWLOCK;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [3:0]s00_couplers_to_xbar_AWQOS;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire [2:0]s00_couplers_to_xbar_AWSIZE;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire [0:0]s00_couplers_to_xbar_RLAST;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WLAST;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [31:0]s01_couplers_to_xbar_ARADDR;
  wire [1:0]s01_couplers_to_xbar_ARBURST;
  wire [3:0]s01_couplers_to_xbar_ARCACHE;
  wire [7:0]s01_couplers_to_xbar_ARLEN;
  wire [1:0]s01_couplers_to_xbar_ARLOCK;
  wire [2:0]s01_couplers_to_xbar_ARPROT;
  wire [3:0]s01_couplers_to_xbar_ARQOS;
  wire [1:1]s01_couplers_to_xbar_ARREADY;
  wire [2:0]s01_couplers_to_xbar_ARSIZE;
  wire [0:0]s01_couplers_to_xbar_ARVALID;
  wire [31:0]s01_couplers_to_xbar_AWADDR;
  wire [1:0]s01_couplers_to_xbar_AWBURST;
  wire [3:0]s01_couplers_to_xbar_AWCACHE;
  wire [7:0]s01_couplers_to_xbar_AWLEN;
  wire [1:0]s01_couplers_to_xbar_AWLOCK;
  wire [2:0]s01_couplers_to_xbar_AWPROT;
  wire [3:0]s01_couplers_to_xbar_AWQOS;
  wire [1:1]s01_couplers_to_xbar_AWREADY;
  wire [2:0]s01_couplers_to_xbar_AWSIZE;
  wire [0:0]s01_couplers_to_xbar_AWVALID;
  wire [0:0]s01_couplers_to_xbar_BREADY;
  wire [3:2]s01_couplers_to_xbar_BRESP;
  wire [1:1]s01_couplers_to_xbar_BVALID;
  wire [63:32]s01_couplers_to_xbar_RDATA;
  wire [1:1]s01_couplers_to_xbar_RLAST;
  wire [0:0]s01_couplers_to_xbar_RREADY;
  wire [3:2]s01_couplers_to_xbar_RRESP;
  wire [1:1]s01_couplers_to_xbar_RVALID;
  wire [31:0]s01_couplers_to_xbar_WDATA;
  wire [0:0]s01_couplers_to_xbar_WLAST;
  wire [1:1]s01_couplers_to_xbar_WREADY;
  wire [3:0]s01_couplers_to_xbar_WSTRB;
  wire [0:0]s01_couplers_to_xbar_WVALID;
  wire [31:0]s02_couplers_to_xbar_ARADDR;
  wire [1:0]s02_couplers_to_xbar_ARBURST;
  wire [3:0]s02_couplers_to_xbar_ARCACHE;
  wire [7:0]s02_couplers_to_xbar_ARLEN;
  wire [1:0]s02_couplers_to_xbar_ARLOCK;
  wire [2:0]s02_couplers_to_xbar_ARPROT;
  wire [3:0]s02_couplers_to_xbar_ARQOS;
  wire [2:2]s02_couplers_to_xbar_ARREADY;
  wire [2:0]s02_couplers_to_xbar_ARSIZE;
  wire [0:0]s02_couplers_to_xbar_ARVALID;
  wire [31:0]s02_couplers_to_xbar_AWADDR;
  wire [1:0]s02_couplers_to_xbar_AWBURST;
  wire [3:0]s02_couplers_to_xbar_AWCACHE;
  wire [7:0]s02_couplers_to_xbar_AWLEN;
  wire [1:0]s02_couplers_to_xbar_AWLOCK;
  wire [2:0]s02_couplers_to_xbar_AWPROT;
  wire [3:0]s02_couplers_to_xbar_AWQOS;
  wire [2:2]s02_couplers_to_xbar_AWREADY;
  wire [2:0]s02_couplers_to_xbar_AWSIZE;
  wire [0:0]s02_couplers_to_xbar_AWVALID;
  wire [0:0]s02_couplers_to_xbar_BREADY;
  wire [5:4]s02_couplers_to_xbar_BRESP;
  wire [2:2]s02_couplers_to_xbar_BVALID;
  wire [95:64]s02_couplers_to_xbar_RDATA;
  wire [2:2]s02_couplers_to_xbar_RLAST;
  wire [0:0]s02_couplers_to_xbar_RREADY;
  wire [5:4]s02_couplers_to_xbar_RRESP;
  wire [2:2]s02_couplers_to_xbar_RVALID;
  wire [31:0]s02_couplers_to_xbar_WDATA;
  wire [0:0]s02_couplers_to_xbar_WLAST;
  wire [2:2]s02_couplers_to_xbar_WREADY;
  wire [3:0]s02_couplers_to_xbar_WSTRB;
  wire [0:0]s02_couplers_to_xbar_WVALID;
  wire [63:0]s03_couplers_to_xbar_ARADDR;
  wire [1:0]s03_couplers_to_xbar_ARBURST;
  wire [3:0]s03_couplers_to_xbar_ARCACHE;
  wire [7:0]s03_couplers_to_xbar_ARLEN;
  wire [0:0]s03_couplers_to_xbar_ARLOCK;
  wire [2:0]s03_couplers_to_xbar_ARPROT;
  wire [3:0]s03_couplers_to_xbar_ARQOS;
  wire [3:3]s03_couplers_to_xbar_ARREADY;
  wire [2:0]s03_couplers_to_xbar_ARSIZE;
  wire s03_couplers_to_xbar_ARVALID;
  wire [63:0]s03_couplers_to_xbar_AWADDR;
  wire [1:0]s03_couplers_to_xbar_AWBURST;
  wire [3:0]s03_couplers_to_xbar_AWCACHE;
  wire [7:0]s03_couplers_to_xbar_AWLEN;
  wire [0:0]s03_couplers_to_xbar_AWLOCK;
  wire [2:0]s03_couplers_to_xbar_AWPROT;
  wire [3:0]s03_couplers_to_xbar_AWQOS;
  wire [3:3]s03_couplers_to_xbar_AWREADY;
  wire [2:0]s03_couplers_to_xbar_AWSIZE;
  wire s03_couplers_to_xbar_AWVALID;
  wire s03_couplers_to_xbar_BREADY;
  wire [7:6]s03_couplers_to_xbar_BRESP;
  wire [3:3]s03_couplers_to_xbar_BVALID;
  wire [127:96]s03_couplers_to_xbar_RDATA;
  wire [3:3]s03_couplers_to_xbar_RLAST;
  wire s03_couplers_to_xbar_RREADY;
  wire [7:6]s03_couplers_to_xbar_RRESP;
  wire [3:3]s03_couplers_to_xbar_RVALID;
  wire [31:0]s03_couplers_to_xbar_WDATA;
  wire s03_couplers_to_xbar_WLAST;
  wire [3:3]s03_couplers_to_xbar_WREADY;
  wire [3:0]s03_couplers_to_xbar_WSTRB;
  wire s03_couplers_to_xbar_WVALID;
  wire [63:0]xbar_to_m00_couplers_ARADDR;
  wire [1:0]xbar_to_m00_couplers_ARBURST;
  wire [3:0]xbar_to_m00_couplers_ARCACHE;
  wire [1:0]xbar_to_m00_couplers_ARID;
  wire [7:0]xbar_to_m00_couplers_ARLEN;
  wire [0:0]xbar_to_m00_couplers_ARLOCK;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire [3:0]xbar_to_m00_couplers_ARQOS;
  wire [0:0]xbar_to_m00_couplers_ARREADY;
  wire [3:0]xbar_to_m00_couplers_ARREGION;
  wire [2:0]xbar_to_m00_couplers_ARSIZE;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [63:0]xbar_to_m00_couplers_AWADDR;
  wire [1:0]xbar_to_m00_couplers_AWBURST;
  wire [3:0]xbar_to_m00_couplers_AWCACHE;
  wire [1:0]xbar_to_m00_couplers_AWID;
  wire [7:0]xbar_to_m00_couplers_AWLEN;
  wire [0:0]xbar_to_m00_couplers_AWLOCK;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire [3:0]xbar_to_m00_couplers_AWQOS;
  wire [0:0]xbar_to_m00_couplers_AWREADY;
  wire [3:0]xbar_to_m00_couplers_AWREGION;
  wire [2:0]xbar_to_m00_couplers_AWSIZE;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [1:0]xbar_to_m00_couplers_BID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire [0:0]xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [1:0]xbar_to_m00_couplers_RID;
  wire [0:0]xbar_to_m00_couplers_RLAST;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire [0:0]xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WLAST;
  wire [0:0]xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [127:64]xbar_to_m01_couplers_ARADDR;
  wire [3:2]xbar_to_m01_couplers_ARBURST;
  wire [7:4]xbar_to_m01_couplers_ARCACHE;
  wire [3:2]xbar_to_m01_couplers_ARID;
  wire [15:8]xbar_to_m01_couplers_ARLEN;
  wire [1:1]xbar_to_m01_couplers_ARLOCK;
  wire [5:3]xbar_to_m01_couplers_ARPROT;
  wire [7:4]xbar_to_m01_couplers_ARQOS;
  wire [0:0]xbar_to_m01_couplers_ARREADY;
  wire [5:3]xbar_to_m01_couplers_ARSIZE;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [127:64]xbar_to_m01_couplers_AWADDR;
  wire [3:2]xbar_to_m01_couplers_AWBURST;
  wire [7:4]xbar_to_m01_couplers_AWCACHE;
  wire [3:2]xbar_to_m01_couplers_AWID;
  wire [15:8]xbar_to_m01_couplers_AWLEN;
  wire [1:1]xbar_to_m01_couplers_AWLOCK;
  wire [5:3]xbar_to_m01_couplers_AWPROT;
  wire [7:4]xbar_to_m01_couplers_AWQOS;
  wire [0:0]xbar_to_m01_couplers_AWREADY;
  wire [5:3]xbar_to_m01_couplers_AWSIZE;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:0]xbar_to_m01_couplers_BID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire [0:0]xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:0]xbar_to_m01_couplers_RID;
  wire [0:0]xbar_to_m01_couplers_RLAST;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire [0:0]xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire [1:1]xbar_to_m01_couplers_WLAST;
  wire [0:0]xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [191:128]xbar_to_m02_couplers_ARADDR;
  wire [5:4]xbar_to_m02_couplers_ARBURST;
  wire [11:8]xbar_to_m02_couplers_ARCACHE;
  wire [5:4]xbar_to_m02_couplers_ARID;
  wire [23:16]xbar_to_m02_couplers_ARLEN;
  wire [2:2]xbar_to_m02_couplers_ARLOCK;
  wire [8:6]xbar_to_m02_couplers_ARPROT;
  wire [11:8]xbar_to_m02_couplers_ARQOS;
  wire xbar_to_m02_couplers_ARREADY;
  wire [11:8]xbar_to_m02_couplers_ARREGION;
  wire [8:6]xbar_to_m02_couplers_ARSIZE;
  wire [2:2]xbar_to_m02_couplers_ARVALID;
  wire [191:128]xbar_to_m02_couplers_AWADDR;
  wire [5:4]xbar_to_m02_couplers_AWBURST;
  wire [11:8]xbar_to_m02_couplers_AWCACHE;
  wire [5:4]xbar_to_m02_couplers_AWID;
  wire [23:16]xbar_to_m02_couplers_AWLEN;
  wire [2:2]xbar_to_m02_couplers_AWLOCK;
  wire [8:6]xbar_to_m02_couplers_AWPROT;
  wire [11:8]xbar_to_m02_couplers_AWQOS;
  wire xbar_to_m02_couplers_AWREADY;
  wire [11:8]xbar_to_m02_couplers_AWREGION;
  wire [8:6]xbar_to_m02_couplers_AWSIZE;
  wire [2:2]xbar_to_m02_couplers_AWVALID;
  wire [1:0]xbar_to_m02_couplers_BID;
  wire [2:2]xbar_to_m02_couplers_BREADY;
  wire [1:0]xbar_to_m02_couplers_BRESP;
  wire xbar_to_m02_couplers_BVALID;
  wire [31:0]xbar_to_m02_couplers_RDATA;
  wire [1:0]xbar_to_m02_couplers_RID;
  wire xbar_to_m02_couplers_RLAST;
  wire [2:2]xbar_to_m02_couplers_RREADY;
  wire [1:0]xbar_to_m02_couplers_RRESP;
  wire xbar_to_m02_couplers_RVALID;
  wire [95:64]xbar_to_m02_couplers_WDATA;
  wire [2:2]xbar_to_m02_couplers_WLAST;
  wire xbar_to_m02_couplers_WREADY;
  wire [11:8]xbar_to_m02_couplers_WSTRB;
  wire [2:2]xbar_to_m02_couplers_WVALID;
  wire [255:192]xbar_to_m03_couplers_ARADDR;
  wire [7:6]xbar_to_m03_couplers_ARBURST;
  wire [15:12]xbar_to_m03_couplers_ARCACHE;
  wire [7:6]xbar_to_m03_couplers_ARID;
  wire [31:24]xbar_to_m03_couplers_ARLEN;
  wire [3:3]xbar_to_m03_couplers_ARLOCK;
  wire [11:9]xbar_to_m03_couplers_ARPROT;
  wire [15:12]xbar_to_m03_couplers_ARQOS;
  wire xbar_to_m03_couplers_ARREADY;
  wire [15:12]xbar_to_m03_couplers_ARREGION;
  wire [11:9]xbar_to_m03_couplers_ARSIZE;
  wire [3:3]xbar_to_m03_couplers_ARVALID;
  wire [255:192]xbar_to_m03_couplers_AWADDR;
  wire [7:6]xbar_to_m03_couplers_AWBURST;
  wire [15:12]xbar_to_m03_couplers_AWCACHE;
  wire [7:6]xbar_to_m03_couplers_AWID;
  wire [31:24]xbar_to_m03_couplers_AWLEN;
  wire [3:3]xbar_to_m03_couplers_AWLOCK;
  wire [11:9]xbar_to_m03_couplers_AWPROT;
  wire [15:12]xbar_to_m03_couplers_AWQOS;
  wire xbar_to_m03_couplers_AWREADY;
  wire [15:12]xbar_to_m03_couplers_AWREGION;
  wire [11:9]xbar_to_m03_couplers_AWSIZE;
  wire [3:3]xbar_to_m03_couplers_AWVALID;
  wire [1:0]xbar_to_m03_couplers_BID;
  wire [3:3]xbar_to_m03_couplers_BREADY;
  wire [1:0]xbar_to_m03_couplers_BRESP;
  wire xbar_to_m03_couplers_BVALID;
  wire [31:0]xbar_to_m03_couplers_RDATA;
  wire [1:0]xbar_to_m03_couplers_RID;
  wire xbar_to_m03_couplers_RLAST;
  wire [3:3]xbar_to_m03_couplers_RREADY;
  wire [1:0]xbar_to_m03_couplers_RRESP;
  wire xbar_to_m03_couplers_RVALID;
  wire [127:96]xbar_to_m03_couplers_WDATA;
  wire [3:3]xbar_to_m03_couplers_WLAST;
  wire xbar_to_m03_couplers_WREADY;
  wire [15:12]xbar_to_m03_couplers_WSTRB;
  wire [3:3]xbar_to_m03_couplers_WVALID;
  wire [15:0]NLW_xbar_m_axi_arregion_UNCONNECTED;
  wire [15:0]NLW_xbar_m_axi_awregion_UNCONNECTED;

  assign M00_AXI_araddr[63:0] = m00_couplers_to_connect_to_es_cu_ARADDR;
  assign M00_AXI_arburst[1:0] = m00_couplers_to_connect_to_es_cu_ARBURST;
  assign M00_AXI_arcache[3:0] = m00_couplers_to_connect_to_es_cu_ARCACHE;
  assign M00_AXI_arid[1:0] = m00_couplers_to_connect_to_es_cu_ARID;
  assign M00_AXI_arlen[7:0] = m00_couplers_to_connect_to_es_cu_ARLEN;
  assign M00_AXI_arlock[0] = m00_couplers_to_connect_to_es_cu_ARLOCK;
  assign M00_AXI_arprot[2:0] = m00_couplers_to_connect_to_es_cu_ARPROT;
  assign M00_AXI_arqos[3:0] = m00_couplers_to_connect_to_es_cu_ARQOS;
  assign M00_AXI_arregion[3:0] = m00_couplers_to_connect_to_es_cu_ARREGION;
  assign M00_AXI_arsize[2:0] = m00_couplers_to_connect_to_es_cu_ARSIZE;
  assign M00_AXI_arvalid[0] = m00_couplers_to_connect_to_es_cu_ARVALID;
  assign M00_AXI_awaddr[63:0] = m00_couplers_to_connect_to_es_cu_AWADDR;
  assign M00_AXI_awburst[1:0] = m00_couplers_to_connect_to_es_cu_AWBURST;
  assign M00_AXI_awcache[3:0] = m00_couplers_to_connect_to_es_cu_AWCACHE;
  assign M00_AXI_awid[1:0] = m00_couplers_to_connect_to_es_cu_AWID;
  assign M00_AXI_awlen[7:0] = m00_couplers_to_connect_to_es_cu_AWLEN;
  assign M00_AXI_awlock[0] = m00_couplers_to_connect_to_es_cu_AWLOCK;
  assign M00_AXI_awprot[2:0] = m00_couplers_to_connect_to_es_cu_AWPROT;
  assign M00_AXI_awqos[3:0] = m00_couplers_to_connect_to_es_cu_AWQOS;
  assign M00_AXI_awregion[3:0] = m00_couplers_to_connect_to_es_cu_AWREGION;
  assign M00_AXI_awsize[2:0] = m00_couplers_to_connect_to_es_cu_AWSIZE;
  assign M00_AXI_awvalid[0] = m00_couplers_to_connect_to_es_cu_AWVALID;
  assign M00_AXI_bready[0] = m00_couplers_to_connect_to_es_cu_BREADY;
  assign M00_AXI_rready[0] = m00_couplers_to_connect_to_es_cu_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_connect_to_es_cu_WDATA;
  assign M00_AXI_wlast[0] = m00_couplers_to_connect_to_es_cu_WLAST;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_connect_to_es_cu_WSTRB;
  assign M00_AXI_wvalid[0] = m00_couplers_to_connect_to_es_cu_WVALID;
  assign M01_AXI_araddr[63:0] = m01_couplers_to_connect_to_es_cu_ARADDR;
  assign M01_AXI_arburst[1:0] = m01_couplers_to_connect_to_es_cu_ARBURST;
  assign M01_AXI_arcache[3:0] = m01_couplers_to_connect_to_es_cu_ARCACHE;
  assign M01_AXI_arid[1:0] = m01_couplers_to_connect_to_es_cu_ARID;
  assign M01_AXI_arlen[7:0] = m01_couplers_to_connect_to_es_cu_ARLEN;
  assign M01_AXI_arlock[0] = m01_couplers_to_connect_to_es_cu_ARLOCK;
  assign M01_AXI_arprot[2:0] = m01_couplers_to_connect_to_es_cu_ARPROT;
  assign M01_AXI_arqos[3:0] = m01_couplers_to_connect_to_es_cu_ARQOS;
  assign M01_AXI_arsize[2:0] = m01_couplers_to_connect_to_es_cu_ARSIZE;
  assign M01_AXI_arvalid[0] = m01_couplers_to_connect_to_es_cu_ARVALID;
  assign M01_AXI_awaddr[63:0] = m01_couplers_to_connect_to_es_cu_AWADDR;
  assign M01_AXI_awburst[1:0] = m01_couplers_to_connect_to_es_cu_AWBURST;
  assign M01_AXI_awcache[3:0] = m01_couplers_to_connect_to_es_cu_AWCACHE;
  assign M01_AXI_awid[1:0] = m01_couplers_to_connect_to_es_cu_AWID;
  assign M01_AXI_awlen[7:0] = m01_couplers_to_connect_to_es_cu_AWLEN;
  assign M01_AXI_awlock[0] = m01_couplers_to_connect_to_es_cu_AWLOCK;
  assign M01_AXI_awprot[2:0] = m01_couplers_to_connect_to_es_cu_AWPROT;
  assign M01_AXI_awqos[3:0] = m01_couplers_to_connect_to_es_cu_AWQOS;
  assign M01_AXI_awsize[2:0] = m01_couplers_to_connect_to_es_cu_AWSIZE;
  assign M01_AXI_awvalid[0] = m01_couplers_to_connect_to_es_cu_AWVALID;
  assign M01_AXI_bready[0] = m01_couplers_to_connect_to_es_cu_BREADY;
  assign M01_AXI_rready[0] = m01_couplers_to_connect_to_es_cu_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_connect_to_es_cu_WDATA;
  assign M01_AXI_wlast[0] = m01_couplers_to_connect_to_es_cu_WLAST;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_connect_to_es_cu_WSTRB;
  assign M01_AXI_wvalid[0] = m01_couplers_to_connect_to_es_cu_WVALID;
  assign M02_AXI_araddr[63:0] = m02_couplers_to_connect_to_es_cu_ARADDR;
  assign M02_AXI_arprot[2:0] = m02_couplers_to_connect_to_es_cu_ARPROT;
  assign M02_AXI_arvalid = m02_couplers_to_connect_to_es_cu_ARVALID;
  assign M02_AXI_awaddr[63:0] = m02_couplers_to_connect_to_es_cu_AWADDR;
  assign M02_AXI_awprot[2:0] = m02_couplers_to_connect_to_es_cu_AWPROT;
  assign M02_AXI_awvalid = m02_couplers_to_connect_to_es_cu_AWVALID;
  assign M02_AXI_bready = m02_couplers_to_connect_to_es_cu_BREADY;
  assign M02_AXI_rready = m02_couplers_to_connect_to_es_cu_RREADY;
  assign M02_AXI_wdata[31:0] = m02_couplers_to_connect_to_es_cu_WDATA;
  assign M02_AXI_wstrb[3:0] = m02_couplers_to_connect_to_es_cu_WSTRB;
  assign M02_AXI_wvalid = m02_couplers_to_connect_to_es_cu_WVALID;
  assign M03_AXI_araddr[63:0] = m03_couplers_to_connect_to_es_cu_ARADDR;
  assign M03_AXI_arprot[2:0] = m03_couplers_to_connect_to_es_cu_ARPROT;
  assign M03_AXI_arvalid = m03_couplers_to_connect_to_es_cu_ARVALID;
  assign M03_AXI_awaddr[63:0] = m03_couplers_to_connect_to_es_cu_AWADDR;
  assign M03_AXI_awprot[2:0] = m03_couplers_to_connect_to_es_cu_AWPROT;
  assign M03_AXI_awvalid = m03_couplers_to_connect_to_es_cu_AWVALID;
  assign M03_AXI_bready = m03_couplers_to_connect_to_es_cu_BREADY;
  assign M03_AXI_rready = m03_couplers_to_connect_to_es_cu_RREADY;
  assign M03_AXI_wdata[31:0] = m03_couplers_to_connect_to_es_cu_WDATA;
  assign M03_AXI_wstrb[3:0] = m03_couplers_to_connect_to_es_cu_WSTRB;
  assign M03_AXI_wvalid = m03_couplers_to_connect_to_es_cu_WVALID;
  assign S00_AXI_arready = connect_to_es_cu_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = connect_to_es_cu_to_s00_couplers_AWREADY;
  assign S00_AXI_bresp[1:0] = connect_to_es_cu_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = connect_to_es_cu_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = connect_to_es_cu_to_s00_couplers_RDATA;
  assign S00_AXI_rresp[1:0] = connect_to_es_cu_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = connect_to_es_cu_to_s00_couplers_RVALID;
  assign S00_AXI_wready = connect_to_es_cu_to_s00_couplers_WREADY;
  assign S01_AXI_arready[0] = connect_to_es_cu_to_s01_couplers_ARREADY;
  assign S01_AXI_awready[0] = connect_to_es_cu_to_s01_couplers_AWREADY;
  assign S01_AXI_bresp[1:0] = connect_to_es_cu_to_s01_couplers_BRESP;
  assign S01_AXI_bvalid[0] = connect_to_es_cu_to_s01_couplers_BVALID;
  assign S01_AXI_rdata[31:0] = connect_to_es_cu_to_s01_couplers_RDATA;
  assign S01_AXI_rlast[0] = connect_to_es_cu_to_s01_couplers_RLAST;
  assign S01_AXI_rresp[1:0] = connect_to_es_cu_to_s01_couplers_RRESP;
  assign S01_AXI_rvalid[0] = connect_to_es_cu_to_s01_couplers_RVALID;
  assign S01_AXI_wready[0] = connect_to_es_cu_to_s01_couplers_WREADY;
  assign S02_AXI_arready[0] = connect_to_es_cu_to_s02_couplers_ARREADY;
  assign S02_AXI_awready[0] = connect_to_es_cu_to_s02_couplers_AWREADY;
  assign S02_AXI_bresp[1:0] = connect_to_es_cu_to_s02_couplers_BRESP;
  assign S02_AXI_bvalid[0] = connect_to_es_cu_to_s02_couplers_BVALID;
  assign S02_AXI_rdata[31:0] = connect_to_es_cu_to_s02_couplers_RDATA;
  assign S02_AXI_rlast[0] = connect_to_es_cu_to_s02_couplers_RLAST;
  assign S02_AXI_rresp[1:0] = connect_to_es_cu_to_s02_couplers_RRESP;
  assign S02_AXI_rvalid[0] = connect_to_es_cu_to_s02_couplers_RVALID;
  assign S02_AXI_wready[0] = connect_to_es_cu_to_s02_couplers_WREADY;
  assign S03_AXI_arready = connect_to_es_cu_to_s03_couplers_ARREADY;
  assign S03_AXI_awready = connect_to_es_cu_to_s03_couplers_AWREADY;
  assign S03_AXI_bresp[1:0] = connect_to_es_cu_to_s03_couplers_BRESP;
  assign S03_AXI_bvalid = connect_to_es_cu_to_s03_couplers_BVALID;
  assign S03_AXI_rdata[31:0] = connect_to_es_cu_to_s03_couplers_RDATA;
  assign S03_AXI_rresp[1:0] = connect_to_es_cu_to_s03_couplers_RRESP;
  assign S03_AXI_rvalid = connect_to_es_cu_to_s03_couplers_RVALID;
  assign S03_AXI_wready = connect_to_es_cu_to_s03_couplers_WREADY;
  assign connect_to_es_cu_ACLK_net = ACLK;
  assign connect_to_es_cu_ARESETN_net = ARESETN;
  assign connect_to_es_cu_to_s00_couplers_ARADDR = S00_AXI_araddr[63:0];
  assign connect_to_es_cu_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign connect_to_es_cu_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign connect_to_es_cu_to_s00_couplers_AWADDR = S00_AXI_awaddr[63:0];
  assign connect_to_es_cu_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign connect_to_es_cu_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign connect_to_es_cu_to_s00_couplers_BREADY = S00_AXI_bready;
  assign connect_to_es_cu_to_s00_couplers_RREADY = S00_AXI_rready;
  assign connect_to_es_cu_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign connect_to_es_cu_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign connect_to_es_cu_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign connect_to_es_cu_to_s01_couplers_ARADDR = S01_AXI_araddr[31:0];
  assign connect_to_es_cu_to_s01_couplers_ARBURST = S01_AXI_arburst[1:0];
  assign connect_to_es_cu_to_s01_couplers_ARCACHE = S01_AXI_arcache[3:0];
  assign connect_to_es_cu_to_s01_couplers_ARLEN = S01_AXI_arlen[7:0];
  assign connect_to_es_cu_to_s01_couplers_ARLOCK = S01_AXI_arlock[1:0];
  assign connect_to_es_cu_to_s01_couplers_ARPROT = S01_AXI_arprot[2:0];
  assign connect_to_es_cu_to_s01_couplers_ARQOS = S01_AXI_arqos[3:0];
  assign connect_to_es_cu_to_s01_couplers_ARSIZE = S01_AXI_arsize[2:0];
  assign connect_to_es_cu_to_s01_couplers_ARVALID = S01_AXI_arvalid[0];
  assign connect_to_es_cu_to_s01_couplers_AWADDR = S01_AXI_awaddr[31:0];
  assign connect_to_es_cu_to_s01_couplers_AWBURST = S01_AXI_awburst[1:0];
  assign connect_to_es_cu_to_s01_couplers_AWCACHE = S01_AXI_awcache[3:0];
  assign connect_to_es_cu_to_s01_couplers_AWLEN = S01_AXI_awlen[7:0];
  assign connect_to_es_cu_to_s01_couplers_AWLOCK = S01_AXI_awlock[1:0];
  assign connect_to_es_cu_to_s01_couplers_AWPROT = S01_AXI_awprot[2:0];
  assign connect_to_es_cu_to_s01_couplers_AWQOS = S01_AXI_awqos[3:0];
  assign connect_to_es_cu_to_s01_couplers_AWSIZE = S01_AXI_awsize[2:0];
  assign connect_to_es_cu_to_s01_couplers_AWVALID = S01_AXI_awvalid[0];
  assign connect_to_es_cu_to_s01_couplers_BREADY = S01_AXI_bready[0];
  assign connect_to_es_cu_to_s01_couplers_RREADY = S01_AXI_rready[0];
  assign connect_to_es_cu_to_s01_couplers_WDATA = S01_AXI_wdata[31:0];
  assign connect_to_es_cu_to_s01_couplers_WLAST = S01_AXI_wlast[0];
  assign connect_to_es_cu_to_s01_couplers_WSTRB = S01_AXI_wstrb[3:0];
  assign connect_to_es_cu_to_s01_couplers_WVALID = S01_AXI_wvalid[0];
  assign connect_to_es_cu_to_s02_couplers_ARADDR = S02_AXI_araddr[31:0];
  assign connect_to_es_cu_to_s02_couplers_ARBURST = S02_AXI_arburst[1:0];
  assign connect_to_es_cu_to_s02_couplers_ARCACHE = S02_AXI_arcache[3:0];
  assign connect_to_es_cu_to_s02_couplers_ARLEN = S02_AXI_arlen[7:0];
  assign connect_to_es_cu_to_s02_couplers_ARLOCK = S02_AXI_arlock[1:0];
  assign connect_to_es_cu_to_s02_couplers_ARPROT = S02_AXI_arprot[2:0];
  assign connect_to_es_cu_to_s02_couplers_ARQOS = S02_AXI_arqos[3:0];
  assign connect_to_es_cu_to_s02_couplers_ARSIZE = S02_AXI_arsize[2:0];
  assign connect_to_es_cu_to_s02_couplers_ARVALID = S02_AXI_arvalid[0];
  assign connect_to_es_cu_to_s02_couplers_AWADDR = S02_AXI_awaddr[31:0];
  assign connect_to_es_cu_to_s02_couplers_AWBURST = S02_AXI_awburst[1:0];
  assign connect_to_es_cu_to_s02_couplers_AWCACHE = S02_AXI_awcache[3:0];
  assign connect_to_es_cu_to_s02_couplers_AWLEN = S02_AXI_awlen[7:0];
  assign connect_to_es_cu_to_s02_couplers_AWLOCK = S02_AXI_awlock[1:0];
  assign connect_to_es_cu_to_s02_couplers_AWPROT = S02_AXI_awprot[2:0];
  assign connect_to_es_cu_to_s02_couplers_AWQOS = S02_AXI_awqos[3:0];
  assign connect_to_es_cu_to_s02_couplers_AWSIZE = S02_AXI_awsize[2:0];
  assign connect_to_es_cu_to_s02_couplers_AWVALID = S02_AXI_awvalid[0];
  assign connect_to_es_cu_to_s02_couplers_BREADY = S02_AXI_bready[0];
  assign connect_to_es_cu_to_s02_couplers_RREADY = S02_AXI_rready[0];
  assign connect_to_es_cu_to_s02_couplers_WDATA = S02_AXI_wdata[31:0];
  assign connect_to_es_cu_to_s02_couplers_WLAST = S02_AXI_wlast[0];
  assign connect_to_es_cu_to_s02_couplers_WSTRB = S02_AXI_wstrb[3:0];
  assign connect_to_es_cu_to_s02_couplers_WVALID = S02_AXI_wvalid[0];
  assign connect_to_es_cu_to_s03_couplers_ARADDR = S03_AXI_araddr[63:0];
  assign connect_to_es_cu_to_s03_couplers_ARPROT = S03_AXI_arprot[2:0];
  assign connect_to_es_cu_to_s03_couplers_ARVALID = S03_AXI_arvalid;
  assign connect_to_es_cu_to_s03_couplers_AWADDR = S03_AXI_awaddr[63:0];
  assign connect_to_es_cu_to_s03_couplers_AWPROT = S03_AXI_awprot[2:0];
  assign connect_to_es_cu_to_s03_couplers_AWVALID = S03_AXI_awvalid;
  assign connect_to_es_cu_to_s03_couplers_BREADY = S03_AXI_bready;
  assign connect_to_es_cu_to_s03_couplers_RREADY = S03_AXI_rready;
  assign connect_to_es_cu_to_s03_couplers_WDATA = S03_AXI_wdata[31:0];
  assign connect_to_es_cu_to_s03_couplers_WSTRB = S03_AXI_wstrb[3:0];
  assign connect_to_es_cu_to_s03_couplers_WVALID = S03_AXI_wvalid;
  assign m00_couplers_to_connect_to_es_cu_ARREADY = M00_AXI_arready[0];
  assign m00_couplers_to_connect_to_es_cu_AWREADY = M00_AXI_awready[0];
  assign m00_couplers_to_connect_to_es_cu_BID = M00_AXI_bid[1:0];
  assign m00_couplers_to_connect_to_es_cu_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_connect_to_es_cu_BVALID = M00_AXI_bvalid[0];
  assign m00_couplers_to_connect_to_es_cu_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_connect_to_es_cu_RID = M00_AXI_rid[1:0];
  assign m00_couplers_to_connect_to_es_cu_RLAST = M00_AXI_rlast[0];
  assign m00_couplers_to_connect_to_es_cu_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_connect_to_es_cu_RVALID = M00_AXI_rvalid[0];
  assign m00_couplers_to_connect_to_es_cu_WREADY = M00_AXI_wready[0];
  assign m01_couplers_to_connect_to_es_cu_ARREADY = M01_AXI_arready[0];
  assign m01_couplers_to_connect_to_es_cu_AWREADY = M01_AXI_awready[0];
  assign m01_couplers_to_connect_to_es_cu_BID = M01_AXI_bid[1:0];
  assign m01_couplers_to_connect_to_es_cu_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_connect_to_es_cu_BVALID = M01_AXI_bvalid[0];
  assign m01_couplers_to_connect_to_es_cu_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_connect_to_es_cu_RID = M01_AXI_rid[1:0];
  assign m01_couplers_to_connect_to_es_cu_RLAST = M01_AXI_rlast[0];
  assign m01_couplers_to_connect_to_es_cu_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_connect_to_es_cu_RVALID = M01_AXI_rvalid[0];
  assign m01_couplers_to_connect_to_es_cu_WREADY = M01_AXI_wready[0];
  assign m02_couplers_to_connect_to_es_cu_ARREADY = M02_AXI_arready;
  assign m02_couplers_to_connect_to_es_cu_AWREADY = M02_AXI_awready;
  assign m02_couplers_to_connect_to_es_cu_BRESP = M02_AXI_bresp[1:0];
  assign m02_couplers_to_connect_to_es_cu_BVALID = M02_AXI_bvalid;
  assign m02_couplers_to_connect_to_es_cu_RDATA = M02_AXI_rdata[31:0];
  assign m02_couplers_to_connect_to_es_cu_RRESP = M02_AXI_rresp[1:0];
  assign m02_couplers_to_connect_to_es_cu_RVALID = M02_AXI_rvalid;
  assign m02_couplers_to_connect_to_es_cu_WREADY = M02_AXI_wready;
  assign m03_couplers_to_connect_to_es_cu_ARREADY = M03_AXI_arready;
  assign m03_couplers_to_connect_to_es_cu_AWREADY = M03_AXI_awready;
  assign m03_couplers_to_connect_to_es_cu_BRESP = M03_AXI_bresp[1:0];
  assign m03_couplers_to_connect_to_es_cu_BVALID = M03_AXI_bvalid;
  assign m03_couplers_to_connect_to_es_cu_RDATA = M03_AXI_rdata[31:0];
  assign m03_couplers_to_connect_to_es_cu_RRESP = M03_AXI_rresp[1:0];
  assign m03_couplers_to_connect_to_es_cu_RVALID = M03_AXI_rvalid;
  assign m03_couplers_to_connect_to_es_cu_WREADY = M03_AXI_wready;
  m00_couplers_imp_1J2QOWN m00_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(m00_couplers_to_connect_to_es_cu_ARADDR),
        .M_AXI_arburst(m00_couplers_to_connect_to_es_cu_ARBURST),
        .M_AXI_arcache(m00_couplers_to_connect_to_es_cu_ARCACHE),
        .M_AXI_arid(m00_couplers_to_connect_to_es_cu_ARID),
        .M_AXI_arlen(m00_couplers_to_connect_to_es_cu_ARLEN),
        .M_AXI_arlock(m00_couplers_to_connect_to_es_cu_ARLOCK),
        .M_AXI_arprot(m00_couplers_to_connect_to_es_cu_ARPROT),
        .M_AXI_arqos(m00_couplers_to_connect_to_es_cu_ARQOS),
        .M_AXI_arready(m00_couplers_to_connect_to_es_cu_ARREADY),
        .M_AXI_arregion(m00_couplers_to_connect_to_es_cu_ARREGION),
        .M_AXI_arsize(m00_couplers_to_connect_to_es_cu_ARSIZE),
        .M_AXI_arvalid(m00_couplers_to_connect_to_es_cu_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_connect_to_es_cu_AWADDR),
        .M_AXI_awburst(m00_couplers_to_connect_to_es_cu_AWBURST),
        .M_AXI_awcache(m00_couplers_to_connect_to_es_cu_AWCACHE),
        .M_AXI_awid(m00_couplers_to_connect_to_es_cu_AWID),
        .M_AXI_awlen(m00_couplers_to_connect_to_es_cu_AWLEN),
        .M_AXI_awlock(m00_couplers_to_connect_to_es_cu_AWLOCK),
        .M_AXI_awprot(m00_couplers_to_connect_to_es_cu_AWPROT),
        .M_AXI_awqos(m00_couplers_to_connect_to_es_cu_AWQOS),
        .M_AXI_awready(m00_couplers_to_connect_to_es_cu_AWREADY),
        .M_AXI_awregion(m00_couplers_to_connect_to_es_cu_AWREGION),
        .M_AXI_awsize(m00_couplers_to_connect_to_es_cu_AWSIZE),
        .M_AXI_awvalid(m00_couplers_to_connect_to_es_cu_AWVALID),
        .M_AXI_bid(m00_couplers_to_connect_to_es_cu_BID),
        .M_AXI_bready(m00_couplers_to_connect_to_es_cu_BREADY),
        .M_AXI_bresp(m00_couplers_to_connect_to_es_cu_BRESP),
        .M_AXI_bvalid(m00_couplers_to_connect_to_es_cu_BVALID),
        .M_AXI_rdata(m00_couplers_to_connect_to_es_cu_RDATA),
        .M_AXI_rid(m00_couplers_to_connect_to_es_cu_RID),
        .M_AXI_rlast(m00_couplers_to_connect_to_es_cu_RLAST),
        .M_AXI_rready(m00_couplers_to_connect_to_es_cu_RREADY),
        .M_AXI_rresp(m00_couplers_to_connect_to_es_cu_RRESP),
        .M_AXI_rvalid(m00_couplers_to_connect_to_es_cu_RVALID),
        .M_AXI_wdata(m00_couplers_to_connect_to_es_cu_WDATA),
        .M_AXI_wlast(m00_couplers_to_connect_to_es_cu_WLAST),
        .M_AXI_wready(m00_couplers_to_connect_to_es_cu_WREADY),
        .M_AXI_wstrb(m00_couplers_to_connect_to_es_cu_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_connect_to_es_cu_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m00_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m00_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m00_couplers_ARID),
        .S_AXI_arlen(xbar_to_m00_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m00_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m00_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m00_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m00_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m00_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m00_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m00_couplers_AWID),
        .S_AXI_awlen(xbar_to_m00_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m00_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m00_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m00_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m00_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m00_couplers_BID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rid(xbar_to_m00_couplers_RID),
        .S_AXI_rlast(xbar_to_m00_couplers_RLAST),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m00_couplers_WLAST),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_7QT8NM m01_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(m01_couplers_to_connect_to_es_cu_ARADDR),
        .M_AXI_arburst(m01_couplers_to_connect_to_es_cu_ARBURST),
        .M_AXI_arcache(m01_couplers_to_connect_to_es_cu_ARCACHE),
        .M_AXI_arid(m01_couplers_to_connect_to_es_cu_ARID),
        .M_AXI_arlen(m01_couplers_to_connect_to_es_cu_ARLEN),
        .M_AXI_arlock(m01_couplers_to_connect_to_es_cu_ARLOCK),
        .M_AXI_arprot(m01_couplers_to_connect_to_es_cu_ARPROT),
        .M_AXI_arqos(m01_couplers_to_connect_to_es_cu_ARQOS),
        .M_AXI_arready(m01_couplers_to_connect_to_es_cu_ARREADY),
        .M_AXI_arsize(m01_couplers_to_connect_to_es_cu_ARSIZE),
        .M_AXI_arvalid(m01_couplers_to_connect_to_es_cu_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_connect_to_es_cu_AWADDR),
        .M_AXI_awburst(m01_couplers_to_connect_to_es_cu_AWBURST),
        .M_AXI_awcache(m01_couplers_to_connect_to_es_cu_AWCACHE),
        .M_AXI_awid(m01_couplers_to_connect_to_es_cu_AWID),
        .M_AXI_awlen(m01_couplers_to_connect_to_es_cu_AWLEN),
        .M_AXI_awlock(m01_couplers_to_connect_to_es_cu_AWLOCK),
        .M_AXI_awprot(m01_couplers_to_connect_to_es_cu_AWPROT),
        .M_AXI_awqos(m01_couplers_to_connect_to_es_cu_AWQOS),
        .M_AXI_awready(m01_couplers_to_connect_to_es_cu_AWREADY),
        .M_AXI_awsize(m01_couplers_to_connect_to_es_cu_AWSIZE),
        .M_AXI_awvalid(m01_couplers_to_connect_to_es_cu_AWVALID),
        .M_AXI_bid(m01_couplers_to_connect_to_es_cu_BID),
        .M_AXI_bready(m01_couplers_to_connect_to_es_cu_BREADY),
        .M_AXI_bresp(m01_couplers_to_connect_to_es_cu_BRESP),
        .M_AXI_bvalid(m01_couplers_to_connect_to_es_cu_BVALID),
        .M_AXI_rdata(m01_couplers_to_connect_to_es_cu_RDATA),
        .M_AXI_rid(m01_couplers_to_connect_to_es_cu_RID),
        .M_AXI_rlast(m01_couplers_to_connect_to_es_cu_RLAST),
        .M_AXI_rready(m01_couplers_to_connect_to_es_cu_RREADY),
        .M_AXI_rresp(m01_couplers_to_connect_to_es_cu_RRESP),
        .M_AXI_rvalid(m01_couplers_to_connect_to_es_cu_RVALID),
        .M_AXI_wdata(m01_couplers_to_connect_to_es_cu_WDATA),
        .M_AXI_wlast(m01_couplers_to_connect_to_es_cu_WLAST),
        .M_AXI_wready(m01_couplers_to_connect_to_es_cu_WREADY),
        .M_AXI_wstrb(m01_couplers_to_connect_to_es_cu_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_connect_to_es_cu_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m01_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m01_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m01_couplers_ARID),
        .S_AXI_arlen(xbar_to_m01_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m01_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m01_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m01_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arsize(xbar_to_m01_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m01_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m01_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m01_couplers_AWID),
        .S_AXI_awlen(xbar_to_m01_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m01_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m01_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m01_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awsize(xbar_to_m01_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m01_couplers_BID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rid(xbar_to_m01_couplers_RID),
        .S_AXI_rlast(xbar_to_m01_couplers_RLAST),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m01_couplers_WLAST),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  m02_couplers_imp_1A3IVOC m02_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(m02_couplers_to_connect_to_es_cu_ARADDR),
        .M_AXI_arprot(m02_couplers_to_connect_to_es_cu_ARPROT),
        .M_AXI_arready(m02_couplers_to_connect_to_es_cu_ARREADY),
        .M_AXI_arvalid(m02_couplers_to_connect_to_es_cu_ARVALID),
        .M_AXI_awaddr(m02_couplers_to_connect_to_es_cu_AWADDR),
        .M_AXI_awprot(m02_couplers_to_connect_to_es_cu_AWPROT),
        .M_AXI_awready(m02_couplers_to_connect_to_es_cu_AWREADY),
        .M_AXI_awvalid(m02_couplers_to_connect_to_es_cu_AWVALID),
        .M_AXI_bready(m02_couplers_to_connect_to_es_cu_BREADY),
        .M_AXI_bresp(m02_couplers_to_connect_to_es_cu_BRESP),
        .M_AXI_bvalid(m02_couplers_to_connect_to_es_cu_BVALID),
        .M_AXI_rdata(m02_couplers_to_connect_to_es_cu_RDATA),
        .M_AXI_rready(m02_couplers_to_connect_to_es_cu_RREADY),
        .M_AXI_rresp(m02_couplers_to_connect_to_es_cu_RRESP),
        .M_AXI_rvalid(m02_couplers_to_connect_to_es_cu_RVALID),
        .M_AXI_wdata(m02_couplers_to_connect_to_es_cu_WDATA),
        .M_AXI_wready(m02_couplers_to_connect_to_es_cu_WREADY),
        .M_AXI_wstrb(m02_couplers_to_connect_to_es_cu_WSTRB),
        .M_AXI_wvalid(m02_couplers_to_connect_to_es_cu_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(xbar_to_m02_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m02_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m02_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m02_couplers_ARID),
        .S_AXI_arlen(xbar_to_m02_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m02_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m02_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m02_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m02_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m02_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m02_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m02_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m02_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m02_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m02_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m02_couplers_AWID),
        .S_AXI_awlen(xbar_to_m02_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m02_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m02_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m02_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m02_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m02_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m02_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m02_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m02_couplers_BID),
        .S_AXI_bready(xbar_to_m02_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m02_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m02_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m02_couplers_RDATA),
        .S_AXI_rid(xbar_to_m02_couplers_RID),
        .S_AXI_rlast(xbar_to_m02_couplers_RLAST),
        .S_AXI_rready(xbar_to_m02_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m02_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m02_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m02_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m02_couplers_WLAST),
        .S_AXI_wready(xbar_to_m02_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m02_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m02_couplers_WVALID));
  m03_couplers_imp_YBOEHL m03_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(m03_couplers_to_connect_to_es_cu_ARADDR),
        .M_AXI_arprot(m03_couplers_to_connect_to_es_cu_ARPROT),
        .M_AXI_arready(m03_couplers_to_connect_to_es_cu_ARREADY),
        .M_AXI_arvalid(m03_couplers_to_connect_to_es_cu_ARVALID),
        .M_AXI_awaddr(m03_couplers_to_connect_to_es_cu_AWADDR),
        .M_AXI_awprot(m03_couplers_to_connect_to_es_cu_AWPROT),
        .M_AXI_awready(m03_couplers_to_connect_to_es_cu_AWREADY),
        .M_AXI_awvalid(m03_couplers_to_connect_to_es_cu_AWVALID),
        .M_AXI_bready(m03_couplers_to_connect_to_es_cu_BREADY),
        .M_AXI_bresp(m03_couplers_to_connect_to_es_cu_BRESP),
        .M_AXI_bvalid(m03_couplers_to_connect_to_es_cu_BVALID),
        .M_AXI_rdata(m03_couplers_to_connect_to_es_cu_RDATA),
        .M_AXI_rready(m03_couplers_to_connect_to_es_cu_RREADY),
        .M_AXI_rresp(m03_couplers_to_connect_to_es_cu_RRESP),
        .M_AXI_rvalid(m03_couplers_to_connect_to_es_cu_RVALID),
        .M_AXI_wdata(m03_couplers_to_connect_to_es_cu_WDATA),
        .M_AXI_wready(m03_couplers_to_connect_to_es_cu_WREADY),
        .M_AXI_wstrb(m03_couplers_to_connect_to_es_cu_WSTRB),
        .M_AXI_wvalid(m03_couplers_to_connect_to_es_cu_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(xbar_to_m03_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m03_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m03_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m03_couplers_ARID),
        .S_AXI_arlen(xbar_to_m03_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m03_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m03_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m03_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m03_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m03_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m03_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m03_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m03_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m03_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m03_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m03_couplers_AWID),
        .S_AXI_awlen(xbar_to_m03_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m03_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m03_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m03_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m03_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m03_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m03_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m03_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m03_couplers_BID),
        .S_AXI_bready(xbar_to_m03_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m03_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m03_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m03_couplers_RDATA),
        .S_AXI_rid(xbar_to_m03_couplers_RID),
        .S_AXI_rlast(xbar_to_m03_couplers_RLAST),
        .S_AXI_rready(xbar_to_m03_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m03_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m03_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m03_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m03_couplers_WLAST),
        .S_AXI_wready(xbar_to_m03_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m03_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m03_couplers_WVALID));
  s00_couplers_imp_UX2T9P s00_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s00_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s00_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s00_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s00_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s00_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s00_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s00_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s00_couplers_to_xbar_AWCACHE),
        .M_AXI_awlen(s00_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s00_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s00_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s00_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s00_couplers_to_xbar_RLAST),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s00_couplers_to_xbar_WLAST),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(connect_to_es_cu_to_s00_couplers_ARADDR),
        .S_AXI_arprot(connect_to_es_cu_to_s00_couplers_ARPROT),
        .S_AXI_arready(connect_to_es_cu_to_s00_couplers_ARREADY),
        .S_AXI_arvalid(connect_to_es_cu_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(connect_to_es_cu_to_s00_couplers_AWADDR),
        .S_AXI_awprot(connect_to_es_cu_to_s00_couplers_AWPROT),
        .S_AXI_awready(connect_to_es_cu_to_s00_couplers_AWREADY),
        .S_AXI_awvalid(connect_to_es_cu_to_s00_couplers_AWVALID),
        .S_AXI_bready(connect_to_es_cu_to_s00_couplers_BREADY),
        .S_AXI_bresp(connect_to_es_cu_to_s00_couplers_BRESP),
        .S_AXI_bvalid(connect_to_es_cu_to_s00_couplers_BVALID),
        .S_AXI_rdata(connect_to_es_cu_to_s00_couplers_RDATA),
        .S_AXI_rready(connect_to_es_cu_to_s00_couplers_RREADY),
        .S_AXI_rresp(connect_to_es_cu_to_s00_couplers_RRESP),
        .S_AXI_rvalid(connect_to_es_cu_to_s00_couplers_RVALID),
        .S_AXI_wdata(connect_to_es_cu_to_s00_couplers_WDATA),
        .S_AXI_wready(connect_to_es_cu_to_s00_couplers_WREADY),
        .S_AXI_wstrb(connect_to_es_cu_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(connect_to_es_cu_to_s00_couplers_WVALID));
  s01_couplers_imp_1DNO9BC s01_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(s01_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s01_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s01_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s01_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s01_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s01_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s01_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s01_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s01_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s01_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s01_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s01_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s01_couplers_to_xbar_AWCACHE),
        .M_AXI_awlen(s01_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s01_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s01_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s01_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s01_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s01_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s01_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s01_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s01_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s01_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s01_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s01_couplers_to_xbar_RLAST),
        .M_AXI_rready(s01_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s01_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s01_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s01_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s01_couplers_to_xbar_WLAST),
        .M_AXI_wready(s01_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s01_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s01_couplers_to_xbar_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(connect_to_es_cu_to_s01_couplers_ARADDR),
        .S_AXI_arburst(connect_to_es_cu_to_s01_couplers_ARBURST),
        .S_AXI_arcache(connect_to_es_cu_to_s01_couplers_ARCACHE),
        .S_AXI_arlen(connect_to_es_cu_to_s01_couplers_ARLEN),
        .S_AXI_arlock(connect_to_es_cu_to_s01_couplers_ARLOCK),
        .S_AXI_arprot(connect_to_es_cu_to_s01_couplers_ARPROT),
        .S_AXI_arqos(connect_to_es_cu_to_s01_couplers_ARQOS),
        .S_AXI_arready(connect_to_es_cu_to_s01_couplers_ARREADY),
        .S_AXI_arsize(connect_to_es_cu_to_s01_couplers_ARSIZE),
        .S_AXI_arvalid(connect_to_es_cu_to_s01_couplers_ARVALID),
        .S_AXI_awaddr(connect_to_es_cu_to_s01_couplers_AWADDR),
        .S_AXI_awburst(connect_to_es_cu_to_s01_couplers_AWBURST),
        .S_AXI_awcache(connect_to_es_cu_to_s01_couplers_AWCACHE),
        .S_AXI_awlen(connect_to_es_cu_to_s01_couplers_AWLEN),
        .S_AXI_awlock(connect_to_es_cu_to_s01_couplers_AWLOCK),
        .S_AXI_awprot(connect_to_es_cu_to_s01_couplers_AWPROT),
        .S_AXI_awqos(connect_to_es_cu_to_s01_couplers_AWQOS),
        .S_AXI_awready(connect_to_es_cu_to_s01_couplers_AWREADY),
        .S_AXI_awsize(connect_to_es_cu_to_s01_couplers_AWSIZE),
        .S_AXI_awvalid(connect_to_es_cu_to_s01_couplers_AWVALID),
        .S_AXI_bready(connect_to_es_cu_to_s01_couplers_BREADY),
        .S_AXI_bresp(connect_to_es_cu_to_s01_couplers_BRESP),
        .S_AXI_bvalid(connect_to_es_cu_to_s01_couplers_BVALID),
        .S_AXI_rdata(connect_to_es_cu_to_s01_couplers_RDATA),
        .S_AXI_rlast(connect_to_es_cu_to_s01_couplers_RLAST),
        .S_AXI_rready(connect_to_es_cu_to_s01_couplers_RREADY),
        .S_AXI_rresp(connect_to_es_cu_to_s01_couplers_RRESP),
        .S_AXI_rvalid(connect_to_es_cu_to_s01_couplers_RVALID),
        .S_AXI_wdata(connect_to_es_cu_to_s01_couplers_WDATA),
        .S_AXI_wlast(connect_to_es_cu_to_s01_couplers_WLAST),
        .S_AXI_wready(connect_to_es_cu_to_s01_couplers_WREADY),
        .S_AXI_wstrb(connect_to_es_cu_to_s01_couplers_WSTRB),
        .S_AXI_wvalid(connect_to_es_cu_to_s01_couplers_WVALID));
  s02_couplers_imp_47SKBQ s02_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(s02_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s02_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s02_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s02_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s02_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s02_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s02_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s02_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s02_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s02_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s02_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s02_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s02_couplers_to_xbar_AWCACHE),
        .M_AXI_awlen(s02_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s02_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s02_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s02_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s02_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s02_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s02_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s02_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s02_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s02_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s02_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s02_couplers_to_xbar_RLAST),
        .M_AXI_rready(s02_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s02_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s02_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s02_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s02_couplers_to_xbar_WLAST),
        .M_AXI_wready(s02_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s02_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s02_couplers_to_xbar_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(connect_to_es_cu_to_s02_couplers_ARADDR),
        .S_AXI_arburst(connect_to_es_cu_to_s02_couplers_ARBURST),
        .S_AXI_arcache(connect_to_es_cu_to_s02_couplers_ARCACHE),
        .S_AXI_arlen(connect_to_es_cu_to_s02_couplers_ARLEN),
        .S_AXI_arlock(connect_to_es_cu_to_s02_couplers_ARLOCK),
        .S_AXI_arprot(connect_to_es_cu_to_s02_couplers_ARPROT),
        .S_AXI_arqos(connect_to_es_cu_to_s02_couplers_ARQOS),
        .S_AXI_arready(connect_to_es_cu_to_s02_couplers_ARREADY),
        .S_AXI_arsize(connect_to_es_cu_to_s02_couplers_ARSIZE),
        .S_AXI_arvalid(connect_to_es_cu_to_s02_couplers_ARVALID),
        .S_AXI_awaddr(connect_to_es_cu_to_s02_couplers_AWADDR),
        .S_AXI_awburst(connect_to_es_cu_to_s02_couplers_AWBURST),
        .S_AXI_awcache(connect_to_es_cu_to_s02_couplers_AWCACHE),
        .S_AXI_awlen(connect_to_es_cu_to_s02_couplers_AWLEN),
        .S_AXI_awlock(connect_to_es_cu_to_s02_couplers_AWLOCK),
        .S_AXI_awprot(connect_to_es_cu_to_s02_couplers_AWPROT),
        .S_AXI_awqos(connect_to_es_cu_to_s02_couplers_AWQOS),
        .S_AXI_awready(connect_to_es_cu_to_s02_couplers_AWREADY),
        .S_AXI_awsize(connect_to_es_cu_to_s02_couplers_AWSIZE),
        .S_AXI_awvalid(connect_to_es_cu_to_s02_couplers_AWVALID),
        .S_AXI_bready(connect_to_es_cu_to_s02_couplers_BREADY),
        .S_AXI_bresp(connect_to_es_cu_to_s02_couplers_BRESP),
        .S_AXI_bvalid(connect_to_es_cu_to_s02_couplers_BVALID),
        .S_AXI_rdata(connect_to_es_cu_to_s02_couplers_RDATA),
        .S_AXI_rlast(connect_to_es_cu_to_s02_couplers_RLAST),
        .S_AXI_rready(connect_to_es_cu_to_s02_couplers_RREADY),
        .S_AXI_rresp(connect_to_es_cu_to_s02_couplers_RRESP),
        .S_AXI_rvalid(connect_to_es_cu_to_s02_couplers_RVALID),
        .S_AXI_wdata(connect_to_es_cu_to_s02_couplers_WDATA),
        .S_AXI_wlast(connect_to_es_cu_to_s02_couplers_WLAST),
        .S_AXI_wready(connect_to_es_cu_to_s02_couplers_WREADY),
        .S_AXI_wstrb(connect_to_es_cu_to_s02_couplers_WSTRB),
        .S_AXI_wvalid(connect_to_es_cu_to_s02_couplers_WVALID));
  s03_couplers_imp_1MG1X0J s03_couplers
       (.M_ACLK(connect_to_es_cu_ACLK_net),
        .M_ARESETN(connect_to_es_cu_ARESETN_net),
        .M_AXI_araddr(s03_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s03_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s03_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s03_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s03_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s03_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s03_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s03_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s03_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s03_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s03_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s03_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s03_couplers_to_xbar_AWCACHE),
        .M_AXI_awlen(s03_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s03_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s03_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s03_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s03_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s03_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s03_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s03_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s03_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s03_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s03_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s03_couplers_to_xbar_RLAST),
        .M_AXI_rready(s03_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s03_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s03_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s03_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s03_couplers_to_xbar_WLAST),
        .M_AXI_wready(s03_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s03_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s03_couplers_to_xbar_WVALID),
        .S_ACLK(connect_to_es_cu_ACLK_net),
        .S_ARESETN(connect_to_es_cu_ARESETN_net),
        .S_AXI_araddr(connect_to_es_cu_to_s03_couplers_ARADDR),
        .S_AXI_arprot(connect_to_es_cu_to_s03_couplers_ARPROT),
        .S_AXI_arready(connect_to_es_cu_to_s03_couplers_ARREADY),
        .S_AXI_arvalid(connect_to_es_cu_to_s03_couplers_ARVALID),
        .S_AXI_awaddr(connect_to_es_cu_to_s03_couplers_AWADDR),
        .S_AXI_awprot(connect_to_es_cu_to_s03_couplers_AWPROT),
        .S_AXI_awready(connect_to_es_cu_to_s03_couplers_AWREADY),
        .S_AXI_awvalid(connect_to_es_cu_to_s03_couplers_AWVALID),
        .S_AXI_bready(connect_to_es_cu_to_s03_couplers_BREADY),
        .S_AXI_bresp(connect_to_es_cu_to_s03_couplers_BRESP),
        .S_AXI_bvalid(connect_to_es_cu_to_s03_couplers_BVALID),
        .S_AXI_rdata(connect_to_es_cu_to_s03_couplers_RDATA),
        .S_AXI_rready(connect_to_es_cu_to_s03_couplers_RREADY),
        .S_AXI_rresp(connect_to_es_cu_to_s03_couplers_RRESP),
        .S_AXI_rvalid(connect_to_es_cu_to_s03_couplers_RVALID),
        .S_AXI_wdata(connect_to_es_cu_to_s03_couplers_WDATA),
        .S_AXI_wready(connect_to_es_cu_to_s03_couplers_WREADY),
        .S_AXI_wstrb(connect_to_es_cu_to_s03_couplers_WSTRB),
        .S_AXI_wvalid(connect_to_es_cu_to_s03_couplers_WVALID));
  emu_xbar_3 xbar
       (.aclk(connect_to_es_cu_ACLK_net),
        .aresetn(connect_to_es_cu_ARESETN_net),
        .m_axi_araddr({xbar_to_m03_couplers_ARADDR,xbar_to_m02_couplers_ARADDR,xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arburst({xbar_to_m03_couplers_ARBURST,xbar_to_m02_couplers_ARBURST,xbar_to_m01_couplers_ARBURST,xbar_to_m00_couplers_ARBURST}),
        .m_axi_arcache({xbar_to_m03_couplers_ARCACHE,xbar_to_m02_couplers_ARCACHE,xbar_to_m01_couplers_ARCACHE,xbar_to_m00_couplers_ARCACHE}),
        .m_axi_arid({xbar_to_m03_couplers_ARID,xbar_to_m02_couplers_ARID,xbar_to_m01_couplers_ARID,xbar_to_m00_couplers_ARID}),
        .m_axi_arlen({xbar_to_m03_couplers_ARLEN,xbar_to_m02_couplers_ARLEN,xbar_to_m01_couplers_ARLEN,xbar_to_m00_couplers_ARLEN}),
        .m_axi_arlock({xbar_to_m03_couplers_ARLOCK,xbar_to_m02_couplers_ARLOCK,xbar_to_m01_couplers_ARLOCK,xbar_to_m00_couplers_ARLOCK}),
        .m_axi_arprot({xbar_to_m03_couplers_ARPROT,xbar_to_m02_couplers_ARPROT,xbar_to_m01_couplers_ARPROT,xbar_to_m00_couplers_ARPROT}),
        .m_axi_arqos({xbar_to_m03_couplers_ARQOS,xbar_to_m02_couplers_ARQOS,xbar_to_m01_couplers_ARQOS,xbar_to_m00_couplers_ARQOS}),
        .m_axi_arready({xbar_to_m03_couplers_ARREADY,xbar_to_m02_couplers_ARREADY,xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arregion({xbar_to_m03_couplers_ARREGION,xbar_to_m02_couplers_ARREGION,NLW_xbar_m_axi_arregion_UNCONNECTED[7:4],xbar_to_m00_couplers_ARREGION}),
        .m_axi_arsize({xbar_to_m03_couplers_ARSIZE,xbar_to_m02_couplers_ARSIZE,xbar_to_m01_couplers_ARSIZE,xbar_to_m00_couplers_ARSIZE}),
        .m_axi_arvalid({xbar_to_m03_couplers_ARVALID,xbar_to_m02_couplers_ARVALID,xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m03_couplers_AWADDR,xbar_to_m02_couplers_AWADDR,xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awburst({xbar_to_m03_couplers_AWBURST,xbar_to_m02_couplers_AWBURST,xbar_to_m01_couplers_AWBURST,xbar_to_m00_couplers_AWBURST}),
        .m_axi_awcache({xbar_to_m03_couplers_AWCACHE,xbar_to_m02_couplers_AWCACHE,xbar_to_m01_couplers_AWCACHE,xbar_to_m00_couplers_AWCACHE}),
        .m_axi_awid({xbar_to_m03_couplers_AWID,xbar_to_m02_couplers_AWID,xbar_to_m01_couplers_AWID,xbar_to_m00_couplers_AWID}),
        .m_axi_awlen({xbar_to_m03_couplers_AWLEN,xbar_to_m02_couplers_AWLEN,xbar_to_m01_couplers_AWLEN,xbar_to_m00_couplers_AWLEN}),
        .m_axi_awlock({xbar_to_m03_couplers_AWLOCK,xbar_to_m02_couplers_AWLOCK,xbar_to_m01_couplers_AWLOCK,xbar_to_m00_couplers_AWLOCK}),
        .m_axi_awprot({xbar_to_m03_couplers_AWPROT,xbar_to_m02_couplers_AWPROT,xbar_to_m01_couplers_AWPROT,xbar_to_m00_couplers_AWPROT}),
        .m_axi_awqos({xbar_to_m03_couplers_AWQOS,xbar_to_m02_couplers_AWQOS,xbar_to_m01_couplers_AWQOS,xbar_to_m00_couplers_AWQOS}),
        .m_axi_awready({xbar_to_m03_couplers_AWREADY,xbar_to_m02_couplers_AWREADY,xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awregion({xbar_to_m03_couplers_AWREGION,xbar_to_m02_couplers_AWREGION,NLW_xbar_m_axi_awregion_UNCONNECTED[7:4],xbar_to_m00_couplers_AWREGION}),
        .m_axi_awsize({xbar_to_m03_couplers_AWSIZE,xbar_to_m02_couplers_AWSIZE,xbar_to_m01_couplers_AWSIZE,xbar_to_m00_couplers_AWSIZE}),
        .m_axi_awvalid({xbar_to_m03_couplers_AWVALID,xbar_to_m02_couplers_AWVALID,xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bid({xbar_to_m03_couplers_BID,xbar_to_m02_couplers_BID,xbar_to_m01_couplers_BID,xbar_to_m00_couplers_BID}),
        .m_axi_bready({xbar_to_m03_couplers_BREADY,xbar_to_m02_couplers_BREADY,xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m03_couplers_BRESP,xbar_to_m02_couplers_BRESP,xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m03_couplers_BVALID,xbar_to_m02_couplers_BVALID,xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m03_couplers_RDATA,xbar_to_m02_couplers_RDATA,xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rid({xbar_to_m03_couplers_RID,xbar_to_m02_couplers_RID,xbar_to_m01_couplers_RID,xbar_to_m00_couplers_RID}),
        .m_axi_rlast({xbar_to_m03_couplers_RLAST,xbar_to_m02_couplers_RLAST,xbar_to_m01_couplers_RLAST,xbar_to_m00_couplers_RLAST}),
        .m_axi_rready({xbar_to_m03_couplers_RREADY,xbar_to_m02_couplers_RREADY,xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m03_couplers_RRESP,xbar_to_m02_couplers_RRESP,xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m03_couplers_RVALID,xbar_to_m02_couplers_RVALID,xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m03_couplers_WDATA,xbar_to_m02_couplers_WDATA,xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wlast({xbar_to_m03_couplers_WLAST,xbar_to_m02_couplers_WLAST,xbar_to_m01_couplers_WLAST,xbar_to_m00_couplers_WLAST}),
        .m_axi_wready({xbar_to_m03_couplers_WREADY,xbar_to_m02_couplers_WREADY,xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m03_couplers_WSTRB,xbar_to_m02_couplers_WSTRB,xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m03_couplers_WVALID,xbar_to_m02_couplers_WVALID,xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr({s03_couplers_to_xbar_ARADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s02_couplers_to_xbar_ARADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_ARADDR,s00_couplers_to_xbar_ARADDR}),
        .s_axi_arburst({s03_couplers_to_xbar_ARBURST,s02_couplers_to_xbar_ARBURST,s01_couplers_to_xbar_ARBURST,s00_couplers_to_xbar_ARBURST}),
        .s_axi_arcache({s03_couplers_to_xbar_ARCACHE,s02_couplers_to_xbar_ARCACHE,s01_couplers_to_xbar_ARCACHE,s00_couplers_to_xbar_ARCACHE}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({s03_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s01_couplers_to_xbar_ARLEN,s00_couplers_to_xbar_ARLEN}),
        .s_axi_arlock({s03_couplers_to_xbar_ARLOCK,s02_couplers_to_xbar_ARLOCK[0],s01_couplers_to_xbar_ARLOCK[0],s00_couplers_to_xbar_ARLOCK}),
        .s_axi_arprot({s03_couplers_to_xbar_ARPROT,s02_couplers_to_xbar_ARPROT,s01_couplers_to_xbar_ARPROT,s00_couplers_to_xbar_ARPROT}),
        .s_axi_arqos({s03_couplers_to_xbar_ARQOS,s02_couplers_to_xbar_ARQOS,s01_couplers_to_xbar_ARQOS,s00_couplers_to_xbar_ARQOS}),
        .s_axi_arready({s03_couplers_to_xbar_ARREADY,s02_couplers_to_xbar_ARREADY,s01_couplers_to_xbar_ARREADY,s00_couplers_to_xbar_ARREADY}),
        .s_axi_arsize({s03_couplers_to_xbar_ARSIZE,s02_couplers_to_xbar_ARSIZE,s01_couplers_to_xbar_ARSIZE,s00_couplers_to_xbar_ARSIZE}),
        .s_axi_arvalid({s03_couplers_to_xbar_ARVALID,s02_couplers_to_xbar_ARVALID,s01_couplers_to_xbar_ARVALID,s00_couplers_to_xbar_ARVALID}),
        .s_axi_awaddr({s03_couplers_to_xbar_AWADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s02_couplers_to_xbar_AWADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s01_couplers_to_xbar_AWADDR,s00_couplers_to_xbar_AWADDR}),
        .s_axi_awburst({s03_couplers_to_xbar_AWBURST,s02_couplers_to_xbar_AWBURST,s01_couplers_to_xbar_AWBURST,s00_couplers_to_xbar_AWBURST}),
        .s_axi_awcache({s03_couplers_to_xbar_AWCACHE,s02_couplers_to_xbar_AWCACHE,s01_couplers_to_xbar_AWCACHE,s00_couplers_to_xbar_AWCACHE}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({s03_couplers_to_xbar_AWLEN,s02_couplers_to_xbar_AWLEN,s01_couplers_to_xbar_AWLEN,s00_couplers_to_xbar_AWLEN}),
        .s_axi_awlock({s03_couplers_to_xbar_AWLOCK,s02_couplers_to_xbar_AWLOCK[0],s01_couplers_to_xbar_AWLOCK[0],s00_couplers_to_xbar_AWLOCK}),
        .s_axi_awprot({s03_couplers_to_xbar_AWPROT,s02_couplers_to_xbar_AWPROT,s01_couplers_to_xbar_AWPROT,s00_couplers_to_xbar_AWPROT}),
        .s_axi_awqos({s03_couplers_to_xbar_AWQOS,s02_couplers_to_xbar_AWQOS,s01_couplers_to_xbar_AWQOS,s00_couplers_to_xbar_AWQOS}),
        .s_axi_awready({s03_couplers_to_xbar_AWREADY,s02_couplers_to_xbar_AWREADY,s01_couplers_to_xbar_AWREADY,s00_couplers_to_xbar_AWREADY}),
        .s_axi_awsize({s03_couplers_to_xbar_AWSIZE,s02_couplers_to_xbar_AWSIZE,s01_couplers_to_xbar_AWSIZE,s00_couplers_to_xbar_AWSIZE}),
        .s_axi_awvalid({s03_couplers_to_xbar_AWVALID,s02_couplers_to_xbar_AWVALID,s01_couplers_to_xbar_AWVALID,s00_couplers_to_xbar_AWVALID}),
        .s_axi_bready({s03_couplers_to_xbar_BREADY,s02_couplers_to_xbar_BREADY,s01_couplers_to_xbar_BREADY,s00_couplers_to_xbar_BREADY}),
        .s_axi_bresp({s03_couplers_to_xbar_BRESP,s02_couplers_to_xbar_BRESP,s01_couplers_to_xbar_BRESP,s00_couplers_to_xbar_BRESP}),
        .s_axi_bvalid({s03_couplers_to_xbar_BVALID,s02_couplers_to_xbar_BVALID,s01_couplers_to_xbar_BVALID,s00_couplers_to_xbar_BVALID}),
        .s_axi_rdata({s03_couplers_to_xbar_RDATA,s02_couplers_to_xbar_RDATA,s01_couplers_to_xbar_RDATA,s00_couplers_to_xbar_RDATA}),
        .s_axi_rlast({s03_couplers_to_xbar_RLAST,s02_couplers_to_xbar_RLAST,s01_couplers_to_xbar_RLAST,s00_couplers_to_xbar_RLAST}),
        .s_axi_rready({s03_couplers_to_xbar_RREADY,s02_couplers_to_xbar_RREADY,s01_couplers_to_xbar_RREADY,s00_couplers_to_xbar_RREADY}),
        .s_axi_rresp({s03_couplers_to_xbar_RRESP,s02_couplers_to_xbar_RRESP,s01_couplers_to_xbar_RRESP,s00_couplers_to_xbar_RRESP}),
        .s_axi_rvalid({s03_couplers_to_xbar_RVALID,s02_couplers_to_xbar_RVALID,s01_couplers_to_xbar_RVALID,s00_couplers_to_xbar_RVALID}),
        .s_axi_wdata({s03_couplers_to_xbar_WDATA,s02_couplers_to_xbar_WDATA,s01_couplers_to_xbar_WDATA,s00_couplers_to_xbar_WDATA}),
        .s_axi_wlast({s03_couplers_to_xbar_WLAST,s02_couplers_to_xbar_WLAST,s01_couplers_to_xbar_WLAST,s00_couplers_to_xbar_WLAST}),
        .s_axi_wready({s03_couplers_to_xbar_WREADY,s02_couplers_to_xbar_WREADY,s01_couplers_to_xbar_WREADY,s00_couplers_to_xbar_WREADY}),
        .s_axi_wstrb({s03_couplers_to_xbar_WSTRB,s02_couplers_to_xbar_WSTRB,s01_couplers_to_xbar_WSTRB,s00_couplers_to_xbar_WSTRB}),
        .s_axi_wvalid({s03_couplers_to_xbar_WVALID,s02_couplers_to_xbar_WVALID,s01_couplers_to_xbar_WVALID,s00_couplers_to_xbar_WVALID}));
endmodule

module emu_dpa_ctrl_interconnect_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arprot,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awprot,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M04_ACLK,
    M04_ARESETN,
    M04_AXI_araddr,
    M04_AXI_arready,
    M04_AXI_arvalid,
    M04_AXI_awaddr,
    M04_AXI_awready,
    M04_AXI_awvalid,
    M04_AXI_bready,
    M04_AXI_bresp,
    M04_AXI_bvalid,
    M04_AXI_rdata,
    M04_AXI_rready,
    M04_AXI_rresp,
    M04_AXI_rvalid,
    M04_AXI_wdata,
    M04_AXI_wready,
    M04_AXI_wstrb,
    M04_AXI_wvalid,
    M05_ACLK,
    M05_ARESETN,
    M05_AXI_araddr,
    M05_AXI_arready,
    M05_AXI_arvalid,
    M05_AXI_awaddr,
    M05_AXI_awready,
    M05_AXI_awvalid,
    M05_AXI_bready,
    M05_AXI_bresp,
    M05_AXI_bvalid,
    M05_AXI_rdata,
    M05_AXI_rready,
    M05_AXI_rresp,
    M05_AXI_rvalid,
    M05_AXI_wdata,
    M05_AXI_wready,
    M05_AXI_wstrb,
    M05_AXI_wvalid,
    M06_ACLK,
    M06_ARESETN,
    M06_AXI_araddr,
    M06_AXI_arready,
    M06_AXI_arvalid,
    M06_AXI_awaddr,
    M06_AXI_awready,
    M06_AXI_awvalid,
    M06_AXI_bready,
    M06_AXI_bresp,
    M06_AXI_bvalid,
    M06_AXI_rdata,
    M06_AXI_rready,
    M06_AXI_rresp,
    M06_AXI_rvalid,
    M06_AXI_wdata,
    M06_AXI_wready,
    M06_AXI_wstrb,
    M06_AXI_wvalid,
    M07_ACLK,
    M07_ARESETN,
    M07_AXI_araddr,
    M07_AXI_arready,
    M07_AXI_arvalid,
    M07_AXI_awaddr,
    M07_AXI_awready,
    M07_AXI_awvalid,
    M07_AXI_bready,
    M07_AXI_bresp,
    M07_AXI_bvalid,
    M07_AXI_rdata,
    M07_AXI_rready,
    M07_AXI_rresp,
    M07_AXI_rvalid,
    M07_AXI_wdata,
    M07_AXI_wready,
    M07_AXI_wstrb,
    M07_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [7:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [7:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [7:0]M01_AXI_araddr;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [7:0]M01_AXI_awaddr;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [7:0]M02_AXI_araddr;
  output [2:0]M02_AXI_arprot;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [7:0]M02_AXI_awaddr;
  output [2:0]M02_AXI_awprot;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output M02_AXI_wvalid;
  input M03_ACLK;
  input M03_ARESETN;
  output [7:0]M03_AXI_araddr;
  input M03_AXI_arready;
  output M03_AXI_arvalid;
  output [7:0]M03_AXI_awaddr;
  input M03_AXI_awready;
  output M03_AXI_awvalid;
  output M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  input M04_ACLK;
  input M04_ARESETN;
  output [7:0]M04_AXI_araddr;
  input M04_AXI_arready;
  output M04_AXI_arvalid;
  output [7:0]M04_AXI_awaddr;
  input M04_AXI_awready;
  output M04_AXI_awvalid;
  output M04_AXI_bready;
  input [1:0]M04_AXI_bresp;
  input M04_AXI_bvalid;
  input [31:0]M04_AXI_rdata;
  output M04_AXI_rready;
  input [1:0]M04_AXI_rresp;
  input M04_AXI_rvalid;
  output [31:0]M04_AXI_wdata;
  input M04_AXI_wready;
  output [3:0]M04_AXI_wstrb;
  output M04_AXI_wvalid;
  input M05_ACLK;
  input M05_ARESETN;
  output [7:0]M05_AXI_araddr;
  input M05_AXI_arready;
  output M05_AXI_arvalid;
  output [7:0]M05_AXI_awaddr;
  input M05_AXI_awready;
  output M05_AXI_awvalid;
  output M05_AXI_bready;
  input [1:0]M05_AXI_bresp;
  input M05_AXI_bvalid;
  input [31:0]M05_AXI_rdata;
  output M05_AXI_rready;
  input [1:0]M05_AXI_rresp;
  input M05_AXI_rvalid;
  output [31:0]M05_AXI_wdata;
  input M05_AXI_wready;
  output [3:0]M05_AXI_wstrb;
  output M05_AXI_wvalid;
  input M06_ACLK;
  input M06_ARESETN;
  output [7:0]M06_AXI_araddr;
  input M06_AXI_arready;
  output M06_AXI_arvalid;
  output [7:0]M06_AXI_awaddr;
  input M06_AXI_awready;
  output M06_AXI_awvalid;
  output M06_AXI_bready;
  input [1:0]M06_AXI_bresp;
  input M06_AXI_bvalid;
  input [31:0]M06_AXI_rdata;
  output M06_AXI_rready;
  input [1:0]M06_AXI_rresp;
  input M06_AXI_rvalid;
  output [31:0]M06_AXI_wdata;
  input M06_AXI_wready;
  output [3:0]M06_AXI_wstrb;
  output M06_AXI_wvalid;
  input M07_ACLK;
  input M07_ARESETN;
  output [7:0]M07_AXI_araddr;
  input M07_AXI_arready;
  output M07_AXI_arvalid;
  output [7:0]M07_AXI_awaddr;
  input M07_AXI_awready;
  output M07_AXI_awvalid;
  output M07_AXI_bready;
  input [1:0]M07_AXI_bresp;
  input M07_AXI_bvalid;
  input [31:0]M07_AXI_rdata;
  output M07_AXI_rready;
  input [1:0]M07_AXI_rresp;
  input M07_AXI_rvalid;
  output [31:0]M07_AXI_wdata;
  input M07_AXI_wready;
  output [3:0]M07_AXI_wstrb;
  output M07_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [63:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire M00_ACLK_1;
  wire M00_ARESETN_1;
  wire M01_ACLK_1;
  wire M01_ARESETN_1;
  wire M02_ACLK_1;
  wire M02_ARESETN_1;
  wire M03_ACLK_1;
  wire M03_ARESETN_1;
  wire M04_ACLK_1;
  wire M04_ARESETN_1;
  wire M05_ACLK_1;
  wire M05_ARESETN_1;
  wire M06_ACLK_1;
  wire M06_ARESETN_1;
  wire M07_ACLK_1;
  wire M07_ARESETN_1;
  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire dpa_ctrl_interconnect_ACLK_net;
  wire dpa_ctrl_interconnect_ARESETN_net;
  wire [63:0]dpa_ctrl_interconnect_to_s00_couplers_ARADDR;
  wire [2:0]dpa_ctrl_interconnect_to_s00_couplers_ARPROT;
  wire dpa_ctrl_interconnect_to_s00_couplers_ARREADY;
  wire dpa_ctrl_interconnect_to_s00_couplers_ARVALID;
  wire [63:0]dpa_ctrl_interconnect_to_s00_couplers_AWADDR;
  wire [2:0]dpa_ctrl_interconnect_to_s00_couplers_AWPROT;
  wire dpa_ctrl_interconnect_to_s00_couplers_AWREADY;
  wire dpa_ctrl_interconnect_to_s00_couplers_AWVALID;
  wire dpa_ctrl_interconnect_to_s00_couplers_BREADY;
  wire [1:0]dpa_ctrl_interconnect_to_s00_couplers_BRESP;
  wire dpa_ctrl_interconnect_to_s00_couplers_BVALID;
  wire [31:0]dpa_ctrl_interconnect_to_s00_couplers_RDATA;
  wire dpa_ctrl_interconnect_to_s00_couplers_RREADY;
  wire [1:0]dpa_ctrl_interconnect_to_s00_couplers_RRESP;
  wire dpa_ctrl_interconnect_to_s00_couplers_RVALID;
  wire [31:0]dpa_ctrl_interconnect_to_s00_couplers_WDATA;
  wire dpa_ctrl_interconnect_to_s00_couplers_WREADY;
  wire [3:0]dpa_ctrl_interconnect_to_s00_couplers_WSTRB;
  wire dpa_ctrl_interconnect_to_s00_couplers_WVALID;
  wire [7:0]m00_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire m00_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m00_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m00_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire m00_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m00_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m00_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m00_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m00_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m00_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m00_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m00_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m00_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m00_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m00_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m00_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m00_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [7:0]m01_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire m01_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m01_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m01_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire m01_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m01_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m01_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m01_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m01_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m01_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m01_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m01_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m01_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m01_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m01_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m01_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m01_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [7:0]m02_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire [2:0]m02_couplers_to_dpa_ctrl_interconnect_ARPROT;
  wire m02_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m02_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m02_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire [2:0]m02_couplers_to_dpa_ctrl_interconnect_AWPROT;
  wire m02_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m02_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m02_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m02_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m02_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m02_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m02_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m02_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m02_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m02_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m02_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m02_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m02_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [7:0]m03_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire m03_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m03_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m03_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire m03_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m03_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m03_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m03_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m03_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m03_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m03_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m03_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m03_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m03_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m03_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m03_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m03_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [7:0]m04_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire m04_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m04_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m04_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire m04_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m04_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m04_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m04_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m04_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m04_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m04_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m04_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m04_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m04_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m04_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m04_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m04_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [7:0]m05_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire m05_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m05_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m05_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire m05_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m05_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m05_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m05_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m05_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m05_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m05_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m05_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m05_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m05_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m05_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m05_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m05_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [7:0]m06_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire m06_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m06_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m06_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire m06_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m06_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m06_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m06_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m06_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m06_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m06_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m06_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m06_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m06_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m06_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m06_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m06_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [7:0]m07_couplers_to_dpa_ctrl_interconnect_ARADDR;
  wire m07_couplers_to_dpa_ctrl_interconnect_ARREADY;
  wire m07_couplers_to_dpa_ctrl_interconnect_ARVALID;
  wire [7:0]m07_couplers_to_dpa_ctrl_interconnect_AWADDR;
  wire m07_couplers_to_dpa_ctrl_interconnect_AWREADY;
  wire m07_couplers_to_dpa_ctrl_interconnect_AWVALID;
  wire m07_couplers_to_dpa_ctrl_interconnect_BREADY;
  wire [1:0]m07_couplers_to_dpa_ctrl_interconnect_BRESP;
  wire m07_couplers_to_dpa_ctrl_interconnect_BVALID;
  wire [31:0]m07_couplers_to_dpa_ctrl_interconnect_RDATA;
  wire m07_couplers_to_dpa_ctrl_interconnect_RREADY;
  wire [1:0]m07_couplers_to_dpa_ctrl_interconnect_RRESP;
  wire m07_couplers_to_dpa_ctrl_interconnect_RVALID;
  wire [31:0]m07_couplers_to_dpa_ctrl_interconnect_WDATA;
  wire m07_couplers_to_dpa_ctrl_interconnect_WREADY;
  wire [3:0]m07_couplers_to_dpa_ctrl_interconnect_WSTRB;
  wire m07_couplers_to_dpa_ctrl_interconnect_WVALID;
  wire [63:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [63:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [63:0]xbar_to_m00_couplers_ARADDR;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire xbar_to_m00_couplers_ARREADY;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [63:0]xbar_to_m00_couplers_AWADDR;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire xbar_to_m00_couplers_AWREADY;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [127:64]xbar_to_m01_couplers_ARADDR;
  wire [5:3]xbar_to_m01_couplers_ARPROT;
  wire xbar_to_m01_couplers_ARREADY;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [127:64]xbar_to_m01_couplers_AWADDR;
  wire [5:3]xbar_to_m01_couplers_AWPROT;
  wire xbar_to_m01_couplers_AWREADY;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [191:128]xbar_to_m02_couplers_ARADDR;
  wire [8:6]xbar_to_m02_couplers_ARPROT;
  wire xbar_to_m02_couplers_ARREADY;
  wire [2:2]xbar_to_m02_couplers_ARVALID;
  wire [191:128]xbar_to_m02_couplers_AWADDR;
  wire [8:6]xbar_to_m02_couplers_AWPROT;
  wire xbar_to_m02_couplers_AWREADY;
  wire [2:2]xbar_to_m02_couplers_AWVALID;
  wire [2:2]xbar_to_m02_couplers_BREADY;
  wire [1:0]xbar_to_m02_couplers_BRESP;
  wire xbar_to_m02_couplers_BVALID;
  wire [31:0]xbar_to_m02_couplers_RDATA;
  wire [2:2]xbar_to_m02_couplers_RREADY;
  wire [1:0]xbar_to_m02_couplers_RRESP;
  wire xbar_to_m02_couplers_RVALID;
  wire [95:64]xbar_to_m02_couplers_WDATA;
  wire xbar_to_m02_couplers_WREADY;
  wire [11:8]xbar_to_m02_couplers_WSTRB;
  wire [2:2]xbar_to_m02_couplers_WVALID;
  wire [255:192]xbar_to_m03_couplers_ARADDR;
  wire [11:9]xbar_to_m03_couplers_ARPROT;
  wire xbar_to_m03_couplers_ARREADY;
  wire [3:3]xbar_to_m03_couplers_ARVALID;
  wire [255:192]xbar_to_m03_couplers_AWADDR;
  wire [11:9]xbar_to_m03_couplers_AWPROT;
  wire xbar_to_m03_couplers_AWREADY;
  wire [3:3]xbar_to_m03_couplers_AWVALID;
  wire [3:3]xbar_to_m03_couplers_BREADY;
  wire [1:0]xbar_to_m03_couplers_BRESP;
  wire xbar_to_m03_couplers_BVALID;
  wire [31:0]xbar_to_m03_couplers_RDATA;
  wire [3:3]xbar_to_m03_couplers_RREADY;
  wire [1:0]xbar_to_m03_couplers_RRESP;
  wire xbar_to_m03_couplers_RVALID;
  wire [127:96]xbar_to_m03_couplers_WDATA;
  wire xbar_to_m03_couplers_WREADY;
  wire [15:12]xbar_to_m03_couplers_WSTRB;
  wire [3:3]xbar_to_m03_couplers_WVALID;
  wire [319:256]xbar_to_m04_couplers_ARADDR;
  wire [14:12]xbar_to_m04_couplers_ARPROT;
  wire xbar_to_m04_couplers_ARREADY;
  wire [4:4]xbar_to_m04_couplers_ARVALID;
  wire [319:256]xbar_to_m04_couplers_AWADDR;
  wire [14:12]xbar_to_m04_couplers_AWPROT;
  wire xbar_to_m04_couplers_AWREADY;
  wire [4:4]xbar_to_m04_couplers_AWVALID;
  wire [4:4]xbar_to_m04_couplers_BREADY;
  wire [1:0]xbar_to_m04_couplers_BRESP;
  wire xbar_to_m04_couplers_BVALID;
  wire [31:0]xbar_to_m04_couplers_RDATA;
  wire [4:4]xbar_to_m04_couplers_RREADY;
  wire [1:0]xbar_to_m04_couplers_RRESP;
  wire xbar_to_m04_couplers_RVALID;
  wire [159:128]xbar_to_m04_couplers_WDATA;
  wire xbar_to_m04_couplers_WREADY;
  wire [19:16]xbar_to_m04_couplers_WSTRB;
  wire [4:4]xbar_to_m04_couplers_WVALID;
  wire [383:320]xbar_to_m05_couplers_ARADDR;
  wire [17:15]xbar_to_m05_couplers_ARPROT;
  wire xbar_to_m05_couplers_ARREADY;
  wire [5:5]xbar_to_m05_couplers_ARVALID;
  wire [383:320]xbar_to_m05_couplers_AWADDR;
  wire [17:15]xbar_to_m05_couplers_AWPROT;
  wire xbar_to_m05_couplers_AWREADY;
  wire [5:5]xbar_to_m05_couplers_AWVALID;
  wire [5:5]xbar_to_m05_couplers_BREADY;
  wire [1:0]xbar_to_m05_couplers_BRESP;
  wire xbar_to_m05_couplers_BVALID;
  wire [31:0]xbar_to_m05_couplers_RDATA;
  wire [5:5]xbar_to_m05_couplers_RREADY;
  wire [1:0]xbar_to_m05_couplers_RRESP;
  wire xbar_to_m05_couplers_RVALID;
  wire [191:160]xbar_to_m05_couplers_WDATA;
  wire xbar_to_m05_couplers_WREADY;
  wire [23:20]xbar_to_m05_couplers_WSTRB;
  wire [5:5]xbar_to_m05_couplers_WVALID;
  wire [447:384]xbar_to_m06_couplers_ARADDR;
  wire [20:18]xbar_to_m06_couplers_ARPROT;
  wire xbar_to_m06_couplers_ARREADY;
  wire [6:6]xbar_to_m06_couplers_ARVALID;
  wire [447:384]xbar_to_m06_couplers_AWADDR;
  wire [20:18]xbar_to_m06_couplers_AWPROT;
  wire xbar_to_m06_couplers_AWREADY;
  wire [6:6]xbar_to_m06_couplers_AWVALID;
  wire [6:6]xbar_to_m06_couplers_BREADY;
  wire [1:0]xbar_to_m06_couplers_BRESP;
  wire xbar_to_m06_couplers_BVALID;
  wire [31:0]xbar_to_m06_couplers_RDATA;
  wire [6:6]xbar_to_m06_couplers_RREADY;
  wire [1:0]xbar_to_m06_couplers_RRESP;
  wire xbar_to_m06_couplers_RVALID;
  wire [223:192]xbar_to_m06_couplers_WDATA;
  wire xbar_to_m06_couplers_WREADY;
  wire [27:24]xbar_to_m06_couplers_WSTRB;
  wire [6:6]xbar_to_m06_couplers_WVALID;
  wire [511:448]xbar_to_m07_couplers_ARADDR;
  wire [23:21]xbar_to_m07_couplers_ARPROT;
  wire xbar_to_m07_couplers_ARREADY;
  wire [7:7]xbar_to_m07_couplers_ARVALID;
  wire [511:448]xbar_to_m07_couplers_AWADDR;
  wire [23:21]xbar_to_m07_couplers_AWPROT;
  wire xbar_to_m07_couplers_AWREADY;
  wire [7:7]xbar_to_m07_couplers_AWVALID;
  wire [7:7]xbar_to_m07_couplers_BREADY;
  wire [1:0]xbar_to_m07_couplers_BRESP;
  wire xbar_to_m07_couplers_BVALID;
  wire [31:0]xbar_to_m07_couplers_RDATA;
  wire [7:7]xbar_to_m07_couplers_RREADY;
  wire [1:0]xbar_to_m07_couplers_RRESP;
  wire xbar_to_m07_couplers_RVALID;
  wire [255:224]xbar_to_m07_couplers_WDATA;
  wire xbar_to_m07_couplers_WREADY;
  wire [31:28]xbar_to_m07_couplers_WSTRB;
  wire [7:7]xbar_to_m07_couplers_WVALID;

  assign M00_ACLK_1 = M00_ACLK;
  assign M00_ARESETN_1 = M00_ARESETN;
  assign M00_AXI_araddr[7:0] = m00_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M00_AXI_arvalid = m00_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M00_AXI_awaddr[7:0] = m00_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M00_AXI_awvalid = m00_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M00_AXI_bready = m00_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M00_AXI_rready = m00_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M00_AXI_wvalid = m00_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign M01_ACLK_1 = M01_ACLK;
  assign M01_ARESETN_1 = M01_ARESETN;
  assign M01_AXI_araddr[7:0] = m01_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M01_AXI_arvalid = m01_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M01_AXI_awaddr[7:0] = m01_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M01_AXI_awvalid = m01_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M01_AXI_bready = m01_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M01_AXI_rready = m01_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M01_AXI_wvalid = m01_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign M02_ACLK_1 = M02_ACLK;
  assign M02_ARESETN_1 = M02_ARESETN;
  assign M02_AXI_araddr[7:0] = m02_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M02_AXI_arprot[2:0] = m02_couplers_to_dpa_ctrl_interconnect_ARPROT;
  assign M02_AXI_arvalid = m02_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M02_AXI_awaddr[7:0] = m02_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M02_AXI_awprot[2:0] = m02_couplers_to_dpa_ctrl_interconnect_AWPROT;
  assign M02_AXI_awvalid = m02_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M02_AXI_bready = m02_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M02_AXI_rready = m02_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M02_AXI_wdata[31:0] = m02_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M02_AXI_wstrb[3:0] = m02_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M02_AXI_wvalid = m02_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign M03_ACLK_1 = M03_ACLK;
  assign M03_ARESETN_1 = M03_ARESETN;
  assign M03_AXI_araddr[7:0] = m03_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M03_AXI_arvalid = m03_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M03_AXI_awaddr[7:0] = m03_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M03_AXI_awvalid = m03_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M03_AXI_bready = m03_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M03_AXI_rready = m03_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M03_AXI_wdata[31:0] = m03_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M03_AXI_wstrb[3:0] = m03_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M03_AXI_wvalid = m03_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign M04_ACLK_1 = M04_ACLK;
  assign M04_ARESETN_1 = M04_ARESETN;
  assign M04_AXI_araddr[7:0] = m04_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M04_AXI_arvalid = m04_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M04_AXI_awaddr[7:0] = m04_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M04_AXI_awvalid = m04_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M04_AXI_bready = m04_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M04_AXI_rready = m04_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M04_AXI_wdata[31:0] = m04_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M04_AXI_wstrb[3:0] = m04_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M04_AXI_wvalid = m04_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign M05_ACLK_1 = M05_ACLK;
  assign M05_ARESETN_1 = M05_ARESETN;
  assign M05_AXI_araddr[7:0] = m05_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M05_AXI_arvalid = m05_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M05_AXI_awaddr[7:0] = m05_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M05_AXI_awvalid = m05_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M05_AXI_bready = m05_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M05_AXI_rready = m05_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M05_AXI_wdata[31:0] = m05_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M05_AXI_wstrb[3:0] = m05_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M05_AXI_wvalid = m05_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign M06_ACLK_1 = M06_ACLK;
  assign M06_ARESETN_1 = M06_ARESETN;
  assign M06_AXI_araddr[7:0] = m06_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M06_AXI_arvalid = m06_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M06_AXI_awaddr[7:0] = m06_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M06_AXI_awvalid = m06_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M06_AXI_bready = m06_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M06_AXI_rready = m06_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M06_AXI_wdata[31:0] = m06_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M06_AXI_wstrb[3:0] = m06_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M06_AXI_wvalid = m06_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign M07_ACLK_1 = M07_ACLK;
  assign M07_ARESETN_1 = M07_ARESETN;
  assign M07_AXI_araddr[7:0] = m07_couplers_to_dpa_ctrl_interconnect_ARADDR;
  assign M07_AXI_arvalid = m07_couplers_to_dpa_ctrl_interconnect_ARVALID;
  assign M07_AXI_awaddr[7:0] = m07_couplers_to_dpa_ctrl_interconnect_AWADDR;
  assign M07_AXI_awvalid = m07_couplers_to_dpa_ctrl_interconnect_AWVALID;
  assign M07_AXI_bready = m07_couplers_to_dpa_ctrl_interconnect_BREADY;
  assign M07_AXI_rready = m07_couplers_to_dpa_ctrl_interconnect_RREADY;
  assign M07_AXI_wdata[31:0] = m07_couplers_to_dpa_ctrl_interconnect_WDATA;
  assign M07_AXI_wstrb[3:0] = m07_couplers_to_dpa_ctrl_interconnect_WSTRB;
  assign M07_AXI_wvalid = m07_couplers_to_dpa_ctrl_interconnect_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_arready = dpa_ctrl_interconnect_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = dpa_ctrl_interconnect_to_s00_couplers_AWREADY;
  assign S00_AXI_bresp[1:0] = dpa_ctrl_interconnect_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = dpa_ctrl_interconnect_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = dpa_ctrl_interconnect_to_s00_couplers_RDATA;
  assign S00_AXI_rresp[1:0] = dpa_ctrl_interconnect_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = dpa_ctrl_interconnect_to_s00_couplers_RVALID;
  assign S00_AXI_wready = dpa_ctrl_interconnect_to_s00_couplers_WREADY;
  assign dpa_ctrl_interconnect_ACLK_net = ACLK;
  assign dpa_ctrl_interconnect_ARESETN_net = ARESETN;
  assign dpa_ctrl_interconnect_to_s00_couplers_ARADDR = S00_AXI_araddr[63:0];
  assign dpa_ctrl_interconnect_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign dpa_ctrl_interconnect_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign dpa_ctrl_interconnect_to_s00_couplers_AWADDR = S00_AXI_awaddr[63:0];
  assign dpa_ctrl_interconnect_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign dpa_ctrl_interconnect_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign dpa_ctrl_interconnect_to_s00_couplers_BREADY = S00_AXI_bready;
  assign dpa_ctrl_interconnect_to_s00_couplers_RREADY = S00_AXI_rready;
  assign dpa_ctrl_interconnect_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign dpa_ctrl_interconnect_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign dpa_ctrl_interconnect_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign m00_couplers_to_dpa_ctrl_interconnect_ARREADY = M00_AXI_arready;
  assign m00_couplers_to_dpa_ctrl_interconnect_AWREADY = M00_AXI_awready;
  assign m00_couplers_to_dpa_ctrl_interconnect_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_dpa_ctrl_interconnect_BVALID = M00_AXI_bvalid;
  assign m00_couplers_to_dpa_ctrl_interconnect_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_dpa_ctrl_interconnect_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_dpa_ctrl_interconnect_RVALID = M00_AXI_rvalid;
  assign m00_couplers_to_dpa_ctrl_interconnect_WREADY = M00_AXI_wready;
  assign m01_couplers_to_dpa_ctrl_interconnect_ARREADY = M01_AXI_arready;
  assign m01_couplers_to_dpa_ctrl_interconnect_AWREADY = M01_AXI_awready;
  assign m01_couplers_to_dpa_ctrl_interconnect_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_dpa_ctrl_interconnect_BVALID = M01_AXI_bvalid;
  assign m01_couplers_to_dpa_ctrl_interconnect_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_dpa_ctrl_interconnect_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_dpa_ctrl_interconnect_RVALID = M01_AXI_rvalid;
  assign m01_couplers_to_dpa_ctrl_interconnect_WREADY = M01_AXI_wready;
  assign m02_couplers_to_dpa_ctrl_interconnect_ARREADY = M02_AXI_arready;
  assign m02_couplers_to_dpa_ctrl_interconnect_AWREADY = M02_AXI_awready;
  assign m02_couplers_to_dpa_ctrl_interconnect_BRESP = M02_AXI_bresp[1:0];
  assign m02_couplers_to_dpa_ctrl_interconnect_BVALID = M02_AXI_bvalid;
  assign m02_couplers_to_dpa_ctrl_interconnect_RDATA = M02_AXI_rdata[31:0];
  assign m02_couplers_to_dpa_ctrl_interconnect_RRESP = M02_AXI_rresp[1:0];
  assign m02_couplers_to_dpa_ctrl_interconnect_RVALID = M02_AXI_rvalid;
  assign m02_couplers_to_dpa_ctrl_interconnect_WREADY = M02_AXI_wready;
  assign m03_couplers_to_dpa_ctrl_interconnect_ARREADY = M03_AXI_arready;
  assign m03_couplers_to_dpa_ctrl_interconnect_AWREADY = M03_AXI_awready;
  assign m03_couplers_to_dpa_ctrl_interconnect_BRESP = M03_AXI_bresp[1:0];
  assign m03_couplers_to_dpa_ctrl_interconnect_BVALID = M03_AXI_bvalid;
  assign m03_couplers_to_dpa_ctrl_interconnect_RDATA = M03_AXI_rdata[31:0];
  assign m03_couplers_to_dpa_ctrl_interconnect_RRESP = M03_AXI_rresp[1:0];
  assign m03_couplers_to_dpa_ctrl_interconnect_RVALID = M03_AXI_rvalid;
  assign m03_couplers_to_dpa_ctrl_interconnect_WREADY = M03_AXI_wready;
  assign m04_couplers_to_dpa_ctrl_interconnect_ARREADY = M04_AXI_arready;
  assign m04_couplers_to_dpa_ctrl_interconnect_AWREADY = M04_AXI_awready;
  assign m04_couplers_to_dpa_ctrl_interconnect_BRESP = M04_AXI_bresp[1:0];
  assign m04_couplers_to_dpa_ctrl_interconnect_BVALID = M04_AXI_bvalid;
  assign m04_couplers_to_dpa_ctrl_interconnect_RDATA = M04_AXI_rdata[31:0];
  assign m04_couplers_to_dpa_ctrl_interconnect_RRESP = M04_AXI_rresp[1:0];
  assign m04_couplers_to_dpa_ctrl_interconnect_RVALID = M04_AXI_rvalid;
  assign m04_couplers_to_dpa_ctrl_interconnect_WREADY = M04_AXI_wready;
  assign m05_couplers_to_dpa_ctrl_interconnect_ARREADY = M05_AXI_arready;
  assign m05_couplers_to_dpa_ctrl_interconnect_AWREADY = M05_AXI_awready;
  assign m05_couplers_to_dpa_ctrl_interconnect_BRESP = M05_AXI_bresp[1:0];
  assign m05_couplers_to_dpa_ctrl_interconnect_BVALID = M05_AXI_bvalid;
  assign m05_couplers_to_dpa_ctrl_interconnect_RDATA = M05_AXI_rdata[31:0];
  assign m05_couplers_to_dpa_ctrl_interconnect_RRESP = M05_AXI_rresp[1:0];
  assign m05_couplers_to_dpa_ctrl_interconnect_RVALID = M05_AXI_rvalid;
  assign m05_couplers_to_dpa_ctrl_interconnect_WREADY = M05_AXI_wready;
  assign m06_couplers_to_dpa_ctrl_interconnect_ARREADY = M06_AXI_arready;
  assign m06_couplers_to_dpa_ctrl_interconnect_AWREADY = M06_AXI_awready;
  assign m06_couplers_to_dpa_ctrl_interconnect_BRESP = M06_AXI_bresp[1:0];
  assign m06_couplers_to_dpa_ctrl_interconnect_BVALID = M06_AXI_bvalid;
  assign m06_couplers_to_dpa_ctrl_interconnect_RDATA = M06_AXI_rdata[31:0];
  assign m06_couplers_to_dpa_ctrl_interconnect_RRESP = M06_AXI_rresp[1:0];
  assign m06_couplers_to_dpa_ctrl_interconnect_RVALID = M06_AXI_rvalid;
  assign m06_couplers_to_dpa_ctrl_interconnect_WREADY = M06_AXI_wready;
  assign m07_couplers_to_dpa_ctrl_interconnect_ARREADY = M07_AXI_arready;
  assign m07_couplers_to_dpa_ctrl_interconnect_AWREADY = M07_AXI_awready;
  assign m07_couplers_to_dpa_ctrl_interconnect_BRESP = M07_AXI_bresp[1:0];
  assign m07_couplers_to_dpa_ctrl_interconnect_BVALID = M07_AXI_bvalid;
  assign m07_couplers_to_dpa_ctrl_interconnect_RDATA = M07_AXI_rdata[31:0];
  assign m07_couplers_to_dpa_ctrl_interconnect_RRESP = M07_AXI_rresp[1:0];
  assign m07_couplers_to_dpa_ctrl_interconnect_RVALID = M07_AXI_rvalid;
  assign m07_couplers_to_dpa_ctrl_interconnect_WREADY = M07_AXI_wready;
  m00_couplers_imp_ICFMO4 m00_couplers
       (.M_ACLK(M00_ACLK_1),
        .M_ARESETN(M00_ARESETN_1),
        .M_AXI_araddr(m00_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arready(m00_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awready(m00_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m00_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m00_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m00_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m00_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m00_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m00_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m00_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m00_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m00_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m00_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_189JRWH m01_couplers
       (.M_ACLK(M01_ACLK_1),
        .M_ARESETN(M01_ARESETN_1),
        .M_AXI_araddr(m01_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arready(m01_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awready(m01_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m01_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m01_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m01_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m01_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m01_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m01_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m01_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m01_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m01_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m01_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m01_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m01_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  m02_couplers_imp_9I7M4V m02_couplers
       (.M_ACLK(M02_ACLK_1),
        .M_ARESETN(M02_ARESETN_1),
        .M_AXI_araddr(m02_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arprot(m02_couplers_to_dpa_ctrl_interconnect_ARPROT),
        .M_AXI_arready(m02_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m02_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m02_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awprot(m02_couplers_to_dpa_ctrl_interconnect_AWPROT),
        .M_AXI_awready(m02_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m02_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m02_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m02_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m02_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m02_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m02_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m02_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m02_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m02_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m02_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m02_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m02_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m02_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m02_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m02_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m02_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m02_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m02_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m02_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m02_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m02_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m02_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m02_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m02_couplers_RDATA),
        .S_AXI_rready(xbar_to_m02_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m02_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m02_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m02_couplers_WDATA),
        .S_AXI_wready(xbar_to_m02_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m02_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m02_couplers_WVALID));
  m03_couplers_imp_1YZEQFE m03_couplers
       (.M_ACLK(M03_ACLK_1),
        .M_ARESETN(M03_ARESETN_1),
        .M_AXI_araddr(m03_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arready(m03_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m03_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m03_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awready(m03_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m03_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m03_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m03_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m03_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m03_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m03_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m03_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m03_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m03_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m03_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m03_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m03_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m03_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m03_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m03_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m03_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m03_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m03_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m03_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m03_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m03_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m03_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m03_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m03_couplers_RDATA),
        .S_AXI_rready(xbar_to_m03_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m03_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m03_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m03_couplers_WDATA),
        .S_AXI_wready(xbar_to_m03_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m03_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m03_couplers_WVALID));
  m04_couplers_imp_1092B6A m04_couplers
       (.M_ACLK(M04_ACLK_1),
        .M_ARESETN(M04_ARESETN_1),
        .M_AXI_araddr(m04_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arready(m04_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m04_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m04_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awready(m04_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m04_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m04_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m04_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m04_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m04_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m04_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m04_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m04_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m04_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m04_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m04_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m04_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m04_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m04_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m04_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m04_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m04_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m04_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m04_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m04_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m04_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m04_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m04_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m04_couplers_RDATA),
        .S_AXI_rready(xbar_to_m04_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m04_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m04_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m04_couplers_WDATA),
        .S_AXI_wready(xbar_to_m04_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m04_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m04_couplers_WVALID));
  m05_couplers_imp_QEUZYV m05_couplers
       (.M_ACLK(M05_ACLK_1),
        .M_ARESETN(M05_ARESETN_1),
        .M_AXI_araddr(m05_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arready(m05_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m05_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m05_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awready(m05_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m05_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m05_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m05_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m05_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m05_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m05_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m05_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m05_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m05_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m05_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m05_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m05_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m05_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m05_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m05_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m05_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m05_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m05_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m05_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m05_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m05_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m05_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m05_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m05_couplers_RDATA),
        .S_AXI_rready(xbar_to_m05_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m05_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m05_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m05_couplers_WDATA),
        .S_AXI_wready(xbar_to_m05_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m05_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m05_couplers_WVALID));
  m06_couplers_imp_1QZA3IX m06_couplers
       (.M_ACLK(M06_ACLK_1),
        .M_ARESETN(M06_ARESETN_1),
        .M_AXI_araddr(m06_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arready(m06_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m06_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m06_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awready(m06_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m06_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m06_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m06_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m06_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m06_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m06_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m06_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m06_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m06_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m06_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m06_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m06_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m06_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m06_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m06_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m06_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m06_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m06_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m06_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m06_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m06_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m06_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m06_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m06_couplers_RDATA),
        .S_AXI_rready(xbar_to_m06_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m06_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m06_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m06_couplers_WDATA),
        .S_AXI_wready(xbar_to_m06_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m06_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m06_couplers_WVALID));
  m07_couplers_imp_HLJT24 m07_couplers
       (.M_ACLK(M07_ACLK_1),
        .M_ARESETN(M07_ARESETN_1),
        .M_AXI_araddr(m07_couplers_to_dpa_ctrl_interconnect_ARADDR),
        .M_AXI_arready(m07_couplers_to_dpa_ctrl_interconnect_ARREADY),
        .M_AXI_arvalid(m07_couplers_to_dpa_ctrl_interconnect_ARVALID),
        .M_AXI_awaddr(m07_couplers_to_dpa_ctrl_interconnect_AWADDR),
        .M_AXI_awready(m07_couplers_to_dpa_ctrl_interconnect_AWREADY),
        .M_AXI_awvalid(m07_couplers_to_dpa_ctrl_interconnect_AWVALID),
        .M_AXI_bready(m07_couplers_to_dpa_ctrl_interconnect_BREADY),
        .M_AXI_bresp(m07_couplers_to_dpa_ctrl_interconnect_BRESP),
        .M_AXI_bvalid(m07_couplers_to_dpa_ctrl_interconnect_BVALID),
        .M_AXI_rdata(m07_couplers_to_dpa_ctrl_interconnect_RDATA),
        .M_AXI_rready(m07_couplers_to_dpa_ctrl_interconnect_RREADY),
        .M_AXI_rresp(m07_couplers_to_dpa_ctrl_interconnect_RRESP),
        .M_AXI_rvalid(m07_couplers_to_dpa_ctrl_interconnect_RVALID),
        .M_AXI_wdata(m07_couplers_to_dpa_ctrl_interconnect_WDATA),
        .M_AXI_wready(m07_couplers_to_dpa_ctrl_interconnect_WREADY),
        .M_AXI_wstrb(m07_couplers_to_dpa_ctrl_interconnect_WSTRB),
        .M_AXI_wvalid(m07_couplers_to_dpa_ctrl_interconnect_WVALID),
        .S_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .S_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m07_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m07_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m07_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m07_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m07_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m07_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m07_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m07_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m07_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m07_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m07_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m07_couplers_RDATA),
        .S_AXI_rready(xbar_to_m07_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m07_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m07_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m07_couplers_WDATA),
        .S_AXI_wready(xbar_to_m07_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m07_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m07_couplers_WVALID));
  s00_couplers_imp_1T7YMYM s00_couplers
       (.M_ACLK(dpa_ctrl_interconnect_ACLK_net),
        .M_ARESETN(dpa_ctrl_interconnect_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(dpa_ctrl_interconnect_to_s00_couplers_ARADDR),
        .S_AXI_arprot(dpa_ctrl_interconnect_to_s00_couplers_ARPROT),
        .S_AXI_arready(dpa_ctrl_interconnect_to_s00_couplers_ARREADY),
        .S_AXI_arvalid(dpa_ctrl_interconnect_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(dpa_ctrl_interconnect_to_s00_couplers_AWADDR),
        .S_AXI_awprot(dpa_ctrl_interconnect_to_s00_couplers_AWPROT),
        .S_AXI_awready(dpa_ctrl_interconnect_to_s00_couplers_AWREADY),
        .S_AXI_awvalid(dpa_ctrl_interconnect_to_s00_couplers_AWVALID),
        .S_AXI_bready(dpa_ctrl_interconnect_to_s00_couplers_BREADY),
        .S_AXI_bresp(dpa_ctrl_interconnect_to_s00_couplers_BRESP),
        .S_AXI_bvalid(dpa_ctrl_interconnect_to_s00_couplers_BVALID),
        .S_AXI_rdata(dpa_ctrl_interconnect_to_s00_couplers_RDATA),
        .S_AXI_rready(dpa_ctrl_interconnect_to_s00_couplers_RREADY),
        .S_AXI_rresp(dpa_ctrl_interconnect_to_s00_couplers_RRESP),
        .S_AXI_rvalid(dpa_ctrl_interconnect_to_s00_couplers_RVALID),
        .S_AXI_wdata(dpa_ctrl_interconnect_to_s00_couplers_WDATA),
        .S_AXI_wready(dpa_ctrl_interconnect_to_s00_couplers_WREADY),
        .S_AXI_wstrb(dpa_ctrl_interconnect_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(dpa_ctrl_interconnect_to_s00_couplers_WVALID));
  emu_xbar_6 xbar
       (.aclk(dpa_ctrl_interconnect_ACLK_net),
        .aresetn(dpa_ctrl_interconnect_ARESETN_net),
        .m_axi_araddr({xbar_to_m07_couplers_ARADDR,xbar_to_m06_couplers_ARADDR,xbar_to_m05_couplers_ARADDR,xbar_to_m04_couplers_ARADDR,xbar_to_m03_couplers_ARADDR,xbar_to_m02_couplers_ARADDR,xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arprot({xbar_to_m07_couplers_ARPROT,xbar_to_m06_couplers_ARPROT,xbar_to_m05_couplers_ARPROT,xbar_to_m04_couplers_ARPROT,xbar_to_m03_couplers_ARPROT,xbar_to_m02_couplers_ARPROT,xbar_to_m01_couplers_ARPROT,xbar_to_m00_couplers_ARPROT}),
        .m_axi_arready({xbar_to_m07_couplers_ARREADY,xbar_to_m06_couplers_ARREADY,xbar_to_m05_couplers_ARREADY,xbar_to_m04_couplers_ARREADY,xbar_to_m03_couplers_ARREADY,xbar_to_m02_couplers_ARREADY,xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arvalid({xbar_to_m07_couplers_ARVALID,xbar_to_m06_couplers_ARVALID,xbar_to_m05_couplers_ARVALID,xbar_to_m04_couplers_ARVALID,xbar_to_m03_couplers_ARVALID,xbar_to_m02_couplers_ARVALID,xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m07_couplers_AWADDR,xbar_to_m06_couplers_AWADDR,xbar_to_m05_couplers_AWADDR,xbar_to_m04_couplers_AWADDR,xbar_to_m03_couplers_AWADDR,xbar_to_m02_couplers_AWADDR,xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awprot({xbar_to_m07_couplers_AWPROT,xbar_to_m06_couplers_AWPROT,xbar_to_m05_couplers_AWPROT,xbar_to_m04_couplers_AWPROT,xbar_to_m03_couplers_AWPROT,xbar_to_m02_couplers_AWPROT,xbar_to_m01_couplers_AWPROT,xbar_to_m00_couplers_AWPROT}),
        .m_axi_awready({xbar_to_m07_couplers_AWREADY,xbar_to_m06_couplers_AWREADY,xbar_to_m05_couplers_AWREADY,xbar_to_m04_couplers_AWREADY,xbar_to_m03_couplers_AWREADY,xbar_to_m02_couplers_AWREADY,xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awvalid({xbar_to_m07_couplers_AWVALID,xbar_to_m06_couplers_AWVALID,xbar_to_m05_couplers_AWVALID,xbar_to_m04_couplers_AWVALID,xbar_to_m03_couplers_AWVALID,xbar_to_m02_couplers_AWVALID,xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bready({xbar_to_m07_couplers_BREADY,xbar_to_m06_couplers_BREADY,xbar_to_m05_couplers_BREADY,xbar_to_m04_couplers_BREADY,xbar_to_m03_couplers_BREADY,xbar_to_m02_couplers_BREADY,xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m07_couplers_BRESP,xbar_to_m06_couplers_BRESP,xbar_to_m05_couplers_BRESP,xbar_to_m04_couplers_BRESP,xbar_to_m03_couplers_BRESP,xbar_to_m02_couplers_BRESP,xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m07_couplers_BVALID,xbar_to_m06_couplers_BVALID,xbar_to_m05_couplers_BVALID,xbar_to_m04_couplers_BVALID,xbar_to_m03_couplers_BVALID,xbar_to_m02_couplers_BVALID,xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m07_couplers_RDATA,xbar_to_m06_couplers_RDATA,xbar_to_m05_couplers_RDATA,xbar_to_m04_couplers_RDATA,xbar_to_m03_couplers_RDATA,xbar_to_m02_couplers_RDATA,xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rready({xbar_to_m07_couplers_RREADY,xbar_to_m06_couplers_RREADY,xbar_to_m05_couplers_RREADY,xbar_to_m04_couplers_RREADY,xbar_to_m03_couplers_RREADY,xbar_to_m02_couplers_RREADY,xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m07_couplers_RRESP,xbar_to_m06_couplers_RRESP,xbar_to_m05_couplers_RRESP,xbar_to_m04_couplers_RRESP,xbar_to_m03_couplers_RRESP,xbar_to_m02_couplers_RRESP,xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m07_couplers_RVALID,xbar_to_m06_couplers_RVALID,xbar_to_m05_couplers_RVALID,xbar_to_m04_couplers_RVALID,xbar_to_m03_couplers_RVALID,xbar_to_m02_couplers_RVALID,xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m07_couplers_WDATA,xbar_to_m06_couplers_WDATA,xbar_to_m05_couplers_WDATA,xbar_to_m04_couplers_WDATA,xbar_to_m03_couplers_WDATA,xbar_to_m02_couplers_WDATA,xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wready({xbar_to_m07_couplers_WREADY,xbar_to_m06_couplers_WREADY,xbar_to_m05_couplers_WREADY,xbar_to_m04_couplers_WREADY,xbar_to_m03_couplers_WREADY,xbar_to_m02_couplers_WREADY,xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m07_couplers_WSTRB,xbar_to_m06_couplers_WSTRB,xbar_to_m05_couplers_WSTRB,xbar_to_m04_couplers_WSTRB,xbar_to_m03_couplers_WSTRB,xbar_to_m02_couplers_WSTRB,xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m07_couplers_WVALID,xbar_to_m06_couplers_WVALID,xbar_to_m05_couplers_WVALID,xbar_to_m04_couplers_WVALID,xbar_to_m03_couplers_WVALID,xbar_to_m02_couplers_WVALID,xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

module emu_interconnect_axilite_user_0_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [63:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [6:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [6:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [63:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [1:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input [0:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output [0:0]S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input [0:0]S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [1:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input [0:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output [0:0]S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input [0:0]S00_AXI_awvalid;
  output [1:0]S00_AXI_bid;
  input [0:0]S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rid;
  output [0:0]S00_AXI_rlast;
  input [0:0]S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [0:0]S00_AXI_wlast;
  output [0:0]S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wvalid;

  wire M00_ACLK_1;
  wire M00_ARESETN_1;
  wire M01_ACLK_1;
  wire M01_ARESETN_1;
  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire interconnect_axilite_user_0_ACLK_net;
  wire interconnect_axilite_user_0_ARESETN_net;
  wire [63:0]interconnect_axilite_user_0_to_s00_couplers_ARADDR;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_ARBURST;
  wire [3:0]interconnect_axilite_user_0_to_s00_couplers_ARCACHE;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_ARID;
  wire [7:0]interconnect_axilite_user_0_to_s00_couplers_ARLEN;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_ARLOCK;
  wire [2:0]interconnect_axilite_user_0_to_s00_couplers_ARPROT;
  wire [3:0]interconnect_axilite_user_0_to_s00_couplers_ARQOS;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_ARREADY;
  wire [2:0]interconnect_axilite_user_0_to_s00_couplers_ARSIZE;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_ARVALID;
  wire [63:0]interconnect_axilite_user_0_to_s00_couplers_AWADDR;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_AWBURST;
  wire [3:0]interconnect_axilite_user_0_to_s00_couplers_AWCACHE;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_AWID;
  wire [7:0]interconnect_axilite_user_0_to_s00_couplers_AWLEN;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_AWLOCK;
  wire [2:0]interconnect_axilite_user_0_to_s00_couplers_AWPROT;
  wire [3:0]interconnect_axilite_user_0_to_s00_couplers_AWQOS;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_AWREADY;
  wire [2:0]interconnect_axilite_user_0_to_s00_couplers_AWSIZE;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_AWVALID;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_BID;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_BREADY;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_BRESP;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_BVALID;
  wire [31:0]interconnect_axilite_user_0_to_s00_couplers_RDATA;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_RID;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_RLAST;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_RREADY;
  wire [1:0]interconnect_axilite_user_0_to_s00_couplers_RRESP;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_RVALID;
  wire [31:0]interconnect_axilite_user_0_to_s00_couplers_WDATA;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_WLAST;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_WREADY;
  wire [3:0]interconnect_axilite_user_0_to_s00_couplers_WSTRB;
  wire [0:0]interconnect_axilite_user_0_to_s00_couplers_WVALID;
  wire [63:0]m00_couplers_to_interconnect_axilite_user_0_ARADDR;
  wire [2:0]m00_couplers_to_interconnect_axilite_user_0_ARPROT;
  wire m00_couplers_to_interconnect_axilite_user_0_ARREADY;
  wire m00_couplers_to_interconnect_axilite_user_0_ARVALID;
  wire [63:0]m00_couplers_to_interconnect_axilite_user_0_AWADDR;
  wire [2:0]m00_couplers_to_interconnect_axilite_user_0_AWPROT;
  wire m00_couplers_to_interconnect_axilite_user_0_AWREADY;
  wire m00_couplers_to_interconnect_axilite_user_0_AWVALID;
  wire m00_couplers_to_interconnect_axilite_user_0_BREADY;
  wire [1:0]m00_couplers_to_interconnect_axilite_user_0_BRESP;
  wire m00_couplers_to_interconnect_axilite_user_0_BVALID;
  wire [31:0]m00_couplers_to_interconnect_axilite_user_0_RDATA;
  wire m00_couplers_to_interconnect_axilite_user_0_RREADY;
  wire [1:0]m00_couplers_to_interconnect_axilite_user_0_RRESP;
  wire m00_couplers_to_interconnect_axilite_user_0_RVALID;
  wire [31:0]m00_couplers_to_interconnect_axilite_user_0_WDATA;
  wire m00_couplers_to_interconnect_axilite_user_0_WREADY;
  wire [3:0]m00_couplers_to_interconnect_axilite_user_0_WSTRB;
  wire m00_couplers_to_interconnect_axilite_user_0_WVALID;
  wire [6:0]m01_couplers_to_interconnect_axilite_user_0_ARADDR;
  wire [2:0]m01_couplers_to_interconnect_axilite_user_0_ARPROT;
  wire m01_couplers_to_interconnect_axilite_user_0_ARREADY;
  wire m01_couplers_to_interconnect_axilite_user_0_ARVALID;
  wire [6:0]m01_couplers_to_interconnect_axilite_user_0_AWADDR;
  wire [2:0]m01_couplers_to_interconnect_axilite_user_0_AWPROT;
  wire m01_couplers_to_interconnect_axilite_user_0_AWREADY;
  wire m01_couplers_to_interconnect_axilite_user_0_AWVALID;
  wire m01_couplers_to_interconnect_axilite_user_0_BREADY;
  wire [1:0]m01_couplers_to_interconnect_axilite_user_0_BRESP;
  wire m01_couplers_to_interconnect_axilite_user_0_BVALID;
  wire [31:0]m01_couplers_to_interconnect_axilite_user_0_RDATA;
  wire m01_couplers_to_interconnect_axilite_user_0_RREADY;
  wire [1:0]m01_couplers_to_interconnect_axilite_user_0_RRESP;
  wire m01_couplers_to_interconnect_axilite_user_0_RVALID;
  wire [31:0]m01_couplers_to_interconnect_axilite_user_0_WDATA;
  wire m01_couplers_to_interconnect_axilite_user_0_WREADY;
  wire [3:0]m01_couplers_to_interconnect_axilite_user_0_WSTRB;
  wire m01_couplers_to_interconnect_axilite_user_0_WVALID;
  wire [63:0]s00_couplers_to_xbar_ARADDR;
  wire [1:0]s00_couplers_to_xbar_ARBURST;
  wire [3:0]s00_couplers_to_xbar_ARCACHE;
  wire [1:0]s00_couplers_to_xbar_ARID;
  wire [7:0]s00_couplers_to_xbar_ARLEN;
  wire [0:0]s00_couplers_to_xbar_ARLOCK;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [3:0]s00_couplers_to_xbar_ARQOS;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire [2:0]s00_couplers_to_xbar_ARSIZE;
  wire [0:0]s00_couplers_to_xbar_ARVALID;
  wire [63:0]s00_couplers_to_xbar_AWADDR;
  wire [1:0]s00_couplers_to_xbar_AWBURST;
  wire [3:0]s00_couplers_to_xbar_AWCACHE;
  wire [1:0]s00_couplers_to_xbar_AWID;
  wire [7:0]s00_couplers_to_xbar_AWLEN;
  wire [0:0]s00_couplers_to_xbar_AWLOCK;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [3:0]s00_couplers_to_xbar_AWQOS;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire [2:0]s00_couplers_to_xbar_AWSIZE;
  wire [0:0]s00_couplers_to_xbar_AWVALID;
  wire [1:0]s00_couplers_to_xbar_BID;
  wire [0:0]s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire [1:0]s00_couplers_to_xbar_RID;
  wire [0:0]s00_couplers_to_xbar_RLAST;
  wire [0:0]s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WLAST;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire [0:0]s00_couplers_to_xbar_WVALID;
  wire [63:0]xbar_to_m00_couplers_ARADDR;
  wire [1:0]xbar_to_m00_couplers_ARBURST;
  wire [3:0]xbar_to_m00_couplers_ARCACHE;
  wire [1:0]xbar_to_m00_couplers_ARID;
  wire [7:0]xbar_to_m00_couplers_ARLEN;
  wire [0:0]xbar_to_m00_couplers_ARLOCK;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire [3:0]xbar_to_m00_couplers_ARQOS;
  wire xbar_to_m00_couplers_ARREADY;
  wire [3:0]xbar_to_m00_couplers_ARREGION;
  wire [2:0]xbar_to_m00_couplers_ARSIZE;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [63:0]xbar_to_m00_couplers_AWADDR;
  wire [1:0]xbar_to_m00_couplers_AWBURST;
  wire [3:0]xbar_to_m00_couplers_AWCACHE;
  wire [1:0]xbar_to_m00_couplers_AWID;
  wire [7:0]xbar_to_m00_couplers_AWLEN;
  wire [0:0]xbar_to_m00_couplers_AWLOCK;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire [3:0]xbar_to_m00_couplers_AWQOS;
  wire xbar_to_m00_couplers_AWREADY;
  wire [3:0]xbar_to_m00_couplers_AWREGION;
  wire [2:0]xbar_to_m00_couplers_AWSIZE;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [1:0]xbar_to_m00_couplers_BID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [1:0]xbar_to_m00_couplers_RID;
  wire xbar_to_m00_couplers_RLAST;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WLAST;
  wire xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [127:64]xbar_to_m01_couplers_ARADDR;
  wire [3:2]xbar_to_m01_couplers_ARBURST;
  wire [7:4]xbar_to_m01_couplers_ARCACHE;
  wire [3:2]xbar_to_m01_couplers_ARID;
  wire [15:8]xbar_to_m01_couplers_ARLEN;
  wire [1:1]xbar_to_m01_couplers_ARLOCK;
  wire [5:3]xbar_to_m01_couplers_ARPROT;
  wire [7:4]xbar_to_m01_couplers_ARQOS;
  wire xbar_to_m01_couplers_ARREADY;
  wire [7:4]xbar_to_m01_couplers_ARREGION;
  wire [5:3]xbar_to_m01_couplers_ARSIZE;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [127:64]xbar_to_m01_couplers_AWADDR;
  wire [3:2]xbar_to_m01_couplers_AWBURST;
  wire [7:4]xbar_to_m01_couplers_AWCACHE;
  wire [3:2]xbar_to_m01_couplers_AWID;
  wire [15:8]xbar_to_m01_couplers_AWLEN;
  wire [1:1]xbar_to_m01_couplers_AWLOCK;
  wire [5:3]xbar_to_m01_couplers_AWPROT;
  wire [7:4]xbar_to_m01_couplers_AWQOS;
  wire xbar_to_m01_couplers_AWREADY;
  wire [7:4]xbar_to_m01_couplers_AWREGION;
  wire [5:3]xbar_to_m01_couplers_AWSIZE;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:0]xbar_to_m01_couplers_BID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:0]xbar_to_m01_couplers_RID;
  wire xbar_to_m01_couplers_RLAST;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire [1:1]xbar_to_m01_couplers_WLAST;
  wire xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;

  assign M00_ACLK_1 = M00_ACLK;
  assign M00_ARESETN_1 = M00_ARESETN;
  assign M00_AXI_araddr[63:0] = m00_couplers_to_interconnect_axilite_user_0_ARADDR;
  assign M00_AXI_arprot[2:0] = m00_couplers_to_interconnect_axilite_user_0_ARPROT;
  assign M00_AXI_arvalid = m00_couplers_to_interconnect_axilite_user_0_ARVALID;
  assign M00_AXI_awaddr[63:0] = m00_couplers_to_interconnect_axilite_user_0_AWADDR;
  assign M00_AXI_awprot[2:0] = m00_couplers_to_interconnect_axilite_user_0_AWPROT;
  assign M00_AXI_awvalid = m00_couplers_to_interconnect_axilite_user_0_AWVALID;
  assign M00_AXI_bready = m00_couplers_to_interconnect_axilite_user_0_BREADY;
  assign M00_AXI_rready = m00_couplers_to_interconnect_axilite_user_0_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_interconnect_axilite_user_0_WDATA;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_interconnect_axilite_user_0_WSTRB;
  assign M00_AXI_wvalid = m00_couplers_to_interconnect_axilite_user_0_WVALID;
  assign M01_ACLK_1 = M01_ACLK;
  assign M01_ARESETN_1 = M01_ARESETN;
  assign M01_AXI_araddr[6:0] = m01_couplers_to_interconnect_axilite_user_0_ARADDR;
  assign M01_AXI_arprot[2:0] = m01_couplers_to_interconnect_axilite_user_0_ARPROT;
  assign M01_AXI_arvalid = m01_couplers_to_interconnect_axilite_user_0_ARVALID;
  assign M01_AXI_awaddr[6:0] = m01_couplers_to_interconnect_axilite_user_0_AWADDR;
  assign M01_AXI_awprot[2:0] = m01_couplers_to_interconnect_axilite_user_0_AWPROT;
  assign M01_AXI_awvalid = m01_couplers_to_interconnect_axilite_user_0_AWVALID;
  assign M01_AXI_bready = m01_couplers_to_interconnect_axilite_user_0_BREADY;
  assign M01_AXI_rready = m01_couplers_to_interconnect_axilite_user_0_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_interconnect_axilite_user_0_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_interconnect_axilite_user_0_WSTRB;
  assign M01_AXI_wvalid = m01_couplers_to_interconnect_axilite_user_0_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_arready[0] = interconnect_axilite_user_0_to_s00_couplers_ARREADY;
  assign S00_AXI_awready[0] = interconnect_axilite_user_0_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[1:0] = interconnect_axilite_user_0_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = interconnect_axilite_user_0_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid[0] = interconnect_axilite_user_0_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = interconnect_axilite_user_0_to_s00_couplers_RDATA;
  assign S00_AXI_rid[1:0] = interconnect_axilite_user_0_to_s00_couplers_RID;
  assign S00_AXI_rlast[0] = interconnect_axilite_user_0_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = interconnect_axilite_user_0_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid[0] = interconnect_axilite_user_0_to_s00_couplers_RVALID;
  assign S00_AXI_wready[0] = interconnect_axilite_user_0_to_s00_couplers_WREADY;
  assign interconnect_axilite_user_0_ACLK_net = ACLK;
  assign interconnect_axilite_user_0_ARESETN_net = ARESETN;
  assign interconnect_axilite_user_0_to_s00_couplers_ARADDR = S00_AXI_araddr[63:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARID = S00_AXI_arid[1:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARLEN = S00_AXI_arlen[7:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARLOCK = S00_AXI_arlock[0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign interconnect_axilite_user_0_to_s00_couplers_ARVALID = S00_AXI_arvalid[0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWADDR = S00_AXI_awaddr[63:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWID = S00_AXI_awid[1:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWLEN = S00_AXI_awlen[7:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWLOCK = S00_AXI_awlock[0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign interconnect_axilite_user_0_to_s00_couplers_AWVALID = S00_AXI_awvalid[0];
  assign interconnect_axilite_user_0_to_s00_couplers_BREADY = S00_AXI_bready[0];
  assign interconnect_axilite_user_0_to_s00_couplers_RREADY = S00_AXI_rready[0];
  assign interconnect_axilite_user_0_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign interconnect_axilite_user_0_to_s00_couplers_WLAST = S00_AXI_wlast[0];
  assign interconnect_axilite_user_0_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign interconnect_axilite_user_0_to_s00_couplers_WVALID = S00_AXI_wvalid[0];
  assign m00_couplers_to_interconnect_axilite_user_0_ARREADY = M00_AXI_arready;
  assign m00_couplers_to_interconnect_axilite_user_0_AWREADY = M00_AXI_awready;
  assign m00_couplers_to_interconnect_axilite_user_0_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_interconnect_axilite_user_0_BVALID = M00_AXI_bvalid;
  assign m00_couplers_to_interconnect_axilite_user_0_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_interconnect_axilite_user_0_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_interconnect_axilite_user_0_RVALID = M00_AXI_rvalid;
  assign m00_couplers_to_interconnect_axilite_user_0_WREADY = M00_AXI_wready;
  assign m01_couplers_to_interconnect_axilite_user_0_ARREADY = M01_AXI_arready;
  assign m01_couplers_to_interconnect_axilite_user_0_AWREADY = M01_AXI_awready;
  assign m01_couplers_to_interconnect_axilite_user_0_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_interconnect_axilite_user_0_BVALID = M01_AXI_bvalid;
  assign m01_couplers_to_interconnect_axilite_user_0_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_interconnect_axilite_user_0_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_interconnect_axilite_user_0_RVALID = M01_AXI_rvalid;
  assign m01_couplers_to_interconnect_axilite_user_0_WREADY = M01_AXI_wready;
  m00_couplers_imp_1A91X40 m00_couplers
       (.M_ACLK(M00_ACLK_1),
        .M_ARESETN(M00_ARESETN_1),
        .M_AXI_araddr(m00_couplers_to_interconnect_axilite_user_0_ARADDR),
        .M_AXI_arprot(m00_couplers_to_interconnect_axilite_user_0_ARPROT),
        .M_AXI_arready(m00_couplers_to_interconnect_axilite_user_0_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_interconnect_axilite_user_0_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_interconnect_axilite_user_0_AWADDR),
        .M_AXI_awprot(m00_couplers_to_interconnect_axilite_user_0_AWPROT),
        .M_AXI_awready(m00_couplers_to_interconnect_axilite_user_0_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_interconnect_axilite_user_0_AWVALID),
        .M_AXI_bready(m00_couplers_to_interconnect_axilite_user_0_BREADY),
        .M_AXI_bresp(m00_couplers_to_interconnect_axilite_user_0_BRESP),
        .M_AXI_bvalid(m00_couplers_to_interconnect_axilite_user_0_BVALID),
        .M_AXI_rdata(m00_couplers_to_interconnect_axilite_user_0_RDATA),
        .M_AXI_rready(m00_couplers_to_interconnect_axilite_user_0_RREADY),
        .M_AXI_rresp(m00_couplers_to_interconnect_axilite_user_0_RRESP),
        .M_AXI_rvalid(m00_couplers_to_interconnect_axilite_user_0_RVALID),
        .M_AXI_wdata(m00_couplers_to_interconnect_axilite_user_0_WDATA),
        .M_AXI_wready(m00_couplers_to_interconnect_axilite_user_0_WREADY),
        .M_AXI_wstrb(m00_couplers_to_interconnect_axilite_user_0_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_interconnect_axilite_user_0_WVALID),
        .S_ACLK(interconnect_axilite_user_0_ACLK_net),
        .S_ARESETN(interconnect_axilite_user_0_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m00_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m00_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m00_couplers_ARID),
        .S_AXI_arlen(xbar_to_m00_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m00_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m00_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m00_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m00_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m00_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m00_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m00_couplers_AWID),
        .S_AXI_awlen(xbar_to_m00_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m00_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m00_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m00_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m00_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m00_couplers_BID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rid(xbar_to_m00_couplers_RID),
        .S_AXI_rlast(xbar_to_m00_couplers_RLAST),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m00_couplers_WLAST),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_Y65RAD m01_couplers
       (.M_ACLK(M01_ACLK_1),
        .M_ARESETN(M01_ARESETN_1),
        .M_AXI_araddr(m01_couplers_to_interconnect_axilite_user_0_ARADDR),
        .M_AXI_arprot(m01_couplers_to_interconnect_axilite_user_0_ARPROT),
        .M_AXI_arready(m01_couplers_to_interconnect_axilite_user_0_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_interconnect_axilite_user_0_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_interconnect_axilite_user_0_AWADDR),
        .M_AXI_awprot(m01_couplers_to_interconnect_axilite_user_0_AWPROT),
        .M_AXI_awready(m01_couplers_to_interconnect_axilite_user_0_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_interconnect_axilite_user_0_AWVALID),
        .M_AXI_bready(m01_couplers_to_interconnect_axilite_user_0_BREADY),
        .M_AXI_bresp(m01_couplers_to_interconnect_axilite_user_0_BRESP),
        .M_AXI_bvalid(m01_couplers_to_interconnect_axilite_user_0_BVALID),
        .M_AXI_rdata(m01_couplers_to_interconnect_axilite_user_0_RDATA),
        .M_AXI_rready(m01_couplers_to_interconnect_axilite_user_0_RREADY),
        .M_AXI_rresp(m01_couplers_to_interconnect_axilite_user_0_RRESP),
        .M_AXI_rvalid(m01_couplers_to_interconnect_axilite_user_0_RVALID),
        .M_AXI_wdata(m01_couplers_to_interconnect_axilite_user_0_WDATA),
        .M_AXI_wready(m01_couplers_to_interconnect_axilite_user_0_WREADY),
        .M_AXI_wstrb(m01_couplers_to_interconnect_axilite_user_0_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_interconnect_axilite_user_0_WVALID),
        .S_ACLK(interconnect_axilite_user_0_ACLK_net),
        .S_ARESETN(interconnect_axilite_user_0_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m01_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m01_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m01_couplers_ARID),
        .S_AXI_arlen(xbar_to_m01_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m01_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m01_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m01_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m01_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m01_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m01_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m01_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m01_couplers_AWID),
        .S_AXI_awlen(xbar_to_m01_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m01_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m01_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m01_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m01_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m01_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m01_couplers_BID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rid(xbar_to_m01_couplers_RID),
        .S_AXI_rlast(xbar_to_m01_couplers_RLAST),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m01_couplers_WLAST),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  s00_couplers_imp_4C40YI s00_couplers
       (.M_ACLK(interconnect_axilite_user_0_ACLK_net),
        .M_ARESETN(interconnect_axilite_user_0_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s00_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s00_couplers_to_xbar_ARCACHE),
        .M_AXI_arid(s00_couplers_to_xbar_ARID),
        .M_AXI_arlen(s00_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s00_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s00_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s00_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s00_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s00_couplers_to_xbar_AWCACHE),
        .M_AXI_awid(s00_couplers_to_xbar_AWID),
        .M_AXI_awlen(s00_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s00_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s00_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s00_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bid(s00_couplers_to_xbar_BID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rid(s00_couplers_to_xbar_RID),
        .M_AXI_rlast(s00_couplers_to_xbar_RLAST),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s00_couplers_to_xbar_WLAST),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(interconnect_axilite_user_0_to_s00_couplers_ARADDR),
        .S_AXI_arburst(interconnect_axilite_user_0_to_s00_couplers_ARBURST),
        .S_AXI_arcache(interconnect_axilite_user_0_to_s00_couplers_ARCACHE),
        .S_AXI_arid(interconnect_axilite_user_0_to_s00_couplers_ARID),
        .S_AXI_arlen(interconnect_axilite_user_0_to_s00_couplers_ARLEN),
        .S_AXI_arlock(interconnect_axilite_user_0_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(interconnect_axilite_user_0_to_s00_couplers_ARPROT),
        .S_AXI_arqos(interconnect_axilite_user_0_to_s00_couplers_ARQOS),
        .S_AXI_arready(interconnect_axilite_user_0_to_s00_couplers_ARREADY),
        .S_AXI_arsize(interconnect_axilite_user_0_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(interconnect_axilite_user_0_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(interconnect_axilite_user_0_to_s00_couplers_AWADDR),
        .S_AXI_awburst(interconnect_axilite_user_0_to_s00_couplers_AWBURST),
        .S_AXI_awcache(interconnect_axilite_user_0_to_s00_couplers_AWCACHE),
        .S_AXI_awid(interconnect_axilite_user_0_to_s00_couplers_AWID),
        .S_AXI_awlen(interconnect_axilite_user_0_to_s00_couplers_AWLEN),
        .S_AXI_awlock(interconnect_axilite_user_0_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(interconnect_axilite_user_0_to_s00_couplers_AWPROT),
        .S_AXI_awqos(interconnect_axilite_user_0_to_s00_couplers_AWQOS),
        .S_AXI_awready(interconnect_axilite_user_0_to_s00_couplers_AWREADY),
        .S_AXI_awsize(interconnect_axilite_user_0_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(interconnect_axilite_user_0_to_s00_couplers_AWVALID),
        .S_AXI_bid(interconnect_axilite_user_0_to_s00_couplers_BID),
        .S_AXI_bready(interconnect_axilite_user_0_to_s00_couplers_BREADY),
        .S_AXI_bresp(interconnect_axilite_user_0_to_s00_couplers_BRESP),
        .S_AXI_bvalid(interconnect_axilite_user_0_to_s00_couplers_BVALID),
        .S_AXI_rdata(interconnect_axilite_user_0_to_s00_couplers_RDATA),
        .S_AXI_rid(interconnect_axilite_user_0_to_s00_couplers_RID),
        .S_AXI_rlast(interconnect_axilite_user_0_to_s00_couplers_RLAST),
        .S_AXI_rready(interconnect_axilite_user_0_to_s00_couplers_RREADY),
        .S_AXI_rresp(interconnect_axilite_user_0_to_s00_couplers_RRESP),
        .S_AXI_rvalid(interconnect_axilite_user_0_to_s00_couplers_RVALID),
        .S_AXI_wdata(interconnect_axilite_user_0_to_s00_couplers_WDATA),
        .S_AXI_wlast(interconnect_axilite_user_0_to_s00_couplers_WLAST),
        .S_AXI_wready(interconnect_axilite_user_0_to_s00_couplers_WREADY),
        .S_AXI_wstrb(interconnect_axilite_user_0_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(interconnect_axilite_user_0_to_s00_couplers_WVALID));
  emu_xbar_4 xbar
       (.aclk(interconnect_axilite_user_0_ACLK_net),
        .aresetn(interconnect_axilite_user_0_ARESETN_net),
        .m_axi_araddr({xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arburst({xbar_to_m01_couplers_ARBURST,xbar_to_m00_couplers_ARBURST}),
        .m_axi_arcache({xbar_to_m01_couplers_ARCACHE,xbar_to_m00_couplers_ARCACHE}),
        .m_axi_arid({xbar_to_m01_couplers_ARID,xbar_to_m00_couplers_ARID}),
        .m_axi_arlen({xbar_to_m01_couplers_ARLEN,xbar_to_m00_couplers_ARLEN}),
        .m_axi_arlock({xbar_to_m01_couplers_ARLOCK,xbar_to_m00_couplers_ARLOCK}),
        .m_axi_arprot({xbar_to_m01_couplers_ARPROT,xbar_to_m00_couplers_ARPROT}),
        .m_axi_arqos({xbar_to_m01_couplers_ARQOS,xbar_to_m00_couplers_ARQOS}),
        .m_axi_arready({xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arregion({xbar_to_m01_couplers_ARREGION,xbar_to_m00_couplers_ARREGION}),
        .m_axi_arsize({xbar_to_m01_couplers_ARSIZE,xbar_to_m00_couplers_ARSIZE}),
        .m_axi_arvalid({xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awburst({xbar_to_m01_couplers_AWBURST,xbar_to_m00_couplers_AWBURST}),
        .m_axi_awcache({xbar_to_m01_couplers_AWCACHE,xbar_to_m00_couplers_AWCACHE}),
        .m_axi_awid({xbar_to_m01_couplers_AWID,xbar_to_m00_couplers_AWID}),
        .m_axi_awlen({xbar_to_m01_couplers_AWLEN,xbar_to_m00_couplers_AWLEN}),
        .m_axi_awlock({xbar_to_m01_couplers_AWLOCK,xbar_to_m00_couplers_AWLOCK}),
        .m_axi_awprot({xbar_to_m01_couplers_AWPROT,xbar_to_m00_couplers_AWPROT}),
        .m_axi_awqos({xbar_to_m01_couplers_AWQOS,xbar_to_m00_couplers_AWQOS}),
        .m_axi_awready({xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awregion({xbar_to_m01_couplers_AWREGION,xbar_to_m00_couplers_AWREGION}),
        .m_axi_awsize({xbar_to_m01_couplers_AWSIZE,xbar_to_m00_couplers_AWSIZE}),
        .m_axi_awvalid({xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bid({xbar_to_m01_couplers_BID,xbar_to_m00_couplers_BID}),
        .m_axi_bready({xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rid({xbar_to_m01_couplers_RID,xbar_to_m00_couplers_RID}),
        .m_axi_rlast({xbar_to_m01_couplers_RLAST,xbar_to_m00_couplers_RLAST}),
        .m_axi_rready({xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wlast({xbar_to_m01_couplers_WLAST,xbar_to_m00_couplers_WLAST}),
        .m_axi_wready({xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arburst(s00_couplers_to_xbar_ARBURST),
        .s_axi_arcache(s00_couplers_to_xbar_ARCACHE),
        .s_axi_arid(s00_couplers_to_xbar_ARID),
        .s_axi_arlen(s00_couplers_to_xbar_ARLEN),
        .s_axi_arlock(s00_couplers_to_xbar_ARLOCK),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arqos(s00_couplers_to_xbar_ARQOS),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arsize(s00_couplers_to_xbar_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awburst(s00_couplers_to_xbar_AWBURST),
        .s_axi_awcache(s00_couplers_to_xbar_AWCACHE),
        .s_axi_awid(s00_couplers_to_xbar_AWID),
        .s_axi_awlen(s00_couplers_to_xbar_AWLEN),
        .s_axi_awlock(s00_couplers_to_xbar_AWLOCK),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awqos(s00_couplers_to_xbar_AWQOS),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awsize(s00_couplers_to_xbar_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bid(s00_couplers_to_xbar_BID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rid(s00_couplers_to_xbar_RID),
        .s_axi_rlast(s00_couplers_to_xbar_RLAST),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wlast(s00_couplers_to_xbar_WLAST),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

module emu_interconnect_axilite_user_1_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [63:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [63:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire interconnect_axilite_user_1_ACLK_net;
  wire interconnect_axilite_user_1_ARESETN_net;
  wire [63:0]interconnect_axilite_user_1_to_s00_couplers_ARADDR;
  wire [2:0]interconnect_axilite_user_1_to_s00_couplers_ARPROT;
  wire interconnect_axilite_user_1_to_s00_couplers_ARREADY;
  wire interconnect_axilite_user_1_to_s00_couplers_ARVALID;
  wire [63:0]interconnect_axilite_user_1_to_s00_couplers_AWADDR;
  wire [2:0]interconnect_axilite_user_1_to_s00_couplers_AWPROT;
  wire interconnect_axilite_user_1_to_s00_couplers_AWREADY;
  wire interconnect_axilite_user_1_to_s00_couplers_AWVALID;
  wire interconnect_axilite_user_1_to_s00_couplers_BREADY;
  wire [1:0]interconnect_axilite_user_1_to_s00_couplers_BRESP;
  wire interconnect_axilite_user_1_to_s00_couplers_BVALID;
  wire [31:0]interconnect_axilite_user_1_to_s00_couplers_RDATA;
  wire interconnect_axilite_user_1_to_s00_couplers_RREADY;
  wire [1:0]interconnect_axilite_user_1_to_s00_couplers_RRESP;
  wire interconnect_axilite_user_1_to_s00_couplers_RVALID;
  wire [31:0]interconnect_axilite_user_1_to_s00_couplers_WDATA;
  wire interconnect_axilite_user_1_to_s00_couplers_WREADY;
  wire [3:0]interconnect_axilite_user_1_to_s00_couplers_WSTRB;
  wire interconnect_axilite_user_1_to_s00_couplers_WVALID;
  wire [63:0]s00_couplers_to_interconnect_axilite_user_1_ARADDR;
  wire [2:0]s00_couplers_to_interconnect_axilite_user_1_ARPROT;
  wire s00_couplers_to_interconnect_axilite_user_1_ARREADY;
  wire s00_couplers_to_interconnect_axilite_user_1_ARVALID;
  wire [63:0]s00_couplers_to_interconnect_axilite_user_1_AWADDR;
  wire [2:0]s00_couplers_to_interconnect_axilite_user_1_AWPROT;
  wire s00_couplers_to_interconnect_axilite_user_1_AWREADY;
  wire s00_couplers_to_interconnect_axilite_user_1_AWVALID;
  wire s00_couplers_to_interconnect_axilite_user_1_BREADY;
  wire [1:0]s00_couplers_to_interconnect_axilite_user_1_BRESP;
  wire s00_couplers_to_interconnect_axilite_user_1_BVALID;
  wire [31:0]s00_couplers_to_interconnect_axilite_user_1_RDATA;
  wire s00_couplers_to_interconnect_axilite_user_1_RREADY;
  wire [1:0]s00_couplers_to_interconnect_axilite_user_1_RRESP;
  wire s00_couplers_to_interconnect_axilite_user_1_RVALID;
  wire [31:0]s00_couplers_to_interconnect_axilite_user_1_WDATA;
  wire s00_couplers_to_interconnect_axilite_user_1_WREADY;
  wire [3:0]s00_couplers_to_interconnect_axilite_user_1_WSTRB;
  wire s00_couplers_to_interconnect_axilite_user_1_WVALID;

  assign M00_AXI_araddr[63:0] = s00_couplers_to_interconnect_axilite_user_1_ARADDR;
  assign M00_AXI_arprot[2:0] = s00_couplers_to_interconnect_axilite_user_1_ARPROT;
  assign M00_AXI_arvalid = s00_couplers_to_interconnect_axilite_user_1_ARVALID;
  assign M00_AXI_awaddr[63:0] = s00_couplers_to_interconnect_axilite_user_1_AWADDR;
  assign M00_AXI_awprot[2:0] = s00_couplers_to_interconnect_axilite_user_1_AWPROT;
  assign M00_AXI_awvalid = s00_couplers_to_interconnect_axilite_user_1_AWVALID;
  assign M00_AXI_bready = s00_couplers_to_interconnect_axilite_user_1_BREADY;
  assign M00_AXI_rready = s00_couplers_to_interconnect_axilite_user_1_RREADY;
  assign M00_AXI_wdata[31:0] = s00_couplers_to_interconnect_axilite_user_1_WDATA;
  assign M00_AXI_wstrb[3:0] = s00_couplers_to_interconnect_axilite_user_1_WSTRB;
  assign M00_AXI_wvalid = s00_couplers_to_interconnect_axilite_user_1_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_arready = interconnect_axilite_user_1_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = interconnect_axilite_user_1_to_s00_couplers_AWREADY;
  assign S00_AXI_bresp[1:0] = interconnect_axilite_user_1_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = interconnect_axilite_user_1_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = interconnect_axilite_user_1_to_s00_couplers_RDATA;
  assign S00_AXI_rresp[1:0] = interconnect_axilite_user_1_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = interconnect_axilite_user_1_to_s00_couplers_RVALID;
  assign S00_AXI_wready = interconnect_axilite_user_1_to_s00_couplers_WREADY;
  assign interconnect_axilite_user_1_ACLK_net = M00_ACLK;
  assign interconnect_axilite_user_1_ARESETN_net = M00_ARESETN;
  assign interconnect_axilite_user_1_to_s00_couplers_ARADDR = S00_AXI_araddr[63:0];
  assign interconnect_axilite_user_1_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign interconnect_axilite_user_1_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign interconnect_axilite_user_1_to_s00_couplers_AWADDR = S00_AXI_awaddr[63:0];
  assign interconnect_axilite_user_1_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign interconnect_axilite_user_1_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign interconnect_axilite_user_1_to_s00_couplers_BREADY = S00_AXI_bready;
  assign interconnect_axilite_user_1_to_s00_couplers_RREADY = S00_AXI_rready;
  assign interconnect_axilite_user_1_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign interconnect_axilite_user_1_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign interconnect_axilite_user_1_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign s00_couplers_to_interconnect_axilite_user_1_ARREADY = M00_AXI_arready;
  assign s00_couplers_to_interconnect_axilite_user_1_AWREADY = M00_AXI_awready;
  assign s00_couplers_to_interconnect_axilite_user_1_BRESP = M00_AXI_bresp[1:0];
  assign s00_couplers_to_interconnect_axilite_user_1_BVALID = M00_AXI_bvalid;
  assign s00_couplers_to_interconnect_axilite_user_1_RDATA = M00_AXI_rdata[31:0];
  assign s00_couplers_to_interconnect_axilite_user_1_RRESP = M00_AXI_rresp[1:0];
  assign s00_couplers_to_interconnect_axilite_user_1_RVALID = M00_AXI_rvalid;
  assign s00_couplers_to_interconnect_axilite_user_1_WREADY = M00_AXI_wready;
  s00_couplers_imp_C34YJ9 s00_couplers
       (.M_ACLK(interconnect_axilite_user_1_ACLK_net),
        .M_ARESETN(interconnect_axilite_user_1_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_interconnect_axilite_user_1_ARADDR),
        .M_AXI_arprot(s00_couplers_to_interconnect_axilite_user_1_ARPROT),
        .M_AXI_arready(s00_couplers_to_interconnect_axilite_user_1_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_interconnect_axilite_user_1_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_interconnect_axilite_user_1_AWADDR),
        .M_AXI_awprot(s00_couplers_to_interconnect_axilite_user_1_AWPROT),
        .M_AXI_awready(s00_couplers_to_interconnect_axilite_user_1_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_interconnect_axilite_user_1_AWVALID),
        .M_AXI_bready(s00_couplers_to_interconnect_axilite_user_1_BREADY),
        .M_AXI_bresp(s00_couplers_to_interconnect_axilite_user_1_BRESP),
        .M_AXI_bvalid(s00_couplers_to_interconnect_axilite_user_1_BVALID),
        .M_AXI_rdata(s00_couplers_to_interconnect_axilite_user_1_RDATA),
        .M_AXI_rready(s00_couplers_to_interconnect_axilite_user_1_RREADY),
        .M_AXI_rresp(s00_couplers_to_interconnect_axilite_user_1_RRESP),
        .M_AXI_rvalid(s00_couplers_to_interconnect_axilite_user_1_RVALID),
        .M_AXI_wdata(s00_couplers_to_interconnect_axilite_user_1_WDATA),
        .M_AXI_wready(s00_couplers_to_interconnect_axilite_user_1_WREADY),
        .M_AXI_wstrb(s00_couplers_to_interconnect_axilite_user_1_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_interconnect_axilite_user_1_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(interconnect_axilite_user_1_to_s00_couplers_ARADDR),
        .S_AXI_arprot(interconnect_axilite_user_1_to_s00_couplers_ARPROT),
        .S_AXI_arready(interconnect_axilite_user_1_to_s00_couplers_ARREADY),
        .S_AXI_arvalid(interconnect_axilite_user_1_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(interconnect_axilite_user_1_to_s00_couplers_AWADDR),
        .S_AXI_awprot(interconnect_axilite_user_1_to_s00_couplers_AWPROT),
        .S_AXI_awready(interconnect_axilite_user_1_to_s00_couplers_AWREADY),
        .S_AXI_awvalid(interconnect_axilite_user_1_to_s00_couplers_AWVALID),
        .S_AXI_bready(interconnect_axilite_user_1_to_s00_couplers_BREADY),
        .S_AXI_bresp(interconnect_axilite_user_1_to_s00_couplers_BRESP),
        .S_AXI_bvalid(interconnect_axilite_user_1_to_s00_couplers_BVALID),
        .S_AXI_rdata(interconnect_axilite_user_1_to_s00_couplers_RDATA),
        .S_AXI_rready(interconnect_axilite_user_1_to_s00_couplers_RREADY),
        .S_AXI_rresp(interconnect_axilite_user_1_to_s00_couplers_RRESP),
        .S_AXI_rvalid(interconnect_axilite_user_1_to_s00_couplers_RVALID),
        .S_AXI_wdata(interconnect_axilite_user_1_to_s00_couplers_WDATA),
        .S_AXI_wready(interconnect_axilite_user_1_to_s00_couplers_WREADY),
        .S_AXI_wstrb(interconnect_axilite_user_1_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(interconnect_axilite_user_1_to_s00_couplers_WVALID));
endmodule

module emu_interconnect_axilite_user_2_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [63:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [63:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire interconnect_axilite_user_2_ACLK_net;
  wire interconnect_axilite_user_2_ARESETN_net;
  wire [63:0]interconnect_axilite_user_2_to_s00_couplers_ARADDR;
  wire [2:0]interconnect_axilite_user_2_to_s00_couplers_ARPROT;
  wire interconnect_axilite_user_2_to_s00_couplers_ARREADY;
  wire interconnect_axilite_user_2_to_s00_couplers_ARVALID;
  wire [63:0]interconnect_axilite_user_2_to_s00_couplers_AWADDR;
  wire [2:0]interconnect_axilite_user_2_to_s00_couplers_AWPROT;
  wire interconnect_axilite_user_2_to_s00_couplers_AWREADY;
  wire interconnect_axilite_user_2_to_s00_couplers_AWVALID;
  wire interconnect_axilite_user_2_to_s00_couplers_BREADY;
  wire [1:0]interconnect_axilite_user_2_to_s00_couplers_BRESP;
  wire interconnect_axilite_user_2_to_s00_couplers_BVALID;
  wire [31:0]interconnect_axilite_user_2_to_s00_couplers_RDATA;
  wire interconnect_axilite_user_2_to_s00_couplers_RREADY;
  wire [1:0]interconnect_axilite_user_2_to_s00_couplers_RRESP;
  wire interconnect_axilite_user_2_to_s00_couplers_RVALID;
  wire [31:0]interconnect_axilite_user_2_to_s00_couplers_WDATA;
  wire interconnect_axilite_user_2_to_s00_couplers_WREADY;
  wire [3:0]interconnect_axilite_user_2_to_s00_couplers_WSTRB;
  wire interconnect_axilite_user_2_to_s00_couplers_WVALID;
  wire [63:0]s00_couplers_to_interconnect_axilite_user_2_ARADDR;
  wire [2:0]s00_couplers_to_interconnect_axilite_user_2_ARPROT;
  wire s00_couplers_to_interconnect_axilite_user_2_ARREADY;
  wire s00_couplers_to_interconnect_axilite_user_2_ARVALID;
  wire [63:0]s00_couplers_to_interconnect_axilite_user_2_AWADDR;
  wire [2:0]s00_couplers_to_interconnect_axilite_user_2_AWPROT;
  wire s00_couplers_to_interconnect_axilite_user_2_AWREADY;
  wire s00_couplers_to_interconnect_axilite_user_2_AWVALID;
  wire s00_couplers_to_interconnect_axilite_user_2_BREADY;
  wire [1:0]s00_couplers_to_interconnect_axilite_user_2_BRESP;
  wire s00_couplers_to_interconnect_axilite_user_2_BVALID;
  wire [31:0]s00_couplers_to_interconnect_axilite_user_2_RDATA;
  wire s00_couplers_to_interconnect_axilite_user_2_RREADY;
  wire [1:0]s00_couplers_to_interconnect_axilite_user_2_RRESP;
  wire s00_couplers_to_interconnect_axilite_user_2_RVALID;
  wire [31:0]s00_couplers_to_interconnect_axilite_user_2_WDATA;
  wire s00_couplers_to_interconnect_axilite_user_2_WREADY;
  wire [3:0]s00_couplers_to_interconnect_axilite_user_2_WSTRB;
  wire s00_couplers_to_interconnect_axilite_user_2_WVALID;

  assign M00_AXI_araddr[63:0] = s00_couplers_to_interconnect_axilite_user_2_ARADDR;
  assign M00_AXI_arprot[2:0] = s00_couplers_to_interconnect_axilite_user_2_ARPROT;
  assign M00_AXI_arvalid = s00_couplers_to_interconnect_axilite_user_2_ARVALID;
  assign M00_AXI_awaddr[63:0] = s00_couplers_to_interconnect_axilite_user_2_AWADDR;
  assign M00_AXI_awprot[2:0] = s00_couplers_to_interconnect_axilite_user_2_AWPROT;
  assign M00_AXI_awvalid = s00_couplers_to_interconnect_axilite_user_2_AWVALID;
  assign M00_AXI_bready = s00_couplers_to_interconnect_axilite_user_2_BREADY;
  assign M00_AXI_rready = s00_couplers_to_interconnect_axilite_user_2_RREADY;
  assign M00_AXI_wdata[31:0] = s00_couplers_to_interconnect_axilite_user_2_WDATA;
  assign M00_AXI_wstrb[3:0] = s00_couplers_to_interconnect_axilite_user_2_WSTRB;
  assign M00_AXI_wvalid = s00_couplers_to_interconnect_axilite_user_2_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_arready = interconnect_axilite_user_2_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = interconnect_axilite_user_2_to_s00_couplers_AWREADY;
  assign S00_AXI_bresp[1:0] = interconnect_axilite_user_2_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = interconnect_axilite_user_2_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = interconnect_axilite_user_2_to_s00_couplers_RDATA;
  assign S00_AXI_rresp[1:0] = interconnect_axilite_user_2_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = interconnect_axilite_user_2_to_s00_couplers_RVALID;
  assign S00_AXI_wready = interconnect_axilite_user_2_to_s00_couplers_WREADY;
  assign interconnect_axilite_user_2_ACLK_net = M00_ACLK;
  assign interconnect_axilite_user_2_ARESETN_net = M00_ARESETN;
  assign interconnect_axilite_user_2_to_s00_couplers_ARADDR = S00_AXI_araddr[63:0];
  assign interconnect_axilite_user_2_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign interconnect_axilite_user_2_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign interconnect_axilite_user_2_to_s00_couplers_AWADDR = S00_AXI_awaddr[63:0];
  assign interconnect_axilite_user_2_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign interconnect_axilite_user_2_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign interconnect_axilite_user_2_to_s00_couplers_BREADY = S00_AXI_bready;
  assign interconnect_axilite_user_2_to_s00_couplers_RREADY = S00_AXI_rready;
  assign interconnect_axilite_user_2_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign interconnect_axilite_user_2_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign interconnect_axilite_user_2_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign s00_couplers_to_interconnect_axilite_user_2_ARREADY = M00_AXI_arready;
  assign s00_couplers_to_interconnect_axilite_user_2_AWREADY = M00_AXI_awready;
  assign s00_couplers_to_interconnect_axilite_user_2_BRESP = M00_AXI_bresp[1:0];
  assign s00_couplers_to_interconnect_axilite_user_2_BVALID = M00_AXI_bvalid;
  assign s00_couplers_to_interconnect_axilite_user_2_RDATA = M00_AXI_rdata[31:0];
  assign s00_couplers_to_interconnect_axilite_user_2_RRESP = M00_AXI_rresp[1:0];
  assign s00_couplers_to_interconnect_axilite_user_2_RVALID = M00_AXI_rvalid;
  assign s00_couplers_to_interconnect_axilite_user_2_WREADY = M00_AXI_wready;
  s00_couplers_imp_JWQMDG s00_couplers
       (.M_ACLK(interconnect_axilite_user_2_ACLK_net),
        .M_ARESETN(interconnect_axilite_user_2_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_interconnect_axilite_user_2_ARADDR),
        .M_AXI_arprot(s00_couplers_to_interconnect_axilite_user_2_ARPROT),
        .M_AXI_arready(s00_couplers_to_interconnect_axilite_user_2_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_interconnect_axilite_user_2_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_interconnect_axilite_user_2_AWADDR),
        .M_AXI_awprot(s00_couplers_to_interconnect_axilite_user_2_AWPROT),
        .M_AXI_awready(s00_couplers_to_interconnect_axilite_user_2_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_interconnect_axilite_user_2_AWVALID),
        .M_AXI_bready(s00_couplers_to_interconnect_axilite_user_2_BREADY),
        .M_AXI_bresp(s00_couplers_to_interconnect_axilite_user_2_BRESP),
        .M_AXI_bvalid(s00_couplers_to_interconnect_axilite_user_2_BVALID),
        .M_AXI_rdata(s00_couplers_to_interconnect_axilite_user_2_RDATA),
        .M_AXI_rready(s00_couplers_to_interconnect_axilite_user_2_RREADY),
        .M_AXI_rresp(s00_couplers_to_interconnect_axilite_user_2_RRESP),
        .M_AXI_rvalid(s00_couplers_to_interconnect_axilite_user_2_RVALID),
        .M_AXI_wdata(s00_couplers_to_interconnect_axilite_user_2_WDATA),
        .M_AXI_wready(s00_couplers_to_interconnect_axilite_user_2_WREADY),
        .M_AXI_wstrb(s00_couplers_to_interconnect_axilite_user_2_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_interconnect_axilite_user_2_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(interconnect_axilite_user_2_to_s00_couplers_ARADDR),
        .S_AXI_arprot(interconnect_axilite_user_2_to_s00_couplers_ARPROT),
        .S_AXI_arready(interconnect_axilite_user_2_to_s00_couplers_ARREADY),
        .S_AXI_arvalid(interconnect_axilite_user_2_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(interconnect_axilite_user_2_to_s00_couplers_AWADDR),
        .S_AXI_awprot(interconnect_axilite_user_2_to_s00_couplers_AWPROT),
        .S_AXI_awready(interconnect_axilite_user_2_to_s00_couplers_AWREADY),
        .S_AXI_awvalid(interconnect_axilite_user_2_to_s00_couplers_AWVALID),
        .S_AXI_bready(interconnect_axilite_user_2_to_s00_couplers_BREADY),
        .S_AXI_bresp(interconnect_axilite_user_2_to_s00_couplers_BRESP),
        .S_AXI_bvalid(interconnect_axilite_user_2_to_s00_couplers_BVALID),
        .S_AXI_rdata(interconnect_axilite_user_2_to_s00_couplers_RDATA),
        .S_AXI_rready(interconnect_axilite_user_2_to_s00_couplers_RREADY),
        .S_AXI_rresp(interconnect_axilite_user_2_to_s00_couplers_RRESP),
        .S_AXI_rvalid(interconnect_axilite_user_2_to_s00_couplers_RVALID),
        .S_AXI_wdata(interconnect_axilite_user_2_to_s00_couplers_WDATA),
        .S_AXI_wready(interconnect_axilite_user_2_to_s00_couplers_WREADY),
        .S_AXI_wstrb(interconnect_axilite_user_2_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(interconnect_axilite_user_2_to_s00_couplers_WVALID));
endmodule

module interrupt_concat_imp_14CZY9A
   (In0,
    xlconcat_interrupt_dout);
  input [0:0]In0;
  output [127:0]xlconcat_interrupt_dout;

  wire [0:0]In0_1;
  wire [31:0]xlconcat_interrupt_0_dout;
  wire [31:0]xlconcat_interrupt_1_dout;
  wire [31:0]xlconcat_interrupt_2_dout;
  wire [31:0]xlconcat_interrupt_3_dout;
  wire [127:0]xlconcat_interrupt_dout;
  wire [0:0]xlconstant_gnd_dout;

  assign In0_1 = In0[0];
  emu_xlconcat_interrupt_0 xlconcat_interrupt
       (.In0(xlconcat_interrupt_0_dout),
        .In1(xlconcat_interrupt_1_dout),
        .In2(xlconcat_interrupt_2_dout),
        .In3(xlconcat_interrupt_3_dout),
        .dout(xlconcat_interrupt_dout));
  emu_xlconcat_interrupt_0_0 xlconcat_interrupt_0
       (.In0(In0_1),
        .In1(xlconstant_gnd_dout),
        .In10(xlconstant_gnd_dout),
        .In11(xlconstant_gnd_dout),
        .In12(xlconstant_gnd_dout),
        .In13(xlconstant_gnd_dout),
        .In14(xlconstant_gnd_dout),
        .In15(xlconstant_gnd_dout),
        .In16(xlconstant_gnd_dout),
        .In17(xlconstant_gnd_dout),
        .In18(xlconstant_gnd_dout),
        .In19(xlconstant_gnd_dout),
        .In2(xlconstant_gnd_dout),
        .In20(xlconstant_gnd_dout),
        .In21(xlconstant_gnd_dout),
        .In22(xlconstant_gnd_dout),
        .In23(xlconstant_gnd_dout),
        .In24(xlconstant_gnd_dout),
        .In25(xlconstant_gnd_dout),
        .In26(xlconstant_gnd_dout),
        .In27(xlconstant_gnd_dout),
        .In28(xlconstant_gnd_dout),
        .In29(xlconstant_gnd_dout),
        .In3(xlconstant_gnd_dout),
        .In30(xlconstant_gnd_dout),
        .In31(xlconstant_gnd_dout),
        .In4(xlconstant_gnd_dout),
        .In5(xlconstant_gnd_dout),
        .In6(xlconstant_gnd_dout),
        .In7(xlconstant_gnd_dout),
        .In8(xlconstant_gnd_dout),
        .In9(xlconstant_gnd_dout),
        .dout(xlconcat_interrupt_0_dout));
  emu_xlconcat_interrupt_1_0 xlconcat_interrupt_1
       (.In0(xlconstant_gnd_dout),
        .In1(xlconstant_gnd_dout),
        .In10(xlconstant_gnd_dout),
        .In11(xlconstant_gnd_dout),
        .In12(xlconstant_gnd_dout),
        .In13(xlconstant_gnd_dout),
        .In14(xlconstant_gnd_dout),
        .In15(xlconstant_gnd_dout),
        .In16(xlconstant_gnd_dout),
        .In17(xlconstant_gnd_dout),
        .In18(xlconstant_gnd_dout),
        .In19(xlconstant_gnd_dout),
        .In2(xlconstant_gnd_dout),
        .In20(xlconstant_gnd_dout),
        .In21(xlconstant_gnd_dout),
        .In22(xlconstant_gnd_dout),
        .In23(xlconstant_gnd_dout),
        .In24(xlconstant_gnd_dout),
        .In25(xlconstant_gnd_dout),
        .In26(xlconstant_gnd_dout),
        .In27(xlconstant_gnd_dout),
        .In28(xlconstant_gnd_dout),
        .In29(xlconstant_gnd_dout),
        .In3(xlconstant_gnd_dout),
        .In30(xlconstant_gnd_dout),
        .In31(xlconstant_gnd_dout),
        .In4(xlconstant_gnd_dout),
        .In5(xlconstant_gnd_dout),
        .In6(xlconstant_gnd_dout),
        .In7(xlconstant_gnd_dout),
        .In8(xlconstant_gnd_dout),
        .In9(xlconstant_gnd_dout),
        .dout(xlconcat_interrupt_1_dout));
  emu_xlconcat_interrupt_2_0 xlconcat_interrupt_2
       (.In0(xlconstant_gnd_dout),
        .In1(xlconstant_gnd_dout),
        .In10(xlconstant_gnd_dout),
        .In11(xlconstant_gnd_dout),
        .In12(xlconstant_gnd_dout),
        .In13(xlconstant_gnd_dout),
        .In14(xlconstant_gnd_dout),
        .In15(xlconstant_gnd_dout),
        .In16(xlconstant_gnd_dout),
        .In17(xlconstant_gnd_dout),
        .In18(xlconstant_gnd_dout),
        .In19(xlconstant_gnd_dout),
        .In2(xlconstant_gnd_dout),
        .In20(xlconstant_gnd_dout),
        .In21(xlconstant_gnd_dout),
        .In22(xlconstant_gnd_dout),
        .In23(xlconstant_gnd_dout),
        .In24(xlconstant_gnd_dout),
        .In25(xlconstant_gnd_dout),
        .In26(xlconstant_gnd_dout),
        .In27(xlconstant_gnd_dout),
        .In28(xlconstant_gnd_dout),
        .In29(xlconstant_gnd_dout),
        .In3(xlconstant_gnd_dout),
        .In30(xlconstant_gnd_dout),
        .In31(xlconstant_gnd_dout),
        .In4(xlconstant_gnd_dout),
        .In5(xlconstant_gnd_dout),
        .In6(xlconstant_gnd_dout),
        .In7(xlconstant_gnd_dout),
        .In8(xlconstant_gnd_dout),
        .In9(xlconstant_gnd_dout),
        .dout(xlconcat_interrupt_2_dout));
  emu_xlconcat_interrupt_3_0 xlconcat_interrupt_3
       (.In0(xlconstant_gnd_dout),
        .In1(xlconstant_gnd_dout),
        .In10(xlconstant_gnd_dout),
        .In11(xlconstant_gnd_dout),
        .In12(xlconstant_gnd_dout),
        .In13(xlconstant_gnd_dout),
        .In14(xlconstant_gnd_dout),
        .In15(xlconstant_gnd_dout),
        .In16(xlconstant_gnd_dout),
        .In17(xlconstant_gnd_dout),
        .In18(xlconstant_gnd_dout),
        .In19(xlconstant_gnd_dout),
        .In2(xlconstant_gnd_dout),
        .In20(xlconstant_gnd_dout),
        .In21(xlconstant_gnd_dout),
        .In22(xlconstant_gnd_dout),
        .In23(xlconstant_gnd_dout),
        .In24(xlconstant_gnd_dout),
        .In25(xlconstant_gnd_dout),
        .In26(xlconstant_gnd_dout),
        .In27(xlconstant_gnd_dout),
        .In28(xlconstant_gnd_dout),
        .In29(xlconstant_gnd_dout),
        .In3(xlconstant_gnd_dout),
        .In30(xlconstant_gnd_dout),
        .In31(xlconstant_gnd_dout),
        .In4(xlconstant_gnd_dout),
        .In5(xlconstant_gnd_dout),
        .In6(xlconstant_gnd_dout),
        .In7(xlconstant_gnd_dout),
        .In8(xlconstant_gnd_dout),
        .In9(xlconstant_gnd_dout),
        .dout(xlconcat_interrupt_3_dout));
  emu_xlconstant_gnd_0 xlconstant_gnd
       (.dout(xlconstant_gnd_dout));
endmodule

module m00_couplers_imp_1A91X40
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]auto_pc_to_m00_couplers_ARADDR;
  wire [2:0]auto_pc_to_m00_couplers_ARPROT;
  wire auto_pc_to_m00_couplers_ARREADY;
  wire auto_pc_to_m00_couplers_ARVALID;
  wire [63:0]auto_pc_to_m00_couplers_AWADDR;
  wire [2:0]auto_pc_to_m00_couplers_AWPROT;
  wire auto_pc_to_m00_couplers_AWREADY;
  wire auto_pc_to_m00_couplers_AWVALID;
  wire auto_pc_to_m00_couplers_BREADY;
  wire [1:0]auto_pc_to_m00_couplers_BRESP;
  wire auto_pc_to_m00_couplers_BVALID;
  wire [31:0]auto_pc_to_m00_couplers_RDATA;
  wire auto_pc_to_m00_couplers_RREADY;
  wire [1:0]auto_pc_to_m00_couplers_RRESP;
  wire auto_pc_to_m00_couplers_RVALID;
  wire [31:0]auto_pc_to_m00_couplers_WDATA;
  wire auto_pc_to_m00_couplers_WREADY;
  wire [3:0]auto_pc_to_m00_couplers_WSTRB;
  wire auto_pc_to_m00_couplers_WVALID;
  wire [63:0]m00_couplers_to_auto_pc_ARADDR;
  wire [1:0]m00_couplers_to_auto_pc_ARBURST;
  wire [3:0]m00_couplers_to_auto_pc_ARCACHE;
  wire [1:0]m00_couplers_to_auto_pc_ARID;
  wire [7:0]m00_couplers_to_auto_pc_ARLEN;
  wire [0:0]m00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]m00_couplers_to_auto_pc_ARPROT;
  wire [3:0]m00_couplers_to_auto_pc_ARQOS;
  wire m00_couplers_to_auto_pc_ARREADY;
  wire [3:0]m00_couplers_to_auto_pc_ARREGION;
  wire [2:0]m00_couplers_to_auto_pc_ARSIZE;
  wire m00_couplers_to_auto_pc_ARVALID;
  wire [63:0]m00_couplers_to_auto_pc_AWADDR;
  wire [1:0]m00_couplers_to_auto_pc_AWBURST;
  wire [3:0]m00_couplers_to_auto_pc_AWCACHE;
  wire [1:0]m00_couplers_to_auto_pc_AWID;
  wire [7:0]m00_couplers_to_auto_pc_AWLEN;
  wire [0:0]m00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]m00_couplers_to_auto_pc_AWPROT;
  wire [3:0]m00_couplers_to_auto_pc_AWQOS;
  wire m00_couplers_to_auto_pc_AWREADY;
  wire [3:0]m00_couplers_to_auto_pc_AWREGION;
  wire [2:0]m00_couplers_to_auto_pc_AWSIZE;
  wire m00_couplers_to_auto_pc_AWVALID;
  wire [1:0]m00_couplers_to_auto_pc_BID;
  wire m00_couplers_to_auto_pc_BREADY;
  wire [1:0]m00_couplers_to_auto_pc_BRESP;
  wire m00_couplers_to_auto_pc_BVALID;
  wire [31:0]m00_couplers_to_auto_pc_RDATA;
  wire [1:0]m00_couplers_to_auto_pc_RID;
  wire m00_couplers_to_auto_pc_RLAST;
  wire m00_couplers_to_auto_pc_RREADY;
  wire [1:0]m00_couplers_to_auto_pc_RRESP;
  wire m00_couplers_to_auto_pc_RVALID;
  wire [31:0]m00_couplers_to_auto_pc_WDATA;
  wire m00_couplers_to_auto_pc_WLAST;
  wire m00_couplers_to_auto_pc_WREADY;
  wire [3:0]m00_couplers_to_auto_pc_WSTRB;
  wire m00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[63:0] = auto_pc_to_m00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_m00_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = auto_pc_to_m00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_m00_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_m00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_m00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_m00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_m00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = m00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[1:0] = m00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = m00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = m00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[1:0] = m00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = m00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = m00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = m00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = m00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_m00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_m00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_m00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_m00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_m00_couplers_WREADY = M_AXI_wready;
  assign m00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[63:0];
  assign m00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign m00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign m00_couplers_to_auto_pc_ARID = S_AXI_arid[1:0];
  assign m00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign m00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[0];
  assign m00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign m00_couplers_to_auto_pc_ARREGION = S_AXI_arregion[3:0];
  assign m00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign m00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign m00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[63:0];
  assign m00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign m00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign m00_couplers_to_auto_pc_AWID = S_AXI_awid[1:0];
  assign m00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign m00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[0];
  assign m00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign m00_couplers_to_auto_pc_AWREGION = S_AXI_awregion[3:0];
  assign m00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign m00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign m00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign m00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign m00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign m00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  emu_auto_pc_6 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_m00_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_m00_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_m00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_m00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_m00_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_m00_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_m00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_m00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_m00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_m00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_m00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_m00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_m00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_m00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_m00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_m00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_m00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_m00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_m00_couplers_WVALID),
        .s_axi_araddr(m00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(m00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(m00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(m00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(m00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(m00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(m00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(m00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(m00_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion(m00_couplers_to_auto_pc_ARREGION),
        .s_axi_arsize(m00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(m00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(m00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(m00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(m00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(m00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(m00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(m00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(m00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(m00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(m00_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion(m00_couplers_to_auto_pc_AWREGION),
        .s_axi_awsize(m00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(m00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(m00_couplers_to_auto_pc_BID),
        .s_axi_bready(m00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(m00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(m00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(m00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(m00_couplers_to_auto_pc_RID),
        .s_axi_rlast(m00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(m00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(m00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(m00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(m00_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(m00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(m00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(m00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(m00_couplers_to_auto_pc_WVALID));
endmodule

module m00_couplers_imp_1J2QOWN
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arregion,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awregion,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [1:0]M_AXI_arid;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input [0:0]M_AXI_arready;
  output [3:0]M_AXI_arregion;
  output [2:0]M_AXI_arsize;
  output [0:0]M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [1:0]M_AXI_awid;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input [0:0]M_AXI_awready;
  output [3:0]M_AXI_awregion;
  output [2:0]M_AXI_awsize;
  output [0:0]M_AXI_awvalid;
  input [1:0]M_AXI_bid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  input [1:0]M_AXI_rid;
  input [0:0]M_AXI_rlast;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  output [0:0]M_AXI_wlast;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output [0:0]S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input [0:0]S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output [0:0]S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input [0:0]S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output [0:0]S_AXI_rlast;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [0:0]S_AXI_wlast;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [63:0]m00_couplers_to_m00_couplers_ARADDR;
  wire [1:0]m00_couplers_to_m00_couplers_ARBURST;
  wire [3:0]m00_couplers_to_m00_couplers_ARCACHE;
  wire [1:0]m00_couplers_to_m00_couplers_ARID;
  wire [7:0]m00_couplers_to_m00_couplers_ARLEN;
  wire [0:0]m00_couplers_to_m00_couplers_ARLOCK;
  wire [2:0]m00_couplers_to_m00_couplers_ARPROT;
  wire [3:0]m00_couplers_to_m00_couplers_ARQOS;
  wire [0:0]m00_couplers_to_m00_couplers_ARREADY;
  wire [3:0]m00_couplers_to_m00_couplers_ARREGION;
  wire [2:0]m00_couplers_to_m00_couplers_ARSIZE;
  wire [0:0]m00_couplers_to_m00_couplers_ARVALID;
  wire [63:0]m00_couplers_to_m00_couplers_AWADDR;
  wire [1:0]m00_couplers_to_m00_couplers_AWBURST;
  wire [3:0]m00_couplers_to_m00_couplers_AWCACHE;
  wire [1:0]m00_couplers_to_m00_couplers_AWID;
  wire [7:0]m00_couplers_to_m00_couplers_AWLEN;
  wire [0:0]m00_couplers_to_m00_couplers_AWLOCK;
  wire [2:0]m00_couplers_to_m00_couplers_AWPROT;
  wire [3:0]m00_couplers_to_m00_couplers_AWQOS;
  wire [0:0]m00_couplers_to_m00_couplers_AWREADY;
  wire [3:0]m00_couplers_to_m00_couplers_AWREGION;
  wire [2:0]m00_couplers_to_m00_couplers_AWSIZE;
  wire [0:0]m00_couplers_to_m00_couplers_AWVALID;
  wire [1:0]m00_couplers_to_m00_couplers_BID;
  wire [0:0]m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire [0:0]m00_couplers_to_m00_couplers_BVALID;
  wire [31:0]m00_couplers_to_m00_couplers_RDATA;
  wire [1:0]m00_couplers_to_m00_couplers_RID;
  wire [0:0]m00_couplers_to_m00_couplers_RLAST;
  wire [0:0]m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire [0:0]m00_couplers_to_m00_couplers_RVALID;
  wire [31:0]m00_couplers_to_m00_couplers_WDATA;
  wire [0:0]m00_couplers_to_m00_couplers_WLAST;
  wire [0:0]m00_couplers_to_m00_couplers_WREADY;
  wire [3:0]m00_couplers_to_m00_couplers_WSTRB;
  wire [0:0]m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[63:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = m00_couplers_to_m00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = m00_couplers_to_m00_couplers_ARCACHE;
  assign M_AXI_arid[1:0] = m00_couplers_to_m00_couplers_ARID;
  assign M_AXI_arlen[7:0] = m00_couplers_to_m00_couplers_ARLEN;
  assign M_AXI_arlock[0] = m00_couplers_to_m00_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = m00_couplers_to_m00_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = m00_couplers_to_m00_couplers_ARQOS;
  assign M_AXI_arregion[3:0] = m00_couplers_to_m00_couplers_ARREGION;
  assign M_AXI_arsize[2:0] = m00_couplers_to_m00_couplers_ARSIZE;
  assign M_AXI_arvalid[0] = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = m00_couplers_to_m00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = m00_couplers_to_m00_couplers_AWCACHE;
  assign M_AXI_awid[1:0] = m00_couplers_to_m00_couplers_AWID;
  assign M_AXI_awlen[7:0] = m00_couplers_to_m00_couplers_AWLEN;
  assign M_AXI_awlock[0] = m00_couplers_to_m00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = m00_couplers_to_m00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = m00_couplers_to_m00_couplers_AWQOS;
  assign M_AXI_awregion[3:0] = m00_couplers_to_m00_couplers_AWREGION;
  assign M_AXI_awsize[2:0] = m00_couplers_to_m00_couplers_AWSIZE;
  assign M_AXI_awvalid[0] = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready[0] = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready[0] = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wlast[0] = m00_couplers_to_m00_couplers_WLAST;
  assign M_AXI_wstrb[3:0] = m00_couplers_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready[0] = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready[0] = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bid[1:0] = m00_couplers_to_m00_couplers_BID;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid[0] = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rid[1:0] = m00_couplers_to_m00_couplers_RID;
  assign S_AXI_rlast[0] = m00_couplers_to_m00_couplers_RLAST;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid[0] = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready[0] = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[63:0];
  assign m00_couplers_to_m00_couplers_ARBURST = S_AXI_arburst[1:0];
  assign m00_couplers_to_m00_couplers_ARCACHE = S_AXI_arcache[3:0];
  assign m00_couplers_to_m00_couplers_ARID = S_AXI_arid[1:0];
  assign m00_couplers_to_m00_couplers_ARLEN = S_AXI_arlen[7:0];
  assign m00_couplers_to_m00_couplers_ARLOCK = S_AXI_arlock[0];
  assign m00_couplers_to_m00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_m00_couplers_ARQOS = S_AXI_arqos[3:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready[0];
  assign m00_couplers_to_m00_couplers_ARREGION = S_AXI_arregion[3:0];
  assign m00_couplers_to_m00_couplers_ARSIZE = S_AXI_arsize[2:0];
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid[0];
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign m00_couplers_to_m00_couplers_AWBURST = S_AXI_awburst[1:0];
  assign m00_couplers_to_m00_couplers_AWCACHE = S_AXI_awcache[3:0];
  assign m00_couplers_to_m00_couplers_AWID = S_AXI_awid[1:0];
  assign m00_couplers_to_m00_couplers_AWLEN = S_AXI_awlen[7:0];
  assign m00_couplers_to_m00_couplers_AWLOCK = S_AXI_awlock[0];
  assign m00_couplers_to_m00_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_m00_couplers_AWQOS = S_AXI_awqos[3:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready[0];
  assign m00_couplers_to_m00_couplers_AWREGION = S_AXI_awregion[3:0];
  assign m00_couplers_to_m00_couplers_AWSIZE = S_AXI_awsize[2:0];
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid[0];
  assign m00_couplers_to_m00_couplers_BID = M_AXI_bid[1:0];
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready[0];
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid[0];
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_couplers_to_m00_couplers_RID = M_AXI_rid[1:0];
  assign m00_couplers_to_m00_couplers_RLAST = M_AXI_rlast[0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready[0];
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid[0];
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_m00_couplers_WLAST = S_AXI_wlast[0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready[0];
  assign m00_couplers_to_m00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m00_couplers_imp_ICFMO4
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m00_regslice_ARADDR;
  wire [2:0]auto_cc_to_m00_regslice_ARPROT;
  wire auto_cc_to_m00_regslice_ARREADY;
  wire auto_cc_to_m00_regslice_ARVALID;
  wire [7:0]auto_cc_to_m00_regslice_AWADDR;
  wire [2:0]auto_cc_to_m00_regslice_AWPROT;
  wire auto_cc_to_m00_regslice_AWREADY;
  wire auto_cc_to_m00_regslice_AWVALID;
  wire auto_cc_to_m00_regslice_BREADY;
  wire [1:0]auto_cc_to_m00_regslice_BRESP;
  wire auto_cc_to_m00_regslice_BVALID;
  wire [31:0]auto_cc_to_m00_regslice_RDATA;
  wire auto_cc_to_m00_regslice_RREADY;
  wire [1:0]auto_cc_to_m00_regslice_RRESP;
  wire auto_cc_to_m00_regslice_RVALID;
  wire [31:0]auto_cc_to_m00_regslice_WDATA;
  wire auto_cc_to_m00_regslice_WREADY;
  wire [3:0]auto_cc_to_m00_regslice_WSTRB;
  wire auto_cc_to_m00_regslice_WVALID;
  wire [63:0]m00_couplers_to_auto_cc_ARADDR;
  wire [2:0]m00_couplers_to_auto_cc_ARPROT;
  wire m00_couplers_to_auto_cc_ARREADY;
  wire m00_couplers_to_auto_cc_ARVALID;
  wire [63:0]m00_couplers_to_auto_cc_AWADDR;
  wire [2:0]m00_couplers_to_auto_cc_AWPROT;
  wire m00_couplers_to_auto_cc_AWREADY;
  wire m00_couplers_to_auto_cc_AWVALID;
  wire m00_couplers_to_auto_cc_BREADY;
  wire [1:0]m00_couplers_to_auto_cc_BRESP;
  wire m00_couplers_to_auto_cc_BVALID;
  wire [31:0]m00_couplers_to_auto_cc_RDATA;
  wire m00_couplers_to_auto_cc_RREADY;
  wire [1:0]m00_couplers_to_auto_cc_RRESP;
  wire m00_couplers_to_auto_cc_RVALID;
  wire [31:0]m00_couplers_to_auto_cc_WDATA;
  wire m00_couplers_to_auto_cc_WREADY;
  wire [3:0]m00_couplers_to_auto_cc_WSTRB;
  wire m00_couplers_to_auto_cc_WVALID;
  wire [7:0]m00_regslice_to_m00_couplers_ARADDR;
  wire m00_regslice_to_m00_couplers_ARREADY;
  wire m00_regslice_to_m00_couplers_ARVALID;
  wire [7:0]m00_regslice_to_m00_couplers_AWADDR;
  wire m00_regslice_to_m00_couplers_AWREADY;
  wire m00_regslice_to_m00_couplers_AWVALID;
  wire m00_regslice_to_m00_couplers_BREADY;
  wire [1:0]m00_regslice_to_m00_couplers_BRESP;
  wire m00_regslice_to_m00_couplers_BVALID;
  wire [31:0]m00_regslice_to_m00_couplers_RDATA;
  wire m00_regslice_to_m00_couplers_RREADY;
  wire [1:0]m00_regslice_to_m00_couplers_RRESP;
  wire m00_regslice_to_m00_couplers_RVALID;
  wire [31:0]m00_regslice_to_m00_couplers_WDATA;
  wire m00_regslice_to_m00_couplers_WREADY;
  wire [3:0]m00_regslice_to_m00_couplers_WSTRB;
  wire m00_regslice_to_m00_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m00_regslice_to_m00_couplers_ARADDR;
  assign M_AXI_arvalid = m00_regslice_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m00_regslice_to_m00_couplers_AWADDR;
  assign M_AXI_awvalid = m00_regslice_to_m00_couplers_AWVALID;
  assign M_AXI_bready = m00_regslice_to_m00_couplers_BREADY;
  assign M_AXI_rready = m00_regslice_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_regslice_to_m00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m00_regslice_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid = m00_regslice_to_m00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m00_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m00_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m00_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m00_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m00_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m00_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m00_couplers_to_auto_cc_WREADY;
  assign m00_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m00_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m00_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m00_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m00_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m00_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m00_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m00_regslice_to_m00_couplers_ARREADY = M_AXI_arready;
  assign m00_regslice_to_m00_couplers_AWREADY = M_AXI_awready;
  assign m00_regslice_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_regslice_to_m00_couplers_BVALID = M_AXI_bvalid;
  assign m00_regslice_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_regslice_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_regslice_to_m00_couplers_RVALID = M_AXI_rvalid;
  assign m00_regslice_to_m00_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_1 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m00_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m00_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m00_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m00_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m00_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m00_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m00_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m00_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m00_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m00_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m00_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m00_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m00_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m00_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m00_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m00_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m00_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m00_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m00_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m00_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m00_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m00_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m00_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m00_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m00_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m00_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m00_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m00_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m00_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m00_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m00_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m00_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m00_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m00_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m00_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m00_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m00_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m00_couplers_to_auto_cc_WVALID));
  emu_m00_regslice_0 m00_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m00_regslice_to_m00_couplers_ARADDR),
        .m_axi_arready(m00_regslice_to_m00_couplers_ARREADY),
        .m_axi_arvalid(m00_regslice_to_m00_couplers_ARVALID),
        .m_axi_awaddr(m00_regslice_to_m00_couplers_AWADDR),
        .m_axi_awready(m00_regslice_to_m00_couplers_AWREADY),
        .m_axi_awvalid(m00_regslice_to_m00_couplers_AWVALID),
        .m_axi_bready(m00_regslice_to_m00_couplers_BREADY),
        .m_axi_bresp(m00_regslice_to_m00_couplers_BRESP),
        .m_axi_bvalid(m00_regslice_to_m00_couplers_BVALID),
        .m_axi_rdata(m00_regslice_to_m00_couplers_RDATA),
        .m_axi_rready(m00_regslice_to_m00_couplers_RREADY),
        .m_axi_rresp(m00_regslice_to_m00_couplers_RRESP),
        .m_axi_rvalid(m00_regslice_to_m00_couplers_RVALID),
        .m_axi_wdata(m00_regslice_to_m00_couplers_WDATA),
        .m_axi_wready(m00_regslice_to_m00_couplers_WREADY),
        .m_axi_wstrb(m00_regslice_to_m00_couplers_WSTRB),
        .m_axi_wvalid(m00_regslice_to_m00_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m00_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m00_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m00_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m00_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m00_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m00_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m00_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m00_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m00_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m00_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m00_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m00_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m00_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m00_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m00_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m00_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m00_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m00_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m00_regslice_WVALID));
endmodule

module m00_couplers_imp_THO9J8
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [63:0]m00_couplers_to_m00_couplers_ARADDR;
  wire [2:0]m00_couplers_to_m00_couplers_ARPROT;
  wire [0:0]m00_couplers_to_m00_couplers_ARREADY;
  wire [0:0]m00_couplers_to_m00_couplers_ARVALID;
  wire [63:0]m00_couplers_to_m00_couplers_AWADDR;
  wire [2:0]m00_couplers_to_m00_couplers_AWPROT;
  wire [0:0]m00_couplers_to_m00_couplers_AWREADY;
  wire [0:0]m00_couplers_to_m00_couplers_AWVALID;
  wire [0:0]m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire [0:0]m00_couplers_to_m00_couplers_BVALID;
  wire [31:0]m00_couplers_to_m00_couplers_RDATA;
  wire [0:0]m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire [0:0]m00_couplers_to_m00_couplers_RVALID;
  wire [31:0]m00_couplers_to_m00_couplers_WDATA;
  wire [0:0]m00_couplers_to_m00_couplers_WREADY;
  wire [3:0]m00_couplers_to_m00_couplers_WSTRB;
  wire [0:0]m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[63:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m00_couplers_to_m00_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m00_couplers_to_m00_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready[0] = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready[0] = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m00_couplers_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready[0] = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready[0] = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid[0] = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid[0] = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready[0] = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[63:0];
  assign m00_couplers_to_m00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready[0];
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid[0];
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign m00_couplers_to_m00_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready[0];
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid[0];
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready[0];
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid[0];
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready[0];
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid[0];
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready[0];
  assign m00_couplers_to_m00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m01_couplers_imp_189JRWH
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m01_regslice_ARADDR;
  wire [2:0]auto_cc_to_m01_regslice_ARPROT;
  wire auto_cc_to_m01_regslice_ARREADY;
  wire auto_cc_to_m01_regslice_ARVALID;
  wire [7:0]auto_cc_to_m01_regslice_AWADDR;
  wire [2:0]auto_cc_to_m01_regslice_AWPROT;
  wire auto_cc_to_m01_regslice_AWREADY;
  wire auto_cc_to_m01_regslice_AWVALID;
  wire auto_cc_to_m01_regslice_BREADY;
  wire [1:0]auto_cc_to_m01_regslice_BRESP;
  wire auto_cc_to_m01_regslice_BVALID;
  wire [31:0]auto_cc_to_m01_regslice_RDATA;
  wire auto_cc_to_m01_regslice_RREADY;
  wire [1:0]auto_cc_to_m01_regslice_RRESP;
  wire auto_cc_to_m01_regslice_RVALID;
  wire [31:0]auto_cc_to_m01_regslice_WDATA;
  wire auto_cc_to_m01_regslice_WREADY;
  wire [3:0]auto_cc_to_m01_regslice_WSTRB;
  wire auto_cc_to_m01_regslice_WVALID;
  wire [63:0]m01_couplers_to_auto_cc_ARADDR;
  wire [2:0]m01_couplers_to_auto_cc_ARPROT;
  wire m01_couplers_to_auto_cc_ARREADY;
  wire m01_couplers_to_auto_cc_ARVALID;
  wire [63:0]m01_couplers_to_auto_cc_AWADDR;
  wire [2:0]m01_couplers_to_auto_cc_AWPROT;
  wire m01_couplers_to_auto_cc_AWREADY;
  wire m01_couplers_to_auto_cc_AWVALID;
  wire m01_couplers_to_auto_cc_BREADY;
  wire [1:0]m01_couplers_to_auto_cc_BRESP;
  wire m01_couplers_to_auto_cc_BVALID;
  wire [31:0]m01_couplers_to_auto_cc_RDATA;
  wire m01_couplers_to_auto_cc_RREADY;
  wire [1:0]m01_couplers_to_auto_cc_RRESP;
  wire m01_couplers_to_auto_cc_RVALID;
  wire [31:0]m01_couplers_to_auto_cc_WDATA;
  wire m01_couplers_to_auto_cc_WREADY;
  wire [3:0]m01_couplers_to_auto_cc_WSTRB;
  wire m01_couplers_to_auto_cc_WVALID;
  wire [7:0]m01_regslice_to_m01_couplers_ARADDR;
  wire m01_regslice_to_m01_couplers_ARREADY;
  wire m01_regslice_to_m01_couplers_ARVALID;
  wire [7:0]m01_regslice_to_m01_couplers_AWADDR;
  wire m01_regslice_to_m01_couplers_AWREADY;
  wire m01_regslice_to_m01_couplers_AWVALID;
  wire m01_regslice_to_m01_couplers_BREADY;
  wire [1:0]m01_regslice_to_m01_couplers_BRESP;
  wire m01_regslice_to_m01_couplers_BVALID;
  wire [31:0]m01_regslice_to_m01_couplers_RDATA;
  wire m01_regslice_to_m01_couplers_RREADY;
  wire [1:0]m01_regslice_to_m01_couplers_RRESP;
  wire m01_regslice_to_m01_couplers_RVALID;
  wire [31:0]m01_regslice_to_m01_couplers_WDATA;
  wire m01_regslice_to_m01_couplers_WREADY;
  wire [3:0]m01_regslice_to_m01_couplers_WSTRB;
  wire m01_regslice_to_m01_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m01_regslice_to_m01_couplers_ARADDR;
  assign M_AXI_arvalid = m01_regslice_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m01_regslice_to_m01_couplers_AWADDR;
  assign M_AXI_awvalid = m01_regslice_to_m01_couplers_AWVALID;
  assign M_AXI_bready = m01_regslice_to_m01_couplers_BREADY;
  assign M_AXI_rready = m01_regslice_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_regslice_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_regslice_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid = m01_regslice_to_m01_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m01_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m01_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m01_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m01_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m01_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m01_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m01_couplers_to_auto_cc_WREADY;
  assign m01_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m01_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m01_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m01_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m01_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m01_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m01_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m01_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m01_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m01_regslice_to_m01_couplers_ARREADY = M_AXI_arready;
  assign m01_regslice_to_m01_couplers_AWREADY = M_AXI_awready;
  assign m01_regslice_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_regslice_to_m01_couplers_BVALID = M_AXI_bvalid;
  assign m01_regslice_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_regslice_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_regslice_to_m01_couplers_RVALID = M_AXI_rvalid;
  assign m01_regslice_to_m01_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_2 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m01_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m01_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m01_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m01_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m01_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m01_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m01_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m01_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m01_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m01_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m01_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m01_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m01_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m01_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m01_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m01_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m01_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m01_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m01_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m01_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m01_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m01_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m01_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m01_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m01_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m01_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m01_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m01_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m01_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m01_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m01_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m01_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m01_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m01_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m01_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m01_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m01_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m01_couplers_to_auto_cc_WVALID));
  emu_m01_regslice_3 m01_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m01_regslice_to_m01_couplers_ARADDR),
        .m_axi_arready(m01_regslice_to_m01_couplers_ARREADY),
        .m_axi_arvalid(m01_regslice_to_m01_couplers_ARVALID),
        .m_axi_awaddr(m01_regslice_to_m01_couplers_AWADDR),
        .m_axi_awready(m01_regslice_to_m01_couplers_AWREADY),
        .m_axi_awvalid(m01_regslice_to_m01_couplers_AWVALID),
        .m_axi_bready(m01_regslice_to_m01_couplers_BREADY),
        .m_axi_bresp(m01_regslice_to_m01_couplers_BRESP),
        .m_axi_bvalid(m01_regslice_to_m01_couplers_BVALID),
        .m_axi_rdata(m01_regslice_to_m01_couplers_RDATA),
        .m_axi_rready(m01_regslice_to_m01_couplers_RREADY),
        .m_axi_rresp(m01_regslice_to_m01_couplers_RRESP),
        .m_axi_rvalid(m01_regslice_to_m01_couplers_RVALID),
        .m_axi_wdata(m01_regslice_to_m01_couplers_WDATA),
        .m_axi_wready(m01_regslice_to_m01_couplers_WREADY),
        .m_axi_wstrb(m01_regslice_to_m01_couplers_WSTRB),
        .m_axi_wvalid(m01_regslice_to_m01_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m01_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m01_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m01_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m01_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m01_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m01_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m01_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m01_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m01_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m01_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m01_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m01_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m01_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m01_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m01_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m01_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m01_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m01_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m01_regslice_WVALID));
endmodule

module m01_couplers_imp_1F0NE0X
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [63:0]m01_couplers_to_m01_couplers_ARADDR;
  wire [2:0]m01_couplers_to_m01_couplers_ARPROT;
  wire [0:0]m01_couplers_to_m01_couplers_ARREADY;
  wire [0:0]m01_couplers_to_m01_couplers_ARVALID;
  wire [63:0]m01_couplers_to_m01_couplers_AWADDR;
  wire [2:0]m01_couplers_to_m01_couplers_AWPROT;
  wire [0:0]m01_couplers_to_m01_couplers_AWREADY;
  wire [0:0]m01_couplers_to_m01_couplers_AWVALID;
  wire [0:0]m01_couplers_to_m01_couplers_BREADY;
  wire [1:0]m01_couplers_to_m01_couplers_BRESP;
  wire [0:0]m01_couplers_to_m01_couplers_BVALID;
  wire [31:0]m01_couplers_to_m01_couplers_RDATA;
  wire [0:0]m01_couplers_to_m01_couplers_RREADY;
  wire [1:0]m01_couplers_to_m01_couplers_RRESP;
  wire [0:0]m01_couplers_to_m01_couplers_RVALID;
  wire [31:0]m01_couplers_to_m01_couplers_WDATA;
  wire [0:0]m01_couplers_to_m01_couplers_WREADY;
  wire [3:0]m01_couplers_to_m01_couplers_WSTRB;
  wire [0:0]m01_couplers_to_m01_couplers_WVALID;

  assign M_AXI_araddr[63:0] = m01_couplers_to_m01_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m01_couplers_to_m01_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m01_couplers_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = m01_couplers_to_m01_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m01_couplers_to_m01_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m01_couplers_to_m01_couplers_AWVALID;
  assign M_AXI_bready[0] = m01_couplers_to_m01_couplers_BREADY;
  assign M_AXI_rready[0] = m01_couplers_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_couplers_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_couplers_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m01_couplers_to_m01_couplers_WVALID;
  assign S_AXI_arready[0] = m01_couplers_to_m01_couplers_ARREADY;
  assign S_AXI_awready[0] = m01_couplers_to_m01_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m01_couplers_to_m01_couplers_BRESP;
  assign S_AXI_bvalid[0] = m01_couplers_to_m01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_m01_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m01_couplers_to_m01_couplers_RRESP;
  assign S_AXI_rvalid[0] = m01_couplers_to_m01_couplers_RVALID;
  assign S_AXI_wready[0] = m01_couplers_to_m01_couplers_WREADY;
  assign m01_couplers_to_m01_couplers_ARADDR = S_AXI_araddr[63:0];
  assign m01_couplers_to_m01_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m01_couplers_to_m01_couplers_ARREADY = M_AXI_arready[0];
  assign m01_couplers_to_m01_couplers_ARVALID = S_AXI_arvalid[0];
  assign m01_couplers_to_m01_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign m01_couplers_to_m01_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m01_couplers_to_m01_couplers_AWREADY = M_AXI_awready[0];
  assign m01_couplers_to_m01_couplers_AWVALID = S_AXI_awvalid[0];
  assign m01_couplers_to_m01_couplers_BREADY = S_AXI_bready[0];
  assign m01_couplers_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_couplers_to_m01_couplers_BVALID = M_AXI_bvalid[0];
  assign m01_couplers_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_couplers_to_m01_couplers_RREADY = S_AXI_rready[0];
  assign m01_couplers_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_couplers_to_m01_couplers_RVALID = M_AXI_rvalid[0];
  assign m01_couplers_to_m01_couplers_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_m01_couplers_WREADY = M_AXI_wready[0];
  assign m01_couplers_to_m01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_m01_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m01_couplers_imp_7QT8NM
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [1:0]M_AXI_arid;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input [0:0]M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output [0:0]M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [1:0]M_AXI_awid;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input [0:0]M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output [0:0]M_AXI_awvalid;
  input [1:0]M_AXI_bid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  input [1:0]M_AXI_rid;
  input [0:0]M_AXI_rlast;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  output [0:0]M_AXI_wlast;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output [0:0]S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input [0:0]S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output [0:0]S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input [0:0]S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output [0:0]S_AXI_rlast;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [0:0]S_AXI_wlast;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [63:0]m01_couplers_to_m01_couplers_ARADDR;
  wire [1:0]m01_couplers_to_m01_couplers_ARBURST;
  wire [3:0]m01_couplers_to_m01_couplers_ARCACHE;
  wire [1:0]m01_couplers_to_m01_couplers_ARID;
  wire [7:0]m01_couplers_to_m01_couplers_ARLEN;
  wire [0:0]m01_couplers_to_m01_couplers_ARLOCK;
  wire [2:0]m01_couplers_to_m01_couplers_ARPROT;
  wire [3:0]m01_couplers_to_m01_couplers_ARQOS;
  wire [0:0]m01_couplers_to_m01_couplers_ARREADY;
  wire [2:0]m01_couplers_to_m01_couplers_ARSIZE;
  wire [0:0]m01_couplers_to_m01_couplers_ARVALID;
  wire [63:0]m01_couplers_to_m01_couplers_AWADDR;
  wire [1:0]m01_couplers_to_m01_couplers_AWBURST;
  wire [3:0]m01_couplers_to_m01_couplers_AWCACHE;
  wire [1:0]m01_couplers_to_m01_couplers_AWID;
  wire [7:0]m01_couplers_to_m01_couplers_AWLEN;
  wire [0:0]m01_couplers_to_m01_couplers_AWLOCK;
  wire [2:0]m01_couplers_to_m01_couplers_AWPROT;
  wire [3:0]m01_couplers_to_m01_couplers_AWQOS;
  wire [0:0]m01_couplers_to_m01_couplers_AWREADY;
  wire [2:0]m01_couplers_to_m01_couplers_AWSIZE;
  wire [0:0]m01_couplers_to_m01_couplers_AWVALID;
  wire [1:0]m01_couplers_to_m01_couplers_BID;
  wire [0:0]m01_couplers_to_m01_couplers_BREADY;
  wire [1:0]m01_couplers_to_m01_couplers_BRESP;
  wire [0:0]m01_couplers_to_m01_couplers_BVALID;
  wire [31:0]m01_couplers_to_m01_couplers_RDATA;
  wire [1:0]m01_couplers_to_m01_couplers_RID;
  wire [0:0]m01_couplers_to_m01_couplers_RLAST;
  wire [0:0]m01_couplers_to_m01_couplers_RREADY;
  wire [1:0]m01_couplers_to_m01_couplers_RRESP;
  wire [0:0]m01_couplers_to_m01_couplers_RVALID;
  wire [31:0]m01_couplers_to_m01_couplers_WDATA;
  wire [0:0]m01_couplers_to_m01_couplers_WLAST;
  wire [0:0]m01_couplers_to_m01_couplers_WREADY;
  wire [3:0]m01_couplers_to_m01_couplers_WSTRB;
  wire [0:0]m01_couplers_to_m01_couplers_WVALID;

  assign M_AXI_araddr[63:0] = m01_couplers_to_m01_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = m01_couplers_to_m01_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = m01_couplers_to_m01_couplers_ARCACHE;
  assign M_AXI_arid[1:0] = m01_couplers_to_m01_couplers_ARID;
  assign M_AXI_arlen[7:0] = m01_couplers_to_m01_couplers_ARLEN;
  assign M_AXI_arlock[0] = m01_couplers_to_m01_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = m01_couplers_to_m01_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = m01_couplers_to_m01_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = m01_couplers_to_m01_couplers_ARSIZE;
  assign M_AXI_arvalid[0] = m01_couplers_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = m01_couplers_to_m01_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = m01_couplers_to_m01_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = m01_couplers_to_m01_couplers_AWCACHE;
  assign M_AXI_awid[1:0] = m01_couplers_to_m01_couplers_AWID;
  assign M_AXI_awlen[7:0] = m01_couplers_to_m01_couplers_AWLEN;
  assign M_AXI_awlock[0] = m01_couplers_to_m01_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = m01_couplers_to_m01_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = m01_couplers_to_m01_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = m01_couplers_to_m01_couplers_AWSIZE;
  assign M_AXI_awvalid[0] = m01_couplers_to_m01_couplers_AWVALID;
  assign M_AXI_bready[0] = m01_couplers_to_m01_couplers_BREADY;
  assign M_AXI_rready[0] = m01_couplers_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_couplers_to_m01_couplers_WDATA;
  assign M_AXI_wlast[0] = m01_couplers_to_m01_couplers_WLAST;
  assign M_AXI_wstrb[3:0] = m01_couplers_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m01_couplers_to_m01_couplers_WVALID;
  assign S_AXI_arready[0] = m01_couplers_to_m01_couplers_ARREADY;
  assign S_AXI_awready[0] = m01_couplers_to_m01_couplers_AWREADY;
  assign S_AXI_bid[1:0] = m01_couplers_to_m01_couplers_BID;
  assign S_AXI_bresp[1:0] = m01_couplers_to_m01_couplers_BRESP;
  assign S_AXI_bvalid[0] = m01_couplers_to_m01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_m01_couplers_RDATA;
  assign S_AXI_rid[1:0] = m01_couplers_to_m01_couplers_RID;
  assign S_AXI_rlast[0] = m01_couplers_to_m01_couplers_RLAST;
  assign S_AXI_rresp[1:0] = m01_couplers_to_m01_couplers_RRESP;
  assign S_AXI_rvalid[0] = m01_couplers_to_m01_couplers_RVALID;
  assign S_AXI_wready[0] = m01_couplers_to_m01_couplers_WREADY;
  assign m01_couplers_to_m01_couplers_ARADDR = S_AXI_araddr[63:0];
  assign m01_couplers_to_m01_couplers_ARBURST = S_AXI_arburst[1:0];
  assign m01_couplers_to_m01_couplers_ARCACHE = S_AXI_arcache[3:0];
  assign m01_couplers_to_m01_couplers_ARID = S_AXI_arid[1:0];
  assign m01_couplers_to_m01_couplers_ARLEN = S_AXI_arlen[7:0];
  assign m01_couplers_to_m01_couplers_ARLOCK = S_AXI_arlock[0];
  assign m01_couplers_to_m01_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m01_couplers_to_m01_couplers_ARQOS = S_AXI_arqos[3:0];
  assign m01_couplers_to_m01_couplers_ARREADY = M_AXI_arready[0];
  assign m01_couplers_to_m01_couplers_ARSIZE = S_AXI_arsize[2:0];
  assign m01_couplers_to_m01_couplers_ARVALID = S_AXI_arvalid[0];
  assign m01_couplers_to_m01_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign m01_couplers_to_m01_couplers_AWBURST = S_AXI_awburst[1:0];
  assign m01_couplers_to_m01_couplers_AWCACHE = S_AXI_awcache[3:0];
  assign m01_couplers_to_m01_couplers_AWID = S_AXI_awid[1:0];
  assign m01_couplers_to_m01_couplers_AWLEN = S_AXI_awlen[7:0];
  assign m01_couplers_to_m01_couplers_AWLOCK = S_AXI_awlock[0];
  assign m01_couplers_to_m01_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m01_couplers_to_m01_couplers_AWQOS = S_AXI_awqos[3:0];
  assign m01_couplers_to_m01_couplers_AWREADY = M_AXI_awready[0];
  assign m01_couplers_to_m01_couplers_AWSIZE = S_AXI_awsize[2:0];
  assign m01_couplers_to_m01_couplers_AWVALID = S_AXI_awvalid[0];
  assign m01_couplers_to_m01_couplers_BID = M_AXI_bid[1:0];
  assign m01_couplers_to_m01_couplers_BREADY = S_AXI_bready[0];
  assign m01_couplers_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_couplers_to_m01_couplers_BVALID = M_AXI_bvalid[0];
  assign m01_couplers_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_couplers_to_m01_couplers_RID = M_AXI_rid[1:0];
  assign m01_couplers_to_m01_couplers_RLAST = M_AXI_rlast[0];
  assign m01_couplers_to_m01_couplers_RREADY = S_AXI_rready[0];
  assign m01_couplers_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_couplers_to_m01_couplers_RVALID = M_AXI_rvalid[0];
  assign m01_couplers_to_m01_couplers_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_m01_couplers_WLAST = S_AXI_wlast[0];
  assign m01_couplers_to_m01_couplers_WREADY = M_AXI_wready[0];
  assign m01_couplers_to_m01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_m01_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m01_couplers_imp_Y65RAD
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [6:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [6:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]auto_cc_to_auto_pc_ARADDR;
  wire [1:0]auto_cc_to_auto_pc_ARBURST;
  wire [3:0]auto_cc_to_auto_pc_ARCACHE;
  wire [1:0]auto_cc_to_auto_pc_ARID;
  wire [7:0]auto_cc_to_auto_pc_ARLEN;
  wire [0:0]auto_cc_to_auto_pc_ARLOCK;
  wire [2:0]auto_cc_to_auto_pc_ARPROT;
  wire [3:0]auto_cc_to_auto_pc_ARQOS;
  wire auto_cc_to_auto_pc_ARREADY;
  wire [3:0]auto_cc_to_auto_pc_ARREGION;
  wire [2:0]auto_cc_to_auto_pc_ARSIZE;
  wire auto_cc_to_auto_pc_ARVALID;
  wire [63:0]auto_cc_to_auto_pc_AWADDR;
  wire [1:0]auto_cc_to_auto_pc_AWBURST;
  wire [3:0]auto_cc_to_auto_pc_AWCACHE;
  wire [1:0]auto_cc_to_auto_pc_AWID;
  wire [7:0]auto_cc_to_auto_pc_AWLEN;
  wire [0:0]auto_cc_to_auto_pc_AWLOCK;
  wire [2:0]auto_cc_to_auto_pc_AWPROT;
  wire [3:0]auto_cc_to_auto_pc_AWQOS;
  wire auto_cc_to_auto_pc_AWREADY;
  wire [3:0]auto_cc_to_auto_pc_AWREGION;
  wire [2:0]auto_cc_to_auto_pc_AWSIZE;
  wire auto_cc_to_auto_pc_AWVALID;
  wire [1:0]auto_cc_to_auto_pc_BID;
  wire auto_cc_to_auto_pc_BREADY;
  wire [1:0]auto_cc_to_auto_pc_BRESP;
  wire auto_cc_to_auto_pc_BVALID;
  wire [31:0]auto_cc_to_auto_pc_RDATA;
  wire [1:0]auto_cc_to_auto_pc_RID;
  wire auto_cc_to_auto_pc_RLAST;
  wire auto_cc_to_auto_pc_RREADY;
  wire [1:0]auto_cc_to_auto_pc_RRESP;
  wire auto_cc_to_auto_pc_RVALID;
  wire [31:0]auto_cc_to_auto_pc_WDATA;
  wire auto_cc_to_auto_pc_WLAST;
  wire auto_cc_to_auto_pc_WREADY;
  wire [3:0]auto_cc_to_auto_pc_WSTRB;
  wire auto_cc_to_auto_pc_WVALID;
  wire [63:0]auto_pc_to_m01_regslice_ARADDR;
  wire [2:0]auto_pc_to_m01_regslice_ARPROT;
  wire auto_pc_to_m01_regslice_ARREADY;
  wire auto_pc_to_m01_regslice_ARVALID;
  wire [63:0]auto_pc_to_m01_regslice_AWADDR;
  wire [2:0]auto_pc_to_m01_regslice_AWPROT;
  wire auto_pc_to_m01_regslice_AWREADY;
  wire auto_pc_to_m01_regslice_AWVALID;
  wire auto_pc_to_m01_regslice_BREADY;
  wire [1:0]auto_pc_to_m01_regslice_BRESP;
  wire auto_pc_to_m01_regslice_BVALID;
  wire [31:0]auto_pc_to_m01_regslice_RDATA;
  wire auto_pc_to_m01_regslice_RREADY;
  wire [1:0]auto_pc_to_m01_regslice_RRESP;
  wire auto_pc_to_m01_regslice_RVALID;
  wire [31:0]auto_pc_to_m01_regslice_WDATA;
  wire auto_pc_to_m01_regslice_WREADY;
  wire [3:0]auto_pc_to_m01_regslice_WSTRB;
  wire auto_pc_to_m01_regslice_WVALID;
  wire [63:0]m01_couplers_to_auto_cc_ARADDR;
  wire [1:0]m01_couplers_to_auto_cc_ARBURST;
  wire [3:0]m01_couplers_to_auto_cc_ARCACHE;
  wire [1:0]m01_couplers_to_auto_cc_ARID;
  wire [7:0]m01_couplers_to_auto_cc_ARLEN;
  wire [0:0]m01_couplers_to_auto_cc_ARLOCK;
  wire [2:0]m01_couplers_to_auto_cc_ARPROT;
  wire [3:0]m01_couplers_to_auto_cc_ARQOS;
  wire m01_couplers_to_auto_cc_ARREADY;
  wire [3:0]m01_couplers_to_auto_cc_ARREGION;
  wire [2:0]m01_couplers_to_auto_cc_ARSIZE;
  wire m01_couplers_to_auto_cc_ARVALID;
  wire [63:0]m01_couplers_to_auto_cc_AWADDR;
  wire [1:0]m01_couplers_to_auto_cc_AWBURST;
  wire [3:0]m01_couplers_to_auto_cc_AWCACHE;
  wire [1:0]m01_couplers_to_auto_cc_AWID;
  wire [7:0]m01_couplers_to_auto_cc_AWLEN;
  wire [0:0]m01_couplers_to_auto_cc_AWLOCK;
  wire [2:0]m01_couplers_to_auto_cc_AWPROT;
  wire [3:0]m01_couplers_to_auto_cc_AWQOS;
  wire m01_couplers_to_auto_cc_AWREADY;
  wire [3:0]m01_couplers_to_auto_cc_AWREGION;
  wire [2:0]m01_couplers_to_auto_cc_AWSIZE;
  wire m01_couplers_to_auto_cc_AWVALID;
  wire [1:0]m01_couplers_to_auto_cc_BID;
  wire m01_couplers_to_auto_cc_BREADY;
  wire [1:0]m01_couplers_to_auto_cc_BRESP;
  wire m01_couplers_to_auto_cc_BVALID;
  wire [31:0]m01_couplers_to_auto_cc_RDATA;
  wire [1:0]m01_couplers_to_auto_cc_RID;
  wire m01_couplers_to_auto_cc_RLAST;
  wire m01_couplers_to_auto_cc_RREADY;
  wire [1:0]m01_couplers_to_auto_cc_RRESP;
  wire m01_couplers_to_auto_cc_RVALID;
  wire [31:0]m01_couplers_to_auto_cc_WDATA;
  wire m01_couplers_to_auto_cc_WLAST;
  wire m01_couplers_to_auto_cc_WREADY;
  wire [3:0]m01_couplers_to_auto_cc_WSTRB;
  wire m01_couplers_to_auto_cc_WVALID;
  wire [6:0]m01_regslice_to_m01_couplers_ARADDR;
  wire [2:0]m01_regslice_to_m01_couplers_ARPROT;
  wire m01_regslice_to_m01_couplers_ARREADY;
  wire m01_regslice_to_m01_couplers_ARVALID;
  wire [6:0]m01_regslice_to_m01_couplers_AWADDR;
  wire [2:0]m01_regslice_to_m01_couplers_AWPROT;
  wire m01_regslice_to_m01_couplers_AWREADY;
  wire m01_regslice_to_m01_couplers_AWVALID;
  wire m01_regslice_to_m01_couplers_BREADY;
  wire [1:0]m01_regslice_to_m01_couplers_BRESP;
  wire m01_regslice_to_m01_couplers_BVALID;
  wire [31:0]m01_regslice_to_m01_couplers_RDATA;
  wire m01_regslice_to_m01_couplers_RREADY;
  wire [1:0]m01_regslice_to_m01_couplers_RRESP;
  wire m01_regslice_to_m01_couplers_RVALID;
  wire [31:0]m01_regslice_to_m01_couplers_WDATA;
  wire m01_regslice_to_m01_couplers_WREADY;
  wire [3:0]m01_regslice_to_m01_couplers_WSTRB;
  wire m01_regslice_to_m01_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[6:0] = m01_regslice_to_m01_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m01_regslice_to_m01_couplers_ARPROT;
  assign M_AXI_arvalid = m01_regslice_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[6:0] = m01_regslice_to_m01_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m01_regslice_to_m01_couplers_AWPROT;
  assign M_AXI_awvalid = m01_regslice_to_m01_couplers_AWVALID;
  assign M_AXI_bready = m01_regslice_to_m01_couplers_BREADY;
  assign M_AXI_rready = m01_regslice_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_regslice_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_regslice_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid = m01_regslice_to_m01_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m01_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m01_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bid[1:0] = m01_couplers_to_auto_cc_BID;
  assign S_AXI_bresp[1:0] = m01_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m01_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_auto_cc_RDATA;
  assign S_AXI_rid[1:0] = m01_couplers_to_auto_cc_RID;
  assign S_AXI_rlast = m01_couplers_to_auto_cc_RLAST;
  assign S_AXI_rresp[1:0] = m01_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m01_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m01_couplers_to_auto_cc_WREADY;
  assign m01_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m01_couplers_to_auto_cc_ARBURST = S_AXI_arburst[1:0];
  assign m01_couplers_to_auto_cc_ARCACHE = S_AXI_arcache[3:0];
  assign m01_couplers_to_auto_cc_ARID = S_AXI_arid[1:0];
  assign m01_couplers_to_auto_cc_ARLEN = S_AXI_arlen[7:0];
  assign m01_couplers_to_auto_cc_ARLOCK = S_AXI_arlock[0];
  assign m01_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m01_couplers_to_auto_cc_ARQOS = S_AXI_arqos[3:0];
  assign m01_couplers_to_auto_cc_ARREGION = S_AXI_arregion[3:0];
  assign m01_couplers_to_auto_cc_ARSIZE = S_AXI_arsize[2:0];
  assign m01_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m01_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m01_couplers_to_auto_cc_AWBURST = S_AXI_awburst[1:0];
  assign m01_couplers_to_auto_cc_AWCACHE = S_AXI_awcache[3:0];
  assign m01_couplers_to_auto_cc_AWID = S_AXI_awid[1:0];
  assign m01_couplers_to_auto_cc_AWLEN = S_AXI_awlen[7:0];
  assign m01_couplers_to_auto_cc_AWLOCK = S_AXI_awlock[0];
  assign m01_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m01_couplers_to_auto_cc_AWQOS = S_AXI_awqos[3:0];
  assign m01_couplers_to_auto_cc_AWREGION = S_AXI_awregion[3:0];
  assign m01_couplers_to_auto_cc_AWSIZE = S_AXI_awsize[2:0];
  assign m01_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m01_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m01_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m01_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_auto_cc_WLAST = S_AXI_wlast;
  assign m01_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m01_regslice_to_m01_couplers_ARREADY = M_AXI_arready;
  assign m01_regslice_to_m01_couplers_AWREADY = M_AXI_awready;
  assign m01_regslice_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_regslice_to_m01_couplers_BVALID = M_AXI_bvalid;
  assign m01_regslice_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_regslice_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_regslice_to_m01_couplers_RVALID = M_AXI_rvalid;
  assign m01_regslice_to_m01_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_0 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_auto_pc_ARADDR),
        .m_axi_arburst(auto_cc_to_auto_pc_ARBURST),
        .m_axi_arcache(auto_cc_to_auto_pc_ARCACHE),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arid(auto_cc_to_auto_pc_ARID),
        .m_axi_arlen(auto_cc_to_auto_pc_ARLEN),
        .m_axi_arlock(auto_cc_to_auto_pc_ARLOCK),
        .m_axi_arprot(auto_cc_to_auto_pc_ARPROT),
        .m_axi_arqos(auto_cc_to_auto_pc_ARQOS),
        .m_axi_arready(auto_cc_to_auto_pc_ARREADY),
        .m_axi_arregion(auto_cc_to_auto_pc_ARREGION),
        .m_axi_arsize(auto_cc_to_auto_pc_ARSIZE),
        .m_axi_arvalid(auto_cc_to_auto_pc_ARVALID),
        .m_axi_awaddr(auto_cc_to_auto_pc_AWADDR),
        .m_axi_awburst(auto_cc_to_auto_pc_AWBURST),
        .m_axi_awcache(auto_cc_to_auto_pc_AWCACHE),
        .m_axi_awid(auto_cc_to_auto_pc_AWID),
        .m_axi_awlen(auto_cc_to_auto_pc_AWLEN),
        .m_axi_awlock(auto_cc_to_auto_pc_AWLOCK),
        .m_axi_awprot(auto_cc_to_auto_pc_AWPROT),
        .m_axi_awqos(auto_cc_to_auto_pc_AWQOS),
        .m_axi_awready(auto_cc_to_auto_pc_AWREADY),
        .m_axi_awregion(auto_cc_to_auto_pc_AWREGION),
        .m_axi_awsize(auto_cc_to_auto_pc_AWSIZE),
        .m_axi_awvalid(auto_cc_to_auto_pc_AWVALID),
        .m_axi_bid(auto_cc_to_auto_pc_BID),
        .m_axi_bready(auto_cc_to_auto_pc_BREADY),
        .m_axi_bresp(auto_cc_to_auto_pc_BRESP),
        .m_axi_bvalid(auto_cc_to_auto_pc_BVALID),
        .m_axi_rdata(auto_cc_to_auto_pc_RDATA),
        .m_axi_rid(auto_cc_to_auto_pc_RID),
        .m_axi_rlast(auto_cc_to_auto_pc_RLAST),
        .m_axi_rready(auto_cc_to_auto_pc_RREADY),
        .m_axi_rresp(auto_cc_to_auto_pc_RRESP),
        .m_axi_rvalid(auto_cc_to_auto_pc_RVALID),
        .m_axi_wdata(auto_cc_to_auto_pc_WDATA),
        .m_axi_wlast(auto_cc_to_auto_pc_WLAST),
        .m_axi_wready(auto_cc_to_auto_pc_WREADY),
        .m_axi_wstrb(auto_cc_to_auto_pc_WSTRB),
        .m_axi_wvalid(auto_cc_to_auto_pc_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m01_couplers_to_auto_cc_ARADDR),
        .s_axi_arburst(m01_couplers_to_auto_cc_ARBURST),
        .s_axi_arcache(m01_couplers_to_auto_cc_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arid(m01_couplers_to_auto_cc_ARID),
        .s_axi_arlen(m01_couplers_to_auto_cc_ARLEN),
        .s_axi_arlock(m01_couplers_to_auto_cc_ARLOCK),
        .s_axi_arprot(m01_couplers_to_auto_cc_ARPROT),
        .s_axi_arqos(m01_couplers_to_auto_cc_ARQOS),
        .s_axi_arready(m01_couplers_to_auto_cc_ARREADY),
        .s_axi_arregion(m01_couplers_to_auto_cc_ARREGION),
        .s_axi_arsize(m01_couplers_to_auto_cc_ARSIZE),
        .s_axi_arvalid(m01_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m01_couplers_to_auto_cc_AWADDR),
        .s_axi_awburst(m01_couplers_to_auto_cc_AWBURST),
        .s_axi_awcache(m01_couplers_to_auto_cc_AWCACHE),
        .s_axi_awid(m01_couplers_to_auto_cc_AWID),
        .s_axi_awlen(m01_couplers_to_auto_cc_AWLEN),
        .s_axi_awlock(m01_couplers_to_auto_cc_AWLOCK),
        .s_axi_awprot(m01_couplers_to_auto_cc_AWPROT),
        .s_axi_awqos(m01_couplers_to_auto_cc_AWQOS),
        .s_axi_awready(m01_couplers_to_auto_cc_AWREADY),
        .s_axi_awregion(m01_couplers_to_auto_cc_AWREGION),
        .s_axi_awsize(m01_couplers_to_auto_cc_AWSIZE),
        .s_axi_awvalid(m01_couplers_to_auto_cc_AWVALID),
        .s_axi_bid(m01_couplers_to_auto_cc_BID),
        .s_axi_bready(m01_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m01_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m01_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m01_couplers_to_auto_cc_RDATA),
        .s_axi_rid(m01_couplers_to_auto_cc_RID),
        .s_axi_rlast(m01_couplers_to_auto_cc_RLAST),
        .s_axi_rready(m01_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m01_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m01_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m01_couplers_to_auto_cc_WDATA),
        .s_axi_wlast(m01_couplers_to_auto_cc_WLAST),
        .s_axi_wready(m01_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m01_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m01_couplers_to_auto_cc_WVALID));
  emu_auto_pc_7 auto_pc
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(auto_pc_to_m01_regslice_ARADDR),
        .m_axi_arprot(auto_pc_to_m01_regslice_ARPROT),
        .m_axi_arready(auto_pc_to_m01_regslice_ARREADY),
        .m_axi_arvalid(auto_pc_to_m01_regslice_ARVALID),
        .m_axi_awaddr(auto_pc_to_m01_regslice_AWADDR),
        .m_axi_awprot(auto_pc_to_m01_regslice_AWPROT),
        .m_axi_awready(auto_pc_to_m01_regslice_AWREADY),
        .m_axi_awvalid(auto_pc_to_m01_regslice_AWVALID),
        .m_axi_bready(auto_pc_to_m01_regslice_BREADY),
        .m_axi_bresp(auto_pc_to_m01_regslice_BRESP),
        .m_axi_bvalid(auto_pc_to_m01_regslice_BVALID),
        .m_axi_rdata(auto_pc_to_m01_regslice_RDATA),
        .m_axi_rready(auto_pc_to_m01_regslice_RREADY),
        .m_axi_rresp(auto_pc_to_m01_regslice_RRESP),
        .m_axi_rvalid(auto_pc_to_m01_regslice_RVALID),
        .m_axi_wdata(auto_pc_to_m01_regslice_WDATA),
        .m_axi_wready(auto_pc_to_m01_regslice_WREADY),
        .m_axi_wstrb(auto_pc_to_m01_regslice_WSTRB),
        .m_axi_wvalid(auto_pc_to_m01_regslice_WVALID),
        .s_axi_araddr(auto_cc_to_auto_pc_ARADDR),
        .s_axi_arburst(auto_cc_to_auto_pc_ARBURST),
        .s_axi_arcache(auto_cc_to_auto_pc_ARCACHE),
        .s_axi_arid(auto_cc_to_auto_pc_ARID),
        .s_axi_arlen(auto_cc_to_auto_pc_ARLEN),
        .s_axi_arlock(auto_cc_to_auto_pc_ARLOCK),
        .s_axi_arprot(auto_cc_to_auto_pc_ARPROT),
        .s_axi_arqos(auto_cc_to_auto_pc_ARQOS),
        .s_axi_arready(auto_cc_to_auto_pc_ARREADY),
        .s_axi_arregion(auto_cc_to_auto_pc_ARREGION),
        .s_axi_arsize(auto_cc_to_auto_pc_ARSIZE),
        .s_axi_arvalid(auto_cc_to_auto_pc_ARVALID),
        .s_axi_awaddr(auto_cc_to_auto_pc_AWADDR),
        .s_axi_awburst(auto_cc_to_auto_pc_AWBURST),
        .s_axi_awcache(auto_cc_to_auto_pc_AWCACHE),
        .s_axi_awid(auto_cc_to_auto_pc_AWID),
        .s_axi_awlen(auto_cc_to_auto_pc_AWLEN),
        .s_axi_awlock(auto_cc_to_auto_pc_AWLOCK),
        .s_axi_awprot(auto_cc_to_auto_pc_AWPROT),
        .s_axi_awqos(auto_cc_to_auto_pc_AWQOS),
        .s_axi_awready(auto_cc_to_auto_pc_AWREADY),
        .s_axi_awregion(auto_cc_to_auto_pc_AWREGION),
        .s_axi_awsize(auto_cc_to_auto_pc_AWSIZE),
        .s_axi_awvalid(auto_cc_to_auto_pc_AWVALID),
        .s_axi_bid(auto_cc_to_auto_pc_BID),
        .s_axi_bready(auto_cc_to_auto_pc_BREADY),
        .s_axi_bresp(auto_cc_to_auto_pc_BRESP),
        .s_axi_bvalid(auto_cc_to_auto_pc_BVALID),
        .s_axi_rdata(auto_cc_to_auto_pc_RDATA),
        .s_axi_rid(auto_cc_to_auto_pc_RID),
        .s_axi_rlast(auto_cc_to_auto_pc_RLAST),
        .s_axi_rready(auto_cc_to_auto_pc_RREADY),
        .s_axi_rresp(auto_cc_to_auto_pc_RRESP),
        .s_axi_rvalid(auto_cc_to_auto_pc_RVALID),
        .s_axi_wdata(auto_cc_to_auto_pc_WDATA),
        .s_axi_wlast(auto_cc_to_auto_pc_WLAST),
        .s_axi_wready(auto_cc_to_auto_pc_WREADY),
        .s_axi_wstrb(auto_cc_to_auto_pc_WSTRB),
        .s_axi_wvalid(auto_cc_to_auto_pc_WVALID));
  emu_m01_regslice_2 m01_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m01_regslice_to_m01_couplers_ARADDR),
        .m_axi_arprot(m01_regslice_to_m01_couplers_ARPROT),
        .m_axi_arready(m01_regslice_to_m01_couplers_ARREADY),
        .m_axi_arvalid(m01_regslice_to_m01_couplers_ARVALID),
        .m_axi_awaddr(m01_regslice_to_m01_couplers_AWADDR),
        .m_axi_awprot(m01_regslice_to_m01_couplers_AWPROT),
        .m_axi_awready(m01_regslice_to_m01_couplers_AWREADY),
        .m_axi_awvalid(m01_regslice_to_m01_couplers_AWVALID),
        .m_axi_bready(m01_regslice_to_m01_couplers_BREADY),
        .m_axi_bresp(m01_regslice_to_m01_couplers_BRESP),
        .m_axi_bvalid(m01_regslice_to_m01_couplers_BVALID),
        .m_axi_rdata(m01_regslice_to_m01_couplers_RDATA),
        .m_axi_rready(m01_regslice_to_m01_couplers_RREADY),
        .m_axi_rresp(m01_regslice_to_m01_couplers_RRESP),
        .m_axi_rvalid(m01_regslice_to_m01_couplers_RVALID),
        .m_axi_wdata(m01_regslice_to_m01_couplers_WDATA),
        .m_axi_wready(m01_regslice_to_m01_couplers_WREADY),
        .m_axi_wstrb(m01_regslice_to_m01_couplers_WSTRB),
        .m_axi_wvalid(m01_regslice_to_m01_couplers_WVALID),
        .s_axi_araddr(auto_pc_to_m01_regslice_ARADDR[6:0]),
        .s_axi_arprot(auto_pc_to_m01_regslice_ARPROT),
        .s_axi_arready(auto_pc_to_m01_regslice_ARREADY),
        .s_axi_arvalid(auto_pc_to_m01_regslice_ARVALID),
        .s_axi_awaddr(auto_pc_to_m01_regslice_AWADDR[6:0]),
        .s_axi_awprot(auto_pc_to_m01_regslice_AWPROT),
        .s_axi_awready(auto_pc_to_m01_regslice_AWREADY),
        .s_axi_awvalid(auto_pc_to_m01_regslice_AWVALID),
        .s_axi_bready(auto_pc_to_m01_regslice_BREADY),
        .s_axi_bresp(auto_pc_to_m01_regslice_BRESP),
        .s_axi_bvalid(auto_pc_to_m01_regslice_BVALID),
        .s_axi_rdata(auto_pc_to_m01_regslice_RDATA),
        .s_axi_rready(auto_pc_to_m01_regslice_RREADY),
        .s_axi_rresp(auto_pc_to_m01_regslice_RRESP),
        .s_axi_rvalid(auto_pc_to_m01_regslice_RVALID),
        .s_axi_wdata(auto_pc_to_m01_regslice_WDATA),
        .s_axi_wready(auto_pc_to_m01_regslice_WREADY),
        .s_axi_wstrb(auto_pc_to_m01_regslice_WSTRB),
        .s_axi_wvalid(auto_pc_to_m01_regslice_WVALID));
endmodule

module m02_couplers_imp_1A3IVOC
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]auto_pc_to_m02_couplers_ARADDR;
  wire [2:0]auto_pc_to_m02_couplers_ARPROT;
  wire auto_pc_to_m02_couplers_ARREADY;
  wire auto_pc_to_m02_couplers_ARVALID;
  wire [63:0]auto_pc_to_m02_couplers_AWADDR;
  wire [2:0]auto_pc_to_m02_couplers_AWPROT;
  wire auto_pc_to_m02_couplers_AWREADY;
  wire auto_pc_to_m02_couplers_AWVALID;
  wire auto_pc_to_m02_couplers_BREADY;
  wire [1:0]auto_pc_to_m02_couplers_BRESP;
  wire auto_pc_to_m02_couplers_BVALID;
  wire [31:0]auto_pc_to_m02_couplers_RDATA;
  wire auto_pc_to_m02_couplers_RREADY;
  wire [1:0]auto_pc_to_m02_couplers_RRESP;
  wire auto_pc_to_m02_couplers_RVALID;
  wire [31:0]auto_pc_to_m02_couplers_WDATA;
  wire auto_pc_to_m02_couplers_WREADY;
  wire [3:0]auto_pc_to_m02_couplers_WSTRB;
  wire auto_pc_to_m02_couplers_WVALID;
  wire [63:0]m02_couplers_to_auto_pc_ARADDR;
  wire [1:0]m02_couplers_to_auto_pc_ARBURST;
  wire [3:0]m02_couplers_to_auto_pc_ARCACHE;
  wire [1:0]m02_couplers_to_auto_pc_ARID;
  wire [7:0]m02_couplers_to_auto_pc_ARLEN;
  wire [0:0]m02_couplers_to_auto_pc_ARLOCK;
  wire [2:0]m02_couplers_to_auto_pc_ARPROT;
  wire [3:0]m02_couplers_to_auto_pc_ARQOS;
  wire m02_couplers_to_auto_pc_ARREADY;
  wire [3:0]m02_couplers_to_auto_pc_ARREGION;
  wire [2:0]m02_couplers_to_auto_pc_ARSIZE;
  wire m02_couplers_to_auto_pc_ARVALID;
  wire [63:0]m02_couplers_to_auto_pc_AWADDR;
  wire [1:0]m02_couplers_to_auto_pc_AWBURST;
  wire [3:0]m02_couplers_to_auto_pc_AWCACHE;
  wire [1:0]m02_couplers_to_auto_pc_AWID;
  wire [7:0]m02_couplers_to_auto_pc_AWLEN;
  wire [0:0]m02_couplers_to_auto_pc_AWLOCK;
  wire [2:0]m02_couplers_to_auto_pc_AWPROT;
  wire [3:0]m02_couplers_to_auto_pc_AWQOS;
  wire m02_couplers_to_auto_pc_AWREADY;
  wire [3:0]m02_couplers_to_auto_pc_AWREGION;
  wire [2:0]m02_couplers_to_auto_pc_AWSIZE;
  wire m02_couplers_to_auto_pc_AWVALID;
  wire [1:0]m02_couplers_to_auto_pc_BID;
  wire m02_couplers_to_auto_pc_BREADY;
  wire [1:0]m02_couplers_to_auto_pc_BRESP;
  wire m02_couplers_to_auto_pc_BVALID;
  wire [31:0]m02_couplers_to_auto_pc_RDATA;
  wire [1:0]m02_couplers_to_auto_pc_RID;
  wire m02_couplers_to_auto_pc_RLAST;
  wire m02_couplers_to_auto_pc_RREADY;
  wire [1:0]m02_couplers_to_auto_pc_RRESP;
  wire m02_couplers_to_auto_pc_RVALID;
  wire [31:0]m02_couplers_to_auto_pc_WDATA;
  wire m02_couplers_to_auto_pc_WLAST;
  wire m02_couplers_to_auto_pc_WREADY;
  wire [3:0]m02_couplers_to_auto_pc_WSTRB;
  wire m02_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[63:0] = auto_pc_to_m02_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_m02_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_m02_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = auto_pc_to_m02_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_m02_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_m02_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_m02_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_m02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_m02_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_m02_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_m02_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m02_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = m02_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[1:0] = m02_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = m02_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = m02_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = m02_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[1:0] = m02_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = m02_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = m02_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = m02_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = m02_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_m02_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_m02_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_m02_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_m02_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_m02_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_m02_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_m02_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_m02_couplers_WREADY = M_AXI_wready;
  assign m02_couplers_to_auto_pc_ARADDR = S_AXI_araddr[63:0];
  assign m02_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign m02_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign m02_couplers_to_auto_pc_ARID = S_AXI_arid[1:0];
  assign m02_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign m02_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[0];
  assign m02_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign m02_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign m02_couplers_to_auto_pc_ARREGION = S_AXI_arregion[3:0];
  assign m02_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign m02_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign m02_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[63:0];
  assign m02_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign m02_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign m02_couplers_to_auto_pc_AWID = S_AXI_awid[1:0];
  assign m02_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign m02_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[0];
  assign m02_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign m02_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign m02_couplers_to_auto_pc_AWREGION = S_AXI_awregion[3:0];
  assign m02_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign m02_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign m02_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign m02_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign m02_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign m02_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign m02_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign m02_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  emu_auto_pc_2 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_m02_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_m02_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_m02_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_m02_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_m02_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_m02_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_m02_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_m02_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_m02_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_m02_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_m02_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_m02_couplers_RDATA),
        .m_axi_rready(auto_pc_to_m02_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_m02_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_m02_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_m02_couplers_WDATA),
        .m_axi_wready(auto_pc_to_m02_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_m02_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_m02_couplers_WVALID),
        .s_axi_araddr(m02_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(m02_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(m02_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(m02_couplers_to_auto_pc_ARID),
        .s_axi_arlen(m02_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(m02_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(m02_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(m02_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(m02_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion(m02_couplers_to_auto_pc_ARREGION),
        .s_axi_arsize(m02_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(m02_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(m02_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(m02_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(m02_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(m02_couplers_to_auto_pc_AWID),
        .s_axi_awlen(m02_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(m02_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(m02_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(m02_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(m02_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion(m02_couplers_to_auto_pc_AWREGION),
        .s_axi_awsize(m02_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(m02_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(m02_couplers_to_auto_pc_BID),
        .s_axi_bready(m02_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(m02_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(m02_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(m02_couplers_to_auto_pc_RDATA),
        .s_axi_rid(m02_couplers_to_auto_pc_RID),
        .s_axi_rlast(m02_couplers_to_auto_pc_RLAST),
        .s_axi_rready(m02_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(m02_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(m02_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(m02_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(m02_couplers_to_auto_pc_WLAST),
        .s_axi_wready(m02_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(m02_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(m02_couplers_to_auto_pc_WVALID));
endmodule

module m02_couplers_imp_2SPS0F
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [63:0]m02_couplers_to_m02_couplers_ARADDR;
  wire [0:0]m02_couplers_to_m02_couplers_ARREADY;
  wire [0:0]m02_couplers_to_m02_couplers_ARVALID;
  wire [63:0]m02_couplers_to_m02_couplers_AWADDR;
  wire [0:0]m02_couplers_to_m02_couplers_AWREADY;
  wire [0:0]m02_couplers_to_m02_couplers_AWVALID;
  wire [0:0]m02_couplers_to_m02_couplers_BREADY;
  wire [1:0]m02_couplers_to_m02_couplers_BRESP;
  wire [0:0]m02_couplers_to_m02_couplers_BVALID;
  wire [31:0]m02_couplers_to_m02_couplers_RDATA;
  wire [0:0]m02_couplers_to_m02_couplers_RREADY;
  wire [1:0]m02_couplers_to_m02_couplers_RRESP;
  wire [0:0]m02_couplers_to_m02_couplers_RVALID;
  wire [31:0]m02_couplers_to_m02_couplers_WDATA;
  wire [0:0]m02_couplers_to_m02_couplers_WREADY;
  wire [3:0]m02_couplers_to_m02_couplers_WSTRB;
  wire [0:0]m02_couplers_to_m02_couplers_WVALID;

  assign M_AXI_araddr[63:0] = m02_couplers_to_m02_couplers_ARADDR;
  assign M_AXI_arvalid[0] = m02_couplers_to_m02_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = m02_couplers_to_m02_couplers_AWADDR;
  assign M_AXI_awvalid[0] = m02_couplers_to_m02_couplers_AWVALID;
  assign M_AXI_bready[0] = m02_couplers_to_m02_couplers_BREADY;
  assign M_AXI_rready[0] = m02_couplers_to_m02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m02_couplers_to_m02_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m02_couplers_to_m02_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m02_couplers_to_m02_couplers_WVALID;
  assign S_AXI_arready[0] = m02_couplers_to_m02_couplers_ARREADY;
  assign S_AXI_awready[0] = m02_couplers_to_m02_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m02_couplers_to_m02_couplers_BRESP;
  assign S_AXI_bvalid[0] = m02_couplers_to_m02_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m02_couplers_to_m02_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m02_couplers_to_m02_couplers_RRESP;
  assign S_AXI_rvalid[0] = m02_couplers_to_m02_couplers_RVALID;
  assign S_AXI_wready[0] = m02_couplers_to_m02_couplers_WREADY;
  assign m02_couplers_to_m02_couplers_ARADDR = S_AXI_araddr[63:0];
  assign m02_couplers_to_m02_couplers_ARREADY = M_AXI_arready[0];
  assign m02_couplers_to_m02_couplers_ARVALID = S_AXI_arvalid[0];
  assign m02_couplers_to_m02_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign m02_couplers_to_m02_couplers_AWREADY = M_AXI_awready[0];
  assign m02_couplers_to_m02_couplers_AWVALID = S_AXI_awvalid[0];
  assign m02_couplers_to_m02_couplers_BREADY = S_AXI_bready[0];
  assign m02_couplers_to_m02_couplers_BRESP = M_AXI_bresp[1:0];
  assign m02_couplers_to_m02_couplers_BVALID = M_AXI_bvalid[0];
  assign m02_couplers_to_m02_couplers_RDATA = M_AXI_rdata[31:0];
  assign m02_couplers_to_m02_couplers_RREADY = S_AXI_rready[0];
  assign m02_couplers_to_m02_couplers_RRESP = M_AXI_rresp[1:0];
  assign m02_couplers_to_m02_couplers_RVALID = M_AXI_rvalid[0];
  assign m02_couplers_to_m02_couplers_WDATA = S_AXI_wdata[31:0];
  assign m02_couplers_to_m02_couplers_WREADY = M_AXI_wready[0];
  assign m02_couplers_to_m02_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m02_couplers_to_m02_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m02_couplers_imp_9I7M4V
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m02_regslice_ARADDR;
  wire [2:0]auto_cc_to_m02_regslice_ARPROT;
  wire auto_cc_to_m02_regslice_ARREADY;
  wire auto_cc_to_m02_regslice_ARVALID;
  wire [7:0]auto_cc_to_m02_regslice_AWADDR;
  wire [2:0]auto_cc_to_m02_regslice_AWPROT;
  wire auto_cc_to_m02_regslice_AWREADY;
  wire auto_cc_to_m02_regslice_AWVALID;
  wire auto_cc_to_m02_regslice_BREADY;
  wire [1:0]auto_cc_to_m02_regslice_BRESP;
  wire auto_cc_to_m02_regslice_BVALID;
  wire [31:0]auto_cc_to_m02_regslice_RDATA;
  wire auto_cc_to_m02_regslice_RREADY;
  wire [1:0]auto_cc_to_m02_regslice_RRESP;
  wire auto_cc_to_m02_regslice_RVALID;
  wire [31:0]auto_cc_to_m02_regslice_WDATA;
  wire auto_cc_to_m02_regslice_WREADY;
  wire [3:0]auto_cc_to_m02_regslice_WSTRB;
  wire auto_cc_to_m02_regslice_WVALID;
  wire [63:0]m02_couplers_to_auto_cc_ARADDR;
  wire [2:0]m02_couplers_to_auto_cc_ARPROT;
  wire m02_couplers_to_auto_cc_ARREADY;
  wire m02_couplers_to_auto_cc_ARVALID;
  wire [63:0]m02_couplers_to_auto_cc_AWADDR;
  wire [2:0]m02_couplers_to_auto_cc_AWPROT;
  wire m02_couplers_to_auto_cc_AWREADY;
  wire m02_couplers_to_auto_cc_AWVALID;
  wire m02_couplers_to_auto_cc_BREADY;
  wire [1:0]m02_couplers_to_auto_cc_BRESP;
  wire m02_couplers_to_auto_cc_BVALID;
  wire [31:0]m02_couplers_to_auto_cc_RDATA;
  wire m02_couplers_to_auto_cc_RREADY;
  wire [1:0]m02_couplers_to_auto_cc_RRESP;
  wire m02_couplers_to_auto_cc_RVALID;
  wire [31:0]m02_couplers_to_auto_cc_WDATA;
  wire m02_couplers_to_auto_cc_WREADY;
  wire [3:0]m02_couplers_to_auto_cc_WSTRB;
  wire m02_couplers_to_auto_cc_WVALID;
  wire [7:0]m02_regslice_to_m02_couplers_ARADDR;
  wire [2:0]m02_regslice_to_m02_couplers_ARPROT;
  wire m02_regslice_to_m02_couplers_ARREADY;
  wire m02_regslice_to_m02_couplers_ARVALID;
  wire [7:0]m02_regslice_to_m02_couplers_AWADDR;
  wire [2:0]m02_regslice_to_m02_couplers_AWPROT;
  wire m02_regslice_to_m02_couplers_AWREADY;
  wire m02_regslice_to_m02_couplers_AWVALID;
  wire m02_regslice_to_m02_couplers_BREADY;
  wire [1:0]m02_regslice_to_m02_couplers_BRESP;
  wire m02_regslice_to_m02_couplers_BVALID;
  wire [31:0]m02_regslice_to_m02_couplers_RDATA;
  wire m02_regslice_to_m02_couplers_RREADY;
  wire [1:0]m02_regslice_to_m02_couplers_RRESP;
  wire m02_regslice_to_m02_couplers_RVALID;
  wire [31:0]m02_regslice_to_m02_couplers_WDATA;
  wire m02_regslice_to_m02_couplers_WREADY;
  wire [3:0]m02_regslice_to_m02_couplers_WSTRB;
  wire m02_regslice_to_m02_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m02_regslice_to_m02_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m02_regslice_to_m02_couplers_ARPROT;
  assign M_AXI_arvalid = m02_regslice_to_m02_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m02_regslice_to_m02_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m02_regslice_to_m02_couplers_AWPROT;
  assign M_AXI_awvalid = m02_regslice_to_m02_couplers_AWVALID;
  assign M_AXI_bready = m02_regslice_to_m02_couplers_BREADY;
  assign M_AXI_rready = m02_regslice_to_m02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m02_regslice_to_m02_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m02_regslice_to_m02_couplers_WSTRB;
  assign M_AXI_wvalid = m02_regslice_to_m02_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m02_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m02_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m02_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m02_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m02_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m02_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m02_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m02_couplers_to_auto_cc_WREADY;
  assign m02_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m02_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m02_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m02_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m02_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m02_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m02_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m02_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m02_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m02_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m02_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m02_regslice_to_m02_couplers_ARREADY = M_AXI_arready;
  assign m02_regslice_to_m02_couplers_AWREADY = M_AXI_awready;
  assign m02_regslice_to_m02_couplers_BRESP = M_AXI_bresp[1:0];
  assign m02_regslice_to_m02_couplers_BVALID = M_AXI_bvalid;
  assign m02_regslice_to_m02_couplers_RDATA = M_AXI_rdata[31:0];
  assign m02_regslice_to_m02_couplers_RRESP = M_AXI_rresp[1:0];
  assign m02_regslice_to_m02_couplers_RVALID = M_AXI_rvalid;
  assign m02_regslice_to_m02_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_3 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m02_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m02_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m02_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m02_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m02_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m02_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m02_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m02_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m02_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m02_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m02_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m02_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m02_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m02_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m02_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m02_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m02_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m02_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m02_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m02_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m02_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m02_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m02_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m02_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m02_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m02_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m02_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m02_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m02_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m02_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m02_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m02_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m02_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m02_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m02_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m02_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m02_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m02_couplers_to_auto_cc_WVALID));
  emu_m02_regslice_0 m02_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m02_regslice_to_m02_couplers_ARADDR),
        .m_axi_arprot(m02_regslice_to_m02_couplers_ARPROT),
        .m_axi_arready(m02_regslice_to_m02_couplers_ARREADY),
        .m_axi_arvalid(m02_regslice_to_m02_couplers_ARVALID),
        .m_axi_awaddr(m02_regslice_to_m02_couplers_AWADDR),
        .m_axi_awprot(m02_regslice_to_m02_couplers_AWPROT),
        .m_axi_awready(m02_regslice_to_m02_couplers_AWREADY),
        .m_axi_awvalid(m02_regslice_to_m02_couplers_AWVALID),
        .m_axi_bready(m02_regslice_to_m02_couplers_BREADY),
        .m_axi_bresp(m02_regslice_to_m02_couplers_BRESP),
        .m_axi_bvalid(m02_regslice_to_m02_couplers_BVALID),
        .m_axi_rdata(m02_regslice_to_m02_couplers_RDATA),
        .m_axi_rready(m02_regslice_to_m02_couplers_RREADY),
        .m_axi_rresp(m02_regslice_to_m02_couplers_RRESP),
        .m_axi_rvalid(m02_regslice_to_m02_couplers_RVALID),
        .m_axi_wdata(m02_regslice_to_m02_couplers_WDATA),
        .m_axi_wready(m02_regslice_to_m02_couplers_WREADY),
        .m_axi_wstrb(m02_regslice_to_m02_couplers_WSTRB),
        .m_axi_wvalid(m02_regslice_to_m02_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m02_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m02_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m02_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m02_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m02_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m02_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m02_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m02_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m02_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m02_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m02_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m02_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m02_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m02_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m02_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m02_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m02_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m02_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m02_regslice_WVALID));
endmodule

module m03_couplers_imp_1YZEQFE
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m03_regslice_ARADDR;
  wire [2:0]auto_cc_to_m03_regslice_ARPROT;
  wire auto_cc_to_m03_regslice_ARREADY;
  wire auto_cc_to_m03_regslice_ARVALID;
  wire [7:0]auto_cc_to_m03_regslice_AWADDR;
  wire [2:0]auto_cc_to_m03_regslice_AWPROT;
  wire auto_cc_to_m03_regslice_AWREADY;
  wire auto_cc_to_m03_regslice_AWVALID;
  wire auto_cc_to_m03_regslice_BREADY;
  wire [1:0]auto_cc_to_m03_regslice_BRESP;
  wire auto_cc_to_m03_regslice_BVALID;
  wire [31:0]auto_cc_to_m03_regslice_RDATA;
  wire auto_cc_to_m03_regslice_RREADY;
  wire [1:0]auto_cc_to_m03_regslice_RRESP;
  wire auto_cc_to_m03_regslice_RVALID;
  wire [31:0]auto_cc_to_m03_regslice_WDATA;
  wire auto_cc_to_m03_regslice_WREADY;
  wire [3:0]auto_cc_to_m03_regslice_WSTRB;
  wire auto_cc_to_m03_regslice_WVALID;
  wire [63:0]m03_couplers_to_auto_cc_ARADDR;
  wire [2:0]m03_couplers_to_auto_cc_ARPROT;
  wire m03_couplers_to_auto_cc_ARREADY;
  wire m03_couplers_to_auto_cc_ARVALID;
  wire [63:0]m03_couplers_to_auto_cc_AWADDR;
  wire [2:0]m03_couplers_to_auto_cc_AWPROT;
  wire m03_couplers_to_auto_cc_AWREADY;
  wire m03_couplers_to_auto_cc_AWVALID;
  wire m03_couplers_to_auto_cc_BREADY;
  wire [1:0]m03_couplers_to_auto_cc_BRESP;
  wire m03_couplers_to_auto_cc_BVALID;
  wire [31:0]m03_couplers_to_auto_cc_RDATA;
  wire m03_couplers_to_auto_cc_RREADY;
  wire [1:0]m03_couplers_to_auto_cc_RRESP;
  wire m03_couplers_to_auto_cc_RVALID;
  wire [31:0]m03_couplers_to_auto_cc_WDATA;
  wire m03_couplers_to_auto_cc_WREADY;
  wire [3:0]m03_couplers_to_auto_cc_WSTRB;
  wire m03_couplers_to_auto_cc_WVALID;
  wire [7:0]m03_regslice_to_m03_couplers_ARADDR;
  wire m03_regslice_to_m03_couplers_ARREADY;
  wire m03_regslice_to_m03_couplers_ARVALID;
  wire [7:0]m03_regslice_to_m03_couplers_AWADDR;
  wire m03_regslice_to_m03_couplers_AWREADY;
  wire m03_regslice_to_m03_couplers_AWVALID;
  wire m03_regslice_to_m03_couplers_BREADY;
  wire [1:0]m03_regslice_to_m03_couplers_BRESP;
  wire m03_regslice_to_m03_couplers_BVALID;
  wire [31:0]m03_regslice_to_m03_couplers_RDATA;
  wire m03_regslice_to_m03_couplers_RREADY;
  wire [1:0]m03_regslice_to_m03_couplers_RRESP;
  wire m03_regslice_to_m03_couplers_RVALID;
  wire [31:0]m03_regslice_to_m03_couplers_WDATA;
  wire m03_regslice_to_m03_couplers_WREADY;
  wire [3:0]m03_regslice_to_m03_couplers_WSTRB;
  wire m03_regslice_to_m03_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m03_regslice_to_m03_couplers_ARADDR;
  assign M_AXI_arvalid = m03_regslice_to_m03_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m03_regslice_to_m03_couplers_AWADDR;
  assign M_AXI_awvalid = m03_regslice_to_m03_couplers_AWVALID;
  assign M_AXI_bready = m03_regslice_to_m03_couplers_BREADY;
  assign M_AXI_rready = m03_regslice_to_m03_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m03_regslice_to_m03_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m03_regslice_to_m03_couplers_WSTRB;
  assign M_AXI_wvalid = m03_regslice_to_m03_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m03_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m03_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m03_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m03_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m03_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m03_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m03_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m03_couplers_to_auto_cc_WREADY;
  assign m03_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m03_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m03_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m03_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m03_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m03_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m03_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m03_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m03_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m03_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m03_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m03_regslice_to_m03_couplers_ARREADY = M_AXI_arready;
  assign m03_regslice_to_m03_couplers_AWREADY = M_AXI_awready;
  assign m03_regslice_to_m03_couplers_BRESP = M_AXI_bresp[1:0];
  assign m03_regslice_to_m03_couplers_BVALID = M_AXI_bvalid;
  assign m03_regslice_to_m03_couplers_RDATA = M_AXI_rdata[31:0];
  assign m03_regslice_to_m03_couplers_RRESP = M_AXI_rresp[1:0];
  assign m03_regslice_to_m03_couplers_RVALID = M_AXI_rvalid;
  assign m03_regslice_to_m03_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_4 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m03_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m03_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m03_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m03_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m03_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m03_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m03_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m03_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m03_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m03_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m03_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m03_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m03_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m03_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m03_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m03_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m03_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m03_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m03_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m03_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m03_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m03_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m03_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m03_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m03_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m03_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m03_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m03_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m03_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m03_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m03_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m03_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m03_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m03_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m03_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m03_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m03_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m03_couplers_to_auto_cc_WVALID));
  emu_m03_regslice_0 m03_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m03_regslice_to_m03_couplers_ARADDR),
        .m_axi_arready(m03_regslice_to_m03_couplers_ARREADY),
        .m_axi_arvalid(m03_regslice_to_m03_couplers_ARVALID),
        .m_axi_awaddr(m03_regslice_to_m03_couplers_AWADDR),
        .m_axi_awready(m03_regslice_to_m03_couplers_AWREADY),
        .m_axi_awvalid(m03_regslice_to_m03_couplers_AWVALID),
        .m_axi_bready(m03_regslice_to_m03_couplers_BREADY),
        .m_axi_bresp(m03_regslice_to_m03_couplers_BRESP),
        .m_axi_bvalid(m03_regslice_to_m03_couplers_BVALID),
        .m_axi_rdata(m03_regslice_to_m03_couplers_RDATA),
        .m_axi_rready(m03_regslice_to_m03_couplers_RREADY),
        .m_axi_rresp(m03_regslice_to_m03_couplers_RRESP),
        .m_axi_rvalid(m03_regslice_to_m03_couplers_RVALID),
        .m_axi_wdata(m03_regslice_to_m03_couplers_WDATA),
        .m_axi_wready(m03_regslice_to_m03_couplers_WREADY),
        .m_axi_wstrb(m03_regslice_to_m03_couplers_WSTRB),
        .m_axi_wvalid(m03_regslice_to_m03_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m03_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m03_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m03_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m03_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m03_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m03_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m03_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m03_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m03_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m03_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m03_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m03_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m03_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m03_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m03_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m03_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m03_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m03_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m03_regslice_WVALID));
endmodule

module m03_couplers_imp_YBOEHL
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]auto_pc_to_m03_couplers_ARADDR;
  wire [2:0]auto_pc_to_m03_couplers_ARPROT;
  wire auto_pc_to_m03_couplers_ARREADY;
  wire auto_pc_to_m03_couplers_ARVALID;
  wire [63:0]auto_pc_to_m03_couplers_AWADDR;
  wire [2:0]auto_pc_to_m03_couplers_AWPROT;
  wire auto_pc_to_m03_couplers_AWREADY;
  wire auto_pc_to_m03_couplers_AWVALID;
  wire auto_pc_to_m03_couplers_BREADY;
  wire [1:0]auto_pc_to_m03_couplers_BRESP;
  wire auto_pc_to_m03_couplers_BVALID;
  wire [31:0]auto_pc_to_m03_couplers_RDATA;
  wire auto_pc_to_m03_couplers_RREADY;
  wire [1:0]auto_pc_to_m03_couplers_RRESP;
  wire auto_pc_to_m03_couplers_RVALID;
  wire [31:0]auto_pc_to_m03_couplers_WDATA;
  wire auto_pc_to_m03_couplers_WREADY;
  wire [3:0]auto_pc_to_m03_couplers_WSTRB;
  wire auto_pc_to_m03_couplers_WVALID;
  wire [63:0]m03_couplers_to_auto_pc_ARADDR;
  wire [1:0]m03_couplers_to_auto_pc_ARBURST;
  wire [3:0]m03_couplers_to_auto_pc_ARCACHE;
  wire [1:0]m03_couplers_to_auto_pc_ARID;
  wire [7:0]m03_couplers_to_auto_pc_ARLEN;
  wire [0:0]m03_couplers_to_auto_pc_ARLOCK;
  wire [2:0]m03_couplers_to_auto_pc_ARPROT;
  wire [3:0]m03_couplers_to_auto_pc_ARQOS;
  wire m03_couplers_to_auto_pc_ARREADY;
  wire [3:0]m03_couplers_to_auto_pc_ARREGION;
  wire [2:0]m03_couplers_to_auto_pc_ARSIZE;
  wire m03_couplers_to_auto_pc_ARVALID;
  wire [63:0]m03_couplers_to_auto_pc_AWADDR;
  wire [1:0]m03_couplers_to_auto_pc_AWBURST;
  wire [3:0]m03_couplers_to_auto_pc_AWCACHE;
  wire [1:0]m03_couplers_to_auto_pc_AWID;
  wire [7:0]m03_couplers_to_auto_pc_AWLEN;
  wire [0:0]m03_couplers_to_auto_pc_AWLOCK;
  wire [2:0]m03_couplers_to_auto_pc_AWPROT;
  wire [3:0]m03_couplers_to_auto_pc_AWQOS;
  wire m03_couplers_to_auto_pc_AWREADY;
  wire [3:0]m03_couplers_to_auto_pc_AWREGION;
  wire [2:0]m03_couplers_to_auto_pc_AWSIZE;
  wire m03_couplers_to_auto_pc_AWVALID;
  wire [1:0]m03_couplers_to_auto_pc_BID;
  wire m03_couplers_to_auto_pc_BREADY;
  wire [1:0]m03_couplers_to_auto_pc_BRESP;
  wire m03_couplers_to_auto_pc_BVALID;
  wire [31:0]m03_couplers_to_auto_pc_RDATA;
  wire [1:0]m03_couplers_to_auto_pc_RID;
  wire m03_couplers_to_auto_pc_RLAST;
  wire m03_couplers_to_auto_pc_RREADY;
  wire [1:0]m03_couplers_to_auto_pc_RRESP;
  wire m03_couplers_to_auto_pc_RVALID;
  wire [31:0]m03_couplers_to_auto_pc_WDATA;
  wire m03_couplers_to_auto_pc_WLAST;
  wire m03_couplers_to_auto_pc_WREADY;
  wire [3:0]m03_couplers_to_auto_pc_WSTRB;
  wire m03_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[63:0] = auto_pc_to_m03_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_m03_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_m03_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = auto_pc_to_m03_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_m03_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_m03_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_m03_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_m03_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_m03_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_m03_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_m03_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m03_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = m03_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[1:0] = m03_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = m03_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = m03_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = m03_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[1:0] = m03_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = m03_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = m03_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = m03_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = m03_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_m03_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_m03_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_m03_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_m03_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_m03_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_m03_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_m03_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_m03_couplers_WREADY = M_AXI_wready;
  assign m03_couplers_to_auto_pc_ARADDR = S_AXI_araddr[63:0];
  assign m03_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign m03_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign m03_couplers_to_auto_pc_ARID = S_AXI_arid[1:0];
  assign m03_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign m03_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[0];
  assign m03_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign m03_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign m03_couplers_to_auto_pc_ARREGION = S_AXI_arregion[3:0];
  assign m03_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign m03_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign m03_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[63:0];
  assign m03_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign m03_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign m03_couplers_to_auto_pc_AWID = S_AXI_awid[1:0];
  assign m03_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign m03_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[0];
  assign m03_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign m03_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign m03_couplers_to_auto_pc_AWREGION = S_AXI_awregion[3:0];
  assign m03_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign m03_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign m03_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign m03_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign m03_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign m03_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign m03_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign m03_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  emu_auto_pc_3 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_m03_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_m03_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_m03_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_m03_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_m03_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_m03_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_m03_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_m03_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_m03_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_m03_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_m03_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_m03_couplers_RDATA),
        .m_axi_rready(auto_pc_to_m03_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_m03_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_m03_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_m03_couplers_WDATA),
        .m_axi_wready(auto_pc_to_m03_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_m03_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_m03_couplers_WVALID),
        .s_axi_araddr(m03_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(m03_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(m03_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(m03_couplers_to_auto_pc_ARID),
        .s_axi_arlen(m03_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(m03_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(m03_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(m03_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(m03_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion(m03_couplers_to_auto_pc_ARREGION),
        .s_axi_arsize(m03_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(m03_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(m03_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(m03_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(m03_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(m03_couplers_to_auto_pc_AWID),
        .s_axi_awlen(m03_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(m03_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(m03_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(m03_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(m03_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion(m03_couplers_to_auto_pc_AWREGION),
        .s_axi_awsize(m03_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(m03_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(m03_couplers_to_auto_pc_BID),
        .s_axi_bready(m03_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(m03_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(m03_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(m03_couplers_to_auto_pc_RDATA),
        .s_axi_rid(m03_couplers_to_auto_pc_RID),
        .s_axi_rlast(m03_couplers_to_auto_pc_RLAST),
        .s_axi_rready(m03_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(m03_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(m03_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(m03_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(m03_couplers_to_auto_pc_WLAST),
        .s_axi_wready(m03_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(m03_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(m03_couplers_to_auto_pc_WVALID));
endmodule

module m04_couplers_imp_1092B6A
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m04_regslice_ARADDR;
  wire [2:0]auto_cc_to_m04_regslice_ARPROT;
  wire auto_cc_to_m04_regslice_ARREADY;
  wire auto_cc_to_m04_regslice_ARVALID;
  wire [7:0]auto_cc_to_m04_regslice_AWADDR;
  wire [2:0]auto_cc_to_m04_regslice_AWPROT;
  wire auto_cc_to_m04_regslice_AWREADY;
  wire auto_cc_to_m04_regslice_AWVALID;
  wire auto_cc_to_m04_regslice_BREADY;
  wire [1:0]auto_cc_to_m04_regslice_BRESP;
  wire auto_cc_to_m04_regslice_BVALID;
  wire [31:0]auto_cc_to_m04_regslice_RDATA;
  wire auto_cc_to_m04_regslice_RREADY;
  wire [1:0]auto_cc_to_m04_regslice_RRESP;
  wire auto_cc_to_m04_regslice_RVALID;
  wire [31:0]auto_cc_to_m04_regslice_WDATA;
  wire auto_cc_to_m04_regslice_WREADY;
  wire [3:0]auto_cc_to_m04_regslice_WSTRB;
  wire auto_cc_to_m04_regslice_WVALID;
  wire [63:0]m04_couplers_to_auto_cc_ARADDR;
  wire [2:0]m04_couplers_to_auto_cc_ARPROT;
  wire m04_couplers_to_auto_cc_ARREADY;
  wire m04_couplers_to_auto_cc_ARVALID;
  wire [63:0]m04_couplers_to_auto_cc_AWADDR;
  wire [2:0]m04_couplers_to_auto_cc_AWPROT;
  wire m04_couplers_to_auto_cc_AWREADY;
  wire m04_couplers_to_auto_cc_AWVALID;
  wire m04_couplers_to_auto_cc_BREADY;
  wire [1:0]m04_couplers_to_auto_cc_BRESP;
  wire m04_couplers_to_auto_cc_BVALID;
  wire [31:0]m04_couplers_to_auto_cc_RDATA;
  wire m04_couplers_to_auto_cc_RREADY;
  wire [1:0]m04_couplers_to_auto_cc_RRESP;
  wire m04_couplers_to_auto_cc_RVALID;
  wire [31:0]m04_couplers_to_auto_cc_WDATA;
  wire m04_couplers_to_auto_cc_WREADY;
  wire [3:0]m04_couplers_to_auto_cc_WSTRB;
  wire m04_couplers_to_auto_cc_WVALID;
  wire [7:0]m04_regslice_to_m04_couplers_ARADDR;
  wire m04_regslice_to_m04_couplers_ARREADY;
  wire m04_regslice_to_m04_couplers_ARVALID;
  wire [7:0]m04_regslice_to_m04_couplers_AWADDR;
  wire m04_regslice_to_m04_couplers_AWREADY;
  wire m04_regslice_to_m04_couplers_AWVALID;
  wire m04_regslice_to_m04_couplers_BREADY;
  wire [1:0]m04_regslice_to_m04_couplers_BRESP;
  wire m04_regslice_to_m04_couplers_BVALID;
  wire [31:0]m04_regslice_to_m04_couplers_RDATA;
  wire m04_regslice_to_m04_couplers_RREADY;
  wire [1:0]m04_regslice_to_m04_couplers_RRESP;
  wire m04_regslice_to_m04_couplers_RVALID;
  wire [31:0]m04_regslice_to_m04_couplers_WDATA;
  wire m04_regslice_to_m04_couplers_WREADY;
  wire [3:0]m04_regslice_to_m04_couplers_WSTRB;
  wire m04_regslice_to_m04_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m04_regslice_to_m04_couplers_ARADDR;
  assign M_AXI_arvalid = m04_regslice_to_m04_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m04_regslice_to_m04_couplers_AWADDR;
  assign M_AXI_awvalid = m04_regslice_to_m04_couplers_AWVALID;
  assign M_AXI_bready = m04_regslice_to_m04_couplers_BREADY;
  assign M_AXI_rready = m04_regslice_to_m04_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m04_regslice_to_m04_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m04_regslice_to_m04_couplers_WSTRB;
  assign M_AXI_wvalid = m04_regslice_to_m04_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m04_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m04_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m04_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m04_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m04_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m04_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m04_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m04_couplers_to_auto_cc_WREADY;
  assign m04_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m04_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m04_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m04_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m04_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m04_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m04_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m04_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m04_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m04_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m04_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m04_regslice_to_m04_couplers_ARREADY = M_AXI_arready;
  assign m04_regslice_to_m04_couplers_AWREADY = M_AXI_awready;
  assign m04_regslice_to_m04_couplers_BRESP = M_AXI_bresp[1:0];
  assign m04_regslice_to_m04_couplers_BVALID = M_AXI_bvalid;
  assign m04_regslice_to_m04_couplers_RDATA = M_AXI_rdata[31:0];
  assign m04_regslice_to_m04_couplers_RRESP = M_AXI_rresp[1:0];
  assign m04_regslice_to_m04_couplers_RVALID = M_AXI_rvalid;
  assign m04_regslice_to_m04_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_5 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m04_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m04_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m04_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m04_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m04_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m04_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m04_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m04_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m04_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m04_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m04_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m04_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m04_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m04_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m04_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m04_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m04_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m04_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m04_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m04_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m04_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m04_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m04_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m04_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m04_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m04_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m04_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m04_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m04_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m04_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m04_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m04_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m04_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m04_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m04_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m04_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m04_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m04_couplers_to_auto_cc_WVALID));
  emu_m04_regslice_0 m04_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m04_regslice_to_m04_couplers_ARADDR),
        .m_axi_arready(m04_regslice_to_m04_couplers_ARREADY),
        .m_axi_arvalid(m04_regslice_to_m04_couplers_ARVALID),
        .m_axi_awaddr(m04_regslice_to_m04_couplers_AWADDR),
        .m_axi_awready(m04_regslice_to_m04_couplers_AWREADY),
        .m_axi_awvalid(m04_regslice_to_m04_couplers_AWVALID),
        .m_axi_bready(m04_regslice_to_m04_couplers_BREADY),
        .m_axi_bresp(m04_regslice_to_m04_couplers_BRESP),
        .m_axi_bvalid(m04_regslice_to_m04_couplers_BVALID),
        .m_axi_rdata(m04_regslice_to_m04_couplers_RDATA),
        .m_axi_rready(m04_regslice_to_m04_couplers_RREADY),
        .m_axi_rresp(m04_regslice_to_m04_couplers_RRESP),
        .m_axi_rvalid(m04_regslice_to_m04_couplers_RVALID),
        .m_axi_wdata(m04_regslice_to_m04_couplers_WDATA),
        .m_axi_wready(m04_regslice_to_m04_couplers_WREADY),
        .m_axi_wstrb(m04_regslice_to_m04_couplers_WSTRB),
        .m_axi_wvalid(m04_regslice_to_m04_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m04_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m04_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m04_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m04_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m04_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m04_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m04_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m04_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m04_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m04_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m04_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m04_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m04_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m04_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m04_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m04_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m04_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m04_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m04_regslice_WVALID));
endmodule

module m05_couplers_imp_QEUZYV
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m05_regslice_ARADDR;
  wire [2:0]auto_cc_to_m05_regslice_ARPROT;
  wire auto_cc_to_m05_regslice_ARREADY;
  wire auto_cc_to_m05_regslice_ARVALID;
  wire [7:0]auto_cc_to_m05_regslice_AWADDR;
  wire [2:0]auto_cc_to_m05_regslice_AWPROT;
  wire auto_cc_to_m05_regslice_AWREADY;
  wire auto_cc_to_m05_regslice_AWVALID;
  wire auto_cc_to_m05_regslice_BREADY;
  wire [1:0]auto_cc_to_m05_regslice_BRESP;
  wire auto_cc_to_m05_regslice_BVALID;
  wire [31:0]auto_cc_to_m05_regslice_RDATA;
  wire auto_cc_to_m05_regslice_RREADY;
  wire [1:0]auto_cc_to_m05_regslice_RRESP;
  wire auto_cc_to_m05_regslice_RVALID;
  wire [31:0]auto_cc_to_m05_regslice_WDATA;
  wire auto_cc_to_m05_regslice_WREADY;
  wire [3:0]auto_cc_to_m05_regslice_WSTRB;
  wire auto_cc_to_m05_regslice_WVALID;
  wire [63:0]m05_couplers_to_auto_cc_ARADDR;
  wire [2:0]m05_couplers_to_auto_cc_ARPROT;
  wire m05_couplers_to_auto_cc_ARREADY;
  wire m05_couplers_to_auto_cc_ARVALID;
  wire [63:0]m05_couplers_to_auto_cc_AWADDR;
  wire [2:0]m05_couplers_to_auto_cc_AWPROT;
  wire m05_couplers_to_auto_cc_AWREADY;
  wire m05_couplers_to_auto_cc_AWVALID;
  wire m05_couplers_to_auto_cc_BREADY;
  wire [1:0]m05_couplers_to_auto_cc_BRESP;
  wire m05_couplers_to_auto_cc_BVALID;
  wire [31:0]m05_couplers_to_auto_cc_RDATA;
  wire m05_couplers_to_auto_cc_RREADY;
  wire [1:0]m05_couplers_to_auto_cc_RRESP;
  wire m05_couplers_to_auto_cc_RVALID;
  wire [31:0]m05_couplers_to_auto_cc_WDATA;
  wire m05_couplers_to_auto_cc_WREADY;
  wire [3:0]m05_couplers_to_auto_cc_WSTRB;
  wire m05_couplers_to_auto_cc_WVALID;
  wire [7:0]m05_regslice_to_m05_couplers_ARADDR;
  wire m05_regslice_to_m05_couplers_ARREADY;
  wire m05_regslice_to_m05_couplers_ARVALID;
  wire [7:0]m05_regslice_to_m05_couplers_AWADDR;
  wire m05_regslice_to_m05_couplers_AWREADY;
  wire m05_regslice_to_m05_couplers_AWVALID;
  wire m05_regslice_to_m05_couplers_BREADY;
  wire [1:0]m05_regslice_to_m05_couplers_BRESP;
  wire m05_regslice_to_m05_couplers_BVALID;
  wire [31:0]m05_regslice_to_m05_couplers_RDATA;
  wire m05_regslice_to_m05_couplers_RREADY;
  wire [1:0]m05_regslice_to_m05_couplers_RRESP;
  wire m05_regslice_to_m05_couplers_RVALID;
  wire [31:0]m05_regslice_to_m05_couplers_WDATA;
  wire m05_regslice_to_m05_couplers_WREADY;
  wire [3:0]m05_regslice_to_m05_couplers_WSTRB;
  wire m05_regslice_to_m05_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m05_regslice_to_m05_couplers_ARADDR;
  assign M_AXI_arvalid = m05_regslice_to_m05_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m05_regslice_to_m05_couplers_AWADDR;
  assign M_AXI_awvalid = m05_regslice_to_m05_couplers_AWVALID;
  assign M_AXI_bready = m05_regslice_to_m05_couplers_BREADY;
  assign M_AXI_rready = m05_regslice_to_m05_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m05_regslice_to_m05_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m05_regslice_to_m05_couplers_WSTRB;
  assign M_AXI_wvalid = m05_regslice_to_m05_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m05_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m05_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m05_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m05_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m05_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m05_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m05_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m05_couplers_to_auto_cc_WREADY;
  assign m05_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m05_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m05_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m05_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m05_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m05_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m05_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m05_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m05_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m05_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m05_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m05_regslice_to_m05_couplers_ARREADY = M_AXI_arready;
  assign m05_regslice_to_m05_couplers_AWREADY = M_AXI_awready;
  assign m05_regslice_to_m05_couplers_BRESP = M_AXI_bresp[1:0];
  assign m05_regslice_to_m05_couplers_BVALID = M_AXI_bvalid;
  assign m05_regslice_to_m05_couplers_RDATA = M_AXI_rdata[31:0];
  assign m05_regslice_to_m05_couplers_RRESP = M_AXI_rresp[1:0];
  assign m05_regslice_to_m05_couplers_RVALID = M_AXI_rvalid;
  assign m05_regslice_to_m05_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_6 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m05_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m05_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m05_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m05_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m05_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m05_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m05_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m05_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m05_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m05_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m05_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m05_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m05_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m05_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m05_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m05_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m05_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m05_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m05_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m05_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m05_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m05_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m05_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m05_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m05_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m05_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m05_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m05_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m05_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m05_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m05_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m05_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m05_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m05_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m05_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m05_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m05_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m05_couplers_to_auto_cc_WVALID));
  emu_m05_regslice_0 m05_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m05_regslice_to_m05_couplers_ARADDR),
        .m_axi_arready(m05_regslice_to_m05_couplers_ARREADY),
        .m_axi_arvalid(m05_regslice_to_m05_couplers_ARVALID),
        .m_axi_awaddr(m05_regslice_to_m05_couplers_AWADDR),
        .m_axi_awready(m05_regslice_to_m05_couplers_AWREADY),
        .m_axi_awvalid(m05_regslice_to_m05_couplers_AWVALID),
        .m_axi_bready(m05_regslice_to_m05_couplers_BREADY),
        .m_axi_bresp(m05_regslice_to_m05_couplers_BRESP),
        .m_axi_bvalid(m05_regslice_to_m05_couplers_BVALID),
        .m_axi_rdata(m05_regslice_to_m05_couplers_RDATA),
        .m_axi_rready(m05_regslice_to_m05_couplers_RREADY),
        .m_axi_rresp(m05_regslice_to_m05_couplers_RRESP),
        .m_axi_rvalid(m05_regslice_to_m05_couplers_RVALID),
        .m_axi_wdata(m05_regslice_to_m05_couplers_WDATA),
        .m_axi_wready(m05_regslice_to_m05_couplers_WREADY),
        .m_axi_wstrb(m05_regslice_to_m05_couplers_WSTRB),
        .m_axi_wvalid(m05_regslice_to_m05_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m05_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m05_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m05_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m05_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m05_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m05_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m05_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m05_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m05_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m05_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m05_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m05_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m05_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m05_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m05_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m05_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m05_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m05_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m05_regslice_WVALID));
endmodule

module m06_couplers_imp_1QZA3IX
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m06_regslice_ARADDR;
  wire [2:0]auto_cc_to_m06_regslice_ARPROT;
  wire auto_cc_to_m06_regslice_ARREADY;
  wire auto_cc_to_m06_regslice_ARVALID;
  wire [7:0]auto_cc_to_m06_regslice_AWADDR;
  wire [2:0]auto_cc_to_m06_regslice_AWPROT;
  wire auto_cc_to_m06_regslice_AWREADY;
  wire auto_cc_to_m06_regslice_AWVALID;
  wire auto_cc_to_m06_regslice_BREADY;
  wire [1:0]auto_cc_to_m06_regslice_BRESP;
  wire auto_cc_to_m06_regslice_BVALID;
  wire [31:0]auto_cc_to_m06_regslice_RDATA;
  wire auto_cc_to_m06_regslice_RREADY;
  wire [1:0]auto_cc_to_m06_regslice_RRESP;
  wire auto_cc_to_m06_regslice_RVALID;
  wire [31:0]auto_cc_to_m06_regslice_WDATA;
  wire auto_cc_to_m06_regslice_WREADY;
  wire [3:0]auto_cc_to_m06_regslice_WSTRB;
  wire auto_cc_to_m06_regslice_WVALID;
  wire [63:0]m06_couplers_to_auto_cc_ARADDR;
  wire [2:0]m06_couplers_to_auto_cc_ARPROT;
  wire m06_couplers_to_auto_cc_ARREADY;
  wire m06_couplers_to_auto_cc_ARVALID;
  wire [63:0]m06_couplers_to_auto_cc_AWADDR;
  wire [2:0]m06_couplers_to_auto_cc_AWPROT;
  wire m06_couplers_to_auto_cc_AWREADY;
  wire m06_couplers_to_auto_cc_AWVALID;
  wire m06_couplers_to_auto_cc_BREADY;
  wire [1:0]m06_couplers_to_auto_cc_BRESP;
  wire m06_couplers_to_auto_cc_BVALID;
  wire [31:0]m06_couplers_to_auto_cc_RDATA;
  wire m06_couplers_to_auto_cc_RREADY;
  wire [1:0]m06_couplers_to_auto_cc_RRESP;
  wire m06_couplers_to_auto_cc_RVALID;
  wire [31:0]m06_couplers_to_auto_cc_WDATA;
  wire m06_couplers_to_auto_cc_WREADY;
  wire [3:0]m06_couplers_to_auto_cc_WSTRB;
  wire m06_couplers_to_auto_cc_WVALID;
  wire [7:0]m06_regslice_to_m06_couplers_ARADDR;
  wire m06_regslice_to_m06_couplers_ARREADY;
  wire m06_regslice_to_m06_couplers_ARVALID;
  wire [7:0]m06_regslice_to_m06_couplers_AWADDR;
  wire m06_regslice_to_m06_couplers_AWREADY;
  wire m06_regslice_to_m06_couplers_AWVALID;
  wire m06_regslice_to_m06_couplers_BREADY;
  wire [1:0]m06_regslice_to_m06_couplers_BRESP;
  wire m06_regslice_to_m06_couplers_BVALID;
  wire [31:0]m06_regslice_to_m06_couplers_RDATA;
  wire m06_regslice_to_m06_couplers_RREADY;
  wire [1:0]m06_regslice_to_m06_couplers_RRESP;
  wire m06_regslice_to_m06_couplers_RVALID;
  wire [31:0]m06_regslice_to_m06_couplers_WDATA;
  wire m06_regslice_to_m06_couplers_WREADY;
  wire [3:0]m06_regslice_to_m06_couplers_WSTRB;
  wire m06_regslice_to_m06_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m06_regslice_to_m06_couplers_ARADDR;
  assign M_AXI_arvalid = m06_regslice_to_m06_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m06_regslice_to_m06_couplers_AWADDR;
  assign M_AXI_awvalid = m06_regslice_to_m06_couplers_AWVALID;
  assign M_AXI_bready = m06_regslice_to_m06_couplers_BREADY;
  assign M_AXI_rready = m06_regslice_to_m06_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m06_regslice_to_m06_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m06_regslice_to_m06_couplers_WSTRB;
  assign M_AXI_wvalid = m06_regslice_to_m06_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m06_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m06_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m06_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m06_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m06_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m06_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m06_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m06_couplers_to_auto_cc_WREADY;
  assign m06_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m06_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m06_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m06_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m06_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m06_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m06_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m06_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m06_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m06_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m06_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m06_regslice_to_m06_couplers_ARREADY = M_AXI_arready;
  assign m06_regslice_to_m06_couplers_AWREADY = M_AXI_awready;
  assign m06_regslice_to_m06_couplers_BRESP = M_AXI_bresp[1:0];
  assign m06_regslice_to_m06_couplers_BVALID = M_AXI_bvalid;
  assign m06_regslice_to_m06_couplers_RDATA = M_AXI_rdata[31:0];
  assign m06_regslice_to_m06_couplers_RRESP = M_AXI_rresp[1:0];
  assign m06_regslice_to_m06_couplers_RVALID = M_AXI_rvalid;
  assign m06_regslice_to_m06_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_7 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m06_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m06_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m06_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m06_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m06_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m06_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m06_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m06_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m06_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m06_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m06_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m06_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m06_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m06_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m06_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m06_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m06_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m06_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m06_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m06_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m06_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m06_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m06_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m06_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m06_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m06_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m06_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m06_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m06_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m06_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m06_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m06_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m06_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m06_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m06_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m06_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m06_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m06_couplers_to_auto_cc_WVALID));
  emu_m06_regslice_0 m06_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m06_regslice_to_m06_couplers_ARADDR),
        .m_axi_arready(m06_regslice_to_m06_couplers_ARREADY),
        .m_axi_arvalid(m06_regslice_to_m06_couplers_ARVALID),
        .m_axi_awaddr(m06_regslice_to_m06_couplers_AWADDR),
        .m_axi_awready(m06_regslice_to_m06_couplers_AWREADY),
        .m_axi_awvalid(m06_regslice_to_m06_couplers_AWVALID),
        .m_axi_bready(m06_regslice_to_m06_couplers_BREADY),
        .m_axi_bresp(m06_regslice_to_m06_couplers_BRESP),
        .m_axi_bvalid(m06_regslice_to_m06_couplers_BVALID),
        .m_axi_rdata(m06_regslice_to_m06_couplers_RDATA),
        .m_axi_rready(m06_regslice_to_m06_couplers_RREADY),
        .m_axi_rresp(m06_regslice_to_m06_couplers_RRESP),
        .m_axi_rvalid(m06_regslice_to_m06_couplers_RVALID),
        .m_axi_wdata(m06_regslice_to_m06_couplers_WDATA),
        .m_axi_wready(m06_regslice_to_m06_couplers_WREADY),
        .m_axi_wstrb(m06_regslice_to_m06_couplers_WSTRB),
        .m_axi_wvalid(m06_regslice_to_m06_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m06_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m06_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m06_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m06_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m06_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m06_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m06_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m06_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m06_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m06_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m06_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m06_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m06_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m06_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m06_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m06_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m06_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m06_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m06_regslice_WVALID));
endmodule

module m07_couplers_imp_HLJT24
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [7:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [7:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [7:0]auto_cc_to_m07_regslice_ARADDR;
  wire [2:0]auto_cc_to_m07_regslice_ARPROT;
  wire auto_cc_to_m07_regslice_ARREADY;
  wire auto_cc_to_m07_regslice_ARVALID;
  wire [7:0]auto_cc_to_m07_regslice_AWADDR;
  wire [2:0]auto_cc_to_m07_regslice_AWPROT;
  wire auto_cc_to_m07_regslice_AWREADY;
  wire auto_cc_to_m07_regslice_AWVALID;
  wire auto_cc_to_m07_regslice_BREADY;
  wire [1:0]auto_cc_to_m07_regslice_BRESP;
  wire auto_cc_to_m07_regslice_BVALID;
  wire [31:0]auto_cc_to_m07_regslice_RDATA;
  wire auto_cc_to_m07_regslice_RREADY;
  wire [1:0]auto_cc_to_m07_regslice_RRESP;
  wire auto_cc_to_m07_regslice_RVALID;
  wire [31:0]auto_cc_to_m07_regslice_WDATA;
  wire auto_cc_to_m07_regslice_WREADY;
  wire [3:0]auto_cc_to_m07_regslice_WSTRB;
  wire auto_cc_to_m07_regslice_WVALID;
  wire [63:0]m07_couplers_to_auto_cc_ARADDR;
  wire [2:0]m07_couplers_to_auto_cc_ARPROT;
  wire m07_couplers_to_auto_cc_ARREADY;
  wire m07_couplers_to_auto_cc_ARVALID;
  wire [63:0]m07_couplers_to_auto_cc_AWADDR;
  wire [2:0]m07_couplers_to_auto_cc_AWPROT;
  wire m07_couplers_to_auto_cc_AWREADY;
  wire m07_couplers_to_auto_cc_AWVALID;
  wire m07_couplers_to_auto_cc_BREADY;
  wire [1:0]m07_couplers_to_auto_cc_BRESP;
  wire m07_couplers_to_auto_cc_BVALID;
  wire [31:0]m07_couplers_to_auto_cc_RDATA;
  wire m07_couplers_to_auto_cc_RREADY;
  wire [1:0]m07_couplers_to_auto_cc_RRESP;
  wire m07_couplers_to_auto_cc_RVALID;
  wire [31:0]m07_couplers_to_auto_cc_WDATA;
  wire m07_couplers_to_auto_cc_WREADY;
  wire [3:0]m07_couplers_to_auto_cc_WSTRB;
  wire m07_couplers_to_auto_cc_WVALID;
  wire [7:0]m07_regslice_to_m07_couplers_ARADDR;
  wire m07_regslice_to_m07_couplers_ARREADY;
  wire m07_regslice_to_m07_couplers_ARVALID;
  wire [7:0]m07_regslice_to_m07_couplers_AWADDR;
  wire m07_regslice_to_m07_couplers_AWREADY;
  wire m07_regslice_to_m07_couplers_AWVALID;
  wire m07_regslice_to_m07_couplers_BREADY;
  wire [1:0]m07_regslice_to_m07_couplers_BRESP;
  wire m07_regslice_to_m07_couplers_BVALID;
  wire [31:0]m07_regslice_to_m07_couplers_RDATA;
  wire m07_regslice_to_m07_couplers_RREADY;
  wire [1:0]m07_regslice_to_m07_couplers_RRESP;
  wire m07_regslice_to_m07_couplers_RVALID;
  wire [31:0]m07_regslice_to_m07_couplers_WDATA;
  wire m07_regslice_to_m07_couplers_WREADY;
  wire [3:0]m07_regslice_to_m07_couplers_WSTRB;
  wire m07_regslice_to_m07_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[7:0] = m07_regslice_to_m07_couplers_ARADDR;
  assign M_AXI_arvalid = m07_regslice_to_m07_couplers_ARVALID;
  assign M_AXI_awaddr[7:0] = m07_regslice_to_m07_couplers_AWADDR;
  assign M_AXI_awvalid = m07_regslice_to_m07_couplers_AWVALID;
  assign M_AXI_bready = m07_regslice_to_m07_couplers_BREADY;
  assign M_AXI_rready = m07_regslice_to_m07_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m07_regslice_to_m07_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m07_regslice_to_m07_couplers_WSTRB;
  assign M_AXI_wvalid = m07_regslice_to_m07_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = m07_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = m07_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = m07_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = m07_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[31:0] = m07_couplers_to_auto_cc_RDATA;
  assign S_AXI_rresp[1:0] = m07_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = m07_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = m07_couplers_to_auto_cc_WREADY;
  assign m07_couplers_to_auto_cc_ARADDR = S_AXI_araddr[63:0];
  assign m07_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign m07_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign m07_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[63:0];
  assign m07_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign m07_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign m07_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign m07_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign m07_couplers_to_auto_cc_WDATA = S_AXI_wdata[31:0];
  assign m07_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[3:0];
  assign m07_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  assign m07_regslice_to_m07_couplers_ARREADY = M_AXI_arready;
  assign m07_regslice_to_m07_couplers_AWREADY = M_AXI_awready;
  assign m07_regslice_to_m07_couplers_BRESP = M_AXI_bresp[1:0];
  assign m07_regslice_to_m07_couplers_BVALID = M_AXI_bvalid;
  assign m07_regslice_to_m07_couplers_RDATA = M_AXI_rdata[31:0];
  assign m07_regslice_to_m07_couplers_RRESP = M_AXI_rresp[1:0];
  assign m07_regslice_to_m07_couplers_RVALID = M_AXI_rvalid;
  assign m07_regslice_to_m07_couplers_WREADY = M_AXI_wready;
  emu_auto_cc_8 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_m07_regslice_ARADDR),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arprot(auto_cc_to_m07_regslice_ARPROT),
        .m_axi_arready(auto_cc_to_m07_regslice_ARREADY),
        .m_axi_arvalid(auto_cc_to_m07_regslice_ARVALID),
        .m_axi_awaddr(auto_cc_to_m07_regslice_AWADDR),
        .m_axi_awprot(auto_cc_to_m07_regslice_AWPROT),
        .m_axi_awready(auto_cc_to_m07_regslice_AWREADY),
        .m_axi_awvalid(auto_cc_to_m07_regslice_AWVALID),
        .m_axi_bready(auto_cc_to_m07_regslice_BREADY),
        .m_axi_bresp(auto_cc_to_m07_regslice_BRESP),
        .m_axi_bvalid(auto_cc_to_m07_regslice_BVALID),
        .m_axi_rdata(auto_cc_to_m07_regslice_RDATA),
        .m_axi_rready(auto_cc_to_m07_regslice_RREADY),
        .m_axi_rresp(auto_cc_to_m07_regslice_RRESP),
        .m_axi_rvalid(auto_cc_to_m07_regslice_RVALID),
        .m_axi_wdata(auto_cc_to_m07_regslice_WDATA),
        .m_axi_wready(auto_cc_to_m07_regslice_WREADY),
        .m_axi_wstrb(auto_cc_to_m07_regslice_WSTRB),
        .m_axi_wvalid(auto_cc_to_m07_regslice_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(m07_couplers_to_auto_cc_ARADDR[7:0]),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arprot(m07_couplers_to_auto_cc_ARPROT),
        .s_axi_arready(m07_couplers_to_auto_cc_ARREADY),
        .s_axi_arvalid(m07_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(m07_couplers_to_auto_cc_AWADDR[7:0]),
        .s_axi_awprot(m07_couplers_to_auto_cc_AWPROT),
        .s_axi_awready(m07_couplers_to_auto_cc_AWREADY),
        .s_axi_awvalid(m07_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(m07_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(m07_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(m07_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(m07_couplers_to_auto_cc_RDATA),
        .s_axi_rready(m07_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(m07_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(m07_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(m07_couplers_to_auto_cc_WDATA),
        .s_axi_wready(m07_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(m07_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(m07_couplers_to_auto_cc_WVALID));
  emu_m07_regslice_0 m07_regslice
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(m07_regslice_to_m07_couplers_ARADDR),
        .m_axi_arready(m07_regslice_to_m07_couplers_ARREADY),
        .m_axi_arvalid(m07_regslice_to_m07_couplers_ARVALID),
        .m_axi_awaddr(m07_regslice_to_m07_couplers_AWADDR),
        .m_axi_awready(m07_regslice_to_m07_couplers_AWREADY),
        .m_axi_awvalid(m07_regslice_to_m07_couplers_AWVALID),
        .m_axi_bready(m07_regslice_to_m07_couplers_BREADY),
        .m_axi_bresp(m07_regslice_to_m07_couplers_BRESP),
        .m_axi_bvalid(m07_regslice_to_m07_couplers_BVALID),
        .m_axi_rdata(m07_regslice_to_m07_couplers_RDATA),
        .m_axi_rready(m07_regslice_to_m07_couplers_RREADY),
        .m_axi_rresp(m07_regslice_to_m07_couplers_RRESP),
        .m_axi_rvalid(m07_regslice_to_m07_couplers_RVALID),
        .m_axi_wdata(m07_regslice_to_m07_couplers_WDATA),
        .m_axi_wready(m07_regslice_to_m07_couplers_WREADY),
        .m_axi_wstrb(m07_regslice_to_m07_couplers_WSTRB),
        .m_axi_wvalid(m07_regslice_to_m07_couplers_WVALID),
        .s_axi_araddr(auto_cc_to_m07_regslice_ARADDR),
        .s_axi_arprot(auto_cc_to_m07_regslice_ARPROT),
        .s_axi_arready(auto_cc_to_m07_regslice_ARREADY),
        .s_axi_arvalid(auto_cc_to_m07_regslice_ARVALID),
        .s_axi_awaddr(auto_cc_to_m07_regslice_AWADDR),
        .s_axi_awprot(auto_cc_to_m07_regslice_AWPROT),
        .s_axi_awready(auto_cc_to_m07_regslice_AWREADY),
        .s_axi_awvalid(auto_cc_to_m07_regslice_AWVALID),
        .s_axi_bready(auto_cc_to_m07_regslice_BREADY),
        .s_axi_bresp(auto_cc_to_m07_regslice_BRESP),
        .s_axi_bvalid(auto_cc_to_m07_regslice_BVALID),
        .s_axi_rdata(auto_cc_to_m07_regslice_RDATA),
        .s_axi_rready(auto_cc_to_m07_regslice_RREADY),
        .s_axi_rresp(auto_cc_to_m07_regslice_RRESP),
        .s_axi_rvalid(auto_cc_to_m07_regslice_RVALID),
        .s_axi_wdata(auto_cc_to_m07_regslice_WDATA),
        .s_axi_wready(auto_cc_to_m07_regslice_WREADY),
        .s_axi_wstrb(auto_cc_to_m07_regslice_WSTRB),
        .s_axi_wvalid(auto_cc_to_m07_regslice_WVALID));
endmodule

module s00_couplers_imp_1I78I2M
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output [0:0]S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input [0:0]S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output [0:0]S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input [0:0]S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output [0:0]S_AXI_rlast;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [0:0]S_AXI_wlast;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]auto_pc_to_s00_couplers_ARADDR;
  wire [2:0]auto_pc_to_s00_couplers_ARPROT;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [63:0]auto_pc_to_s00_couplers_AWADDR;
  wire [2:0]auto_pc_to_s00_couplers_AWPROT;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [63:0]s00_couplers_to_auto_pc_ARADDR;
  wire [1:0]s00_couplers_to_auto_pc_ARBURST;
  wire [3:0]s00_couplers_to_auto_pc_ARCACHE;
  wire [1:0]s00_couplers_to_auto_pc_ARID;
  wire [7:0]s00_couplers_to_auto_pc_ARLEN;
  wire [0:0]s00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]s00_couplers_to_auto_pc_ARPROT;
  wire [3:0]s00_couplers_to_auto_pc_ARQOS;
  wire s00_couplers_to_auto_pc_ARREADY;
  wire [3:0]s00_couplers_to_auto_pc_ARREGION;
  wire [2:0]s00_couplers_to_auto_pc_ARSIZE;
  wire [0:0]s00_couplers_to_auto_pc_ARVALID;
  wire [63:0]s00_couplers_to_auto_pc_AWADDR;
  wire [1:0]s00_couplers_to_auto_pc_AWBURST;
  wire [3:0]s00_couplers_to_auto_pc_AWCACHE;
  wire [1:0]s00_couplers_to_auto_pc_AWID;
  wire [7:0]s00_couplers_to_auto_pc_AWLEN;
  wire [0:0]s00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]s00_couplers_to_auto_pc_AWPROT;
  wire [3:0]s00_couplers_to_auto_pc_AWQOS;
  wire s00_couplers_to_auto_pc_AWREADY;
  wire [3:0]s00_couplers_to_auto_pc_AWREGION;
  wire [2:0]s00_couplers_to_auto_pc_AWSIZE;
  wire [0:0]s00_couplers_to_auto_pc_AWVALID;
  wire [1:0]s00_couplers_to_auto_pc_BID;
  wire [0:0]s00_couplers_to_auto_pc_BREADY;
  wire [1:0]s00_couplers_to_auto_pc_BRESP;
  wire s00_couplers_to_auto_pc_BVALID;
  wire [31:0]s00_couplers_to_auto_pc_RDATA;
  wire [1:0]s00_couplers_to_auto_pc_RID;
  wire s00_couplers_to_auto_pc_RLAST;
  wire [0:0]s00_couplers_to_auto_pc_RREADY;
  wire [1:0]s00_couplers_to_auto_pc_RRESP;
  wire s00_couplers_to_auto_pc_RVALID;
  wire [31:0]s00_couplers_to_auto_pc_WDATA;
  wire [0:0]s00_couplers_to_auto_pc_WLAST;
  wire s00_couplers_to_auto_pc_WREADY;
  wire [3:0]s00_couplers_to_auto_pc_WSTRB;
  wire [0:0]s00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[63:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready[0] = s00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready[0] = s00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[1:0] = s00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid[0] = s00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[1:0] = s00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast[0] = s00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid[0] = s00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready[0] = s00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[63:0];
  assign s00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_pc_ARID = S_AXI_arid[1:0];
  assign s00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign s00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[0];
  assign s00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_auto_pc_ARREGION = S_AXI_arregion[3:0];
  assign s00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid[0];
  assign s00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[63:0];
  assign s00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_pc_AWID = S_AXI_awid[1:0];
  assign s00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign s00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[0];
  assign s00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_auto_pc_AWREGION = S_AXI_awregion[3:0];
  assign s00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid[0];
  assign s00_couplers_to_auto_pc_BREADY = S_AXI_bready[0];
  assign s00_couplers_to_auto_pc_RREADY = S_AXI_rready[0];
  assign s00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_auto_pc_WLAST = S_AXI_wlast[0];
  assign s00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_auto_pc_WVALID = S_AXI_wvalid[0];
  emu_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_s00_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_s00_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(s00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(s00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(s00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(s00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(s00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(s00_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion(s00_couplers_to_auto_pc_ARREGION),
        .s_axi_arsize(s00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(s00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(s00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(s00_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion(s00_couplers_to_auto_pc_AWREGION),
        .s_axi_awsize(s00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(s00_couplers_to_auto_pc_BID),
        .s_axi_bready(s00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(s00_couplers_to_auto_pc_RID),
        .s_axi_rlast(s00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(s00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(s00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
endmodule

module s00_couplers_imp_1T7YMYM
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]s00_couplers_to_s00_regslice_ARADDR;
  wire [2:0]s00_couplers_to_s00_regslice_ARPROT;
  wire s00_couplers_to_s00_regslice_ARREADY;
  wire s00_couplers_to_s00_regslice_ARVALID;
  wire [63:0]s00_couplers_to_s00_regslice_AWADDR;
  wire [2:0]s00_couplers_to_s00_regslice_AWPROT;
  wire s00_couplers_to_s00_regslice_AWREADY;
  wire s00_couplers_to_s00_regslice_AWVALID;
  wire s00_couplers_to_s00_regslice_BREADY;
  wire [1:0]s00_couplers_to_s00_regslice_BRESP;
  wire s00_couplers_to_s00_regslice_BVALID;
  wire [31:0]s00_couplers_to_s00_regslice_RDATA;
  wire s00_couplers_to_s00_regslice_RREADY;
  wire [1:0]s00_couplers_to_s00_regslice_RRESP;
  wire s00_couplers_to_s00_regslice_RVALID;
  wire [31:0]s00_couplers_to_s00_regslice_WDATA;
  wire s00_couplers_to_s00_regslice_WREADY;
  wire [3:0]s00_couplers_to_s00_regslice_WSTRB;
  wire s00_couplers_to_s00_regslice_WVALID;
  wire [63:0]s00_regslice_to_s00_couplers_ARADDR;
  wire [2:0]s00_regslice_to_s00_couplers_ARPROT;
  wire s00_regslice_to_s00_couplers_ARREADY;
  wire s00_regslice_to_s00_couplers_ARVALID;
  wire [63:0]s00_regslice_to_s00_couplers_AWADDR;
  wire [2:0]s00_regslice_to_s00_couplers_AWPROT;
  wire s00_regslice_to_s00_couplers_AWREADY;
  wire s00_regslice_to_s00_couplers_AWVALID;
  wire s00_regslice_to_s00_couplers_BREADY;
  wire [1:0]s00_regslice_to_s00_couplers_BRESP;
  wire s00_regslice_to_s00_couplers_BVALID;
  wire [31:0]s00_regslice_to_s00_couplers_RDATA;
  wire s00_regslice_to_s00_couplers_RREADY;
  wire [1:0]s00_regslice_to_s00_couplers_RRESP;
  wire s00_regslice_to_s00_couplers_RVALID;
  wire [31:0]s00_regslice_to_s00_couplers_WDATA;
  wire s00_regslice_to_s00_couplers_WREADY;
  wire [3:0]s00_regslice_to_s00_couplers_WSTRB;
  wire s00_regslice_to_s00_couplers_WVALID;

  assign M_AXI_araddr[63:0] = s00_regslice_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = s00_regslice_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = s00_regslice_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = s00_regslice_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = s00_regslice_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = s00_regslice_to_s00_couplers_AWVALID;
  assign M_AXI_bready = s00_regslice_to_s00_couplers_BREADY;
  assign M_AXI_rready = s00_regslice_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = s00_regslice_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = s00_regslice_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = s00_regslice_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_s00_regslice_ARREADY;
  assign S_AXI_awready = s00_couplers_to_s00_regslice_AWREADY;
  assign S_AXI_bresp[1:0] = s00_couplers_to_s00_regslice_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_s00_regslice_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_s00_regslice_RDATA;
  assign S_AXI_rresp[1:0] = s00_couplers_to_s00_regslice_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_s00_regslice_RVALID;
  assign S_AXI_wready = s00_couplers_to_s00_regslice_WREADY;
  assign s00_couplers_to_s00_regslice_ARADDR = S_AXI_araddr[63:0];
  assign s00_couplers_to_s00_regslice_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_s00_regslice_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_s00_regslice_AWADDR = S_AXI_awaddr[63:0];
  assign s00_couplers_to_s00_regslice_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_s00_regslice_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_s00_regslice_BREADY = S_AXI_bready;
  assign s00_couplers_to_s00_regslice_RREADY = S_AXI_rready;
  assign s00_couplers_to_s00_regslice_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_s00_regslice_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_s00_regslice_WVALID = S_AXI_wvalid;
  assign s00_regslice_to_s00_couplers_ARREADY = M_AXI_arready;
  assign s00_regslice_to_s00_couplers_AWREADY = M_AXI_awready;
  assign s00_regslice_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign s00_regslice_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign s00_regslice_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign s00_regslice_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign s00_regslice_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign s00_regslice_to_s00_couplers_WREADY = M_AXI_wready;
  emu_s00_regslice_0 s00_regslice
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(s00_regslice_to_s00_couplers_ARADDR),
        .m_axi_arprot(s00_regslice_to_s00_couplers_ARPROT),
        .m_axi_arready(s00_regslice_to_s00_couplers_ARREADY),
        .m_axi_arvalid(s00_regslice_to_s00_couplers_ARVALID),
        .m_axi_awaddr(s00_regslice_to_s00_couplers_AWADDR),
        .m_axi_awprot(s00_regslice_to_s00_couplers_AWPROT),
        .m_axi_awready(s00_regslice_to_s00_couplers_AWREADY),
        .m_axi_awvalid(s00_regslice_to_s00_couplers_AWVALID),
        .m_axi_bready(s00_regslice_to_s00_couplers_BREADY),
        .m_axi_bresp(s00_regslice_to_s00_couplers_BRESP),
        .m_axi_bvalid(s00_regslice_to_s00_couplers_BVALID),
        .m_axi_rdata(s00_regslice_to_s00_couplers_RDATA),
        .m_axi_rready(s00_regslice_to_s00_couplers_RREADY),
        .m_axi_rresp(s00_regslice_to_s00_couplers_RRESP),
        .m_axi_rvalid(s00_regslice_to_s00_couplers_RVALID),
        .m_axi_wdata(s00_regslice_to_s00_couplers_WDATA),
        .m_axi_wready(s00_regslice_to_s00_couplers_WREADY),
        .m_axi_wstrb(s00_regslice_to_s00_couplers_WSTRB),
        .m_axi_wvalid(s00_regslice_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_s00_regslice_ARADDR),
        .s_axi_arprot(s00_couplers_to_s00_regslice_ARPROT),
        .s_axi_arready(s00_couplers_to_s00_regslice_ARREADY),
        .s_axi_arvalid(s00_couplers_to_s00_regslice_ARVALID),
        .s_axi_awaddr(s00_couplers_to_s00_regslice_AWADDR),
        .s_axi_awprot(s00_couplers_to_s00_regslice_AWPROT),
        .s_axi_awready(s00_couplers_to_s00_regslice_AWREADY),
        .s_axi_awvalid(s00_couplers_to_s00_regslice_AWVALID),
        .s_axi_bready(s00_couplers_to_s00_regslice_BREADY),
        .s_axi_bresp(s00_couplers_to_s00_regslice_BRESP),
        .s_axi_bvalid(s00_couplers_to_s00_regslice_BVALID),
        .s_axi_rdata(s00_couplers_to_s00_regslice_RDATA),
        .s_axi_rready(s00_couplers_to_s00_regslice_RREADY),
        .s_axi_rresp(s00_couplers_to_s00_regslice_RRESP),
        .s_axi_rvalid(s00_couplers_to_s00_regslice_RVALID),
        .s_axi_wdata(s00_couplers_to_s00_regslice_WDATA),
        .s_axi_wready(s00_couplers_to_s00_regslice_WREADY),
        .s_axi_wstrb(s00_couplers_to_s00_regslice_WSTRB),
        .s_axi_wvalid(s00_couplers_to_s00_regslice_WVALID));
endmodule

module s00_couplers_imp_4C40YI
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [1:0]M_AXI_arid;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input [0:0]M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output [0:0]M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [1:0]M_AXI_awid;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input [0:0]M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output [0:0]M_AXI_awvalid;
  input [1:0]M_AXI_bid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  input [1:0]M_AXI_rid;
  input [0:0]M_AXI_rlast;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  output [0:0]M_AXI_wlast;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output [0:0]S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input [0:0]S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output [0:0]S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input [0:0]S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output [0:0]S_AXI_rlast;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [0:0]S_AXI_wlast;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [63:0]s00_couplers_to_s00_couplers_ARADDR;
  wire [1:0]s00_couplers_to_s00_couplers_ARBURST;
  wire [3:0]s00_couplers_to_s00_couplers_ARCACHE;
  wire [1:0]s00_couplers_to_s00_couplers_ARID;
  wire [7:0]s00_couplers_to_s00_couplers_ARLEN;
  wire [0:0]s00_couplers_to_s00_couplers_ARLOCK;
  wire [2:0]s00_couplers_to_s00_couplers_ARPROT;
  wire [3:0]s00_couplers_to_s00_couplers_ARQOS;
  wire [0:0]s00_couplers_to_s00_couplers_ARREADY;
  wire [2:0]s00_couplers_to_s00_couplers_ARSIZE;
  wire [0:0]s00_couplers_to_s00_couplers_ARVALID;
  wire [63:0]s00_couplers_to_s00_couplers_AWADDR;
  wire [1:0]s00_couplers_to_s00_couplers_AWBURST;
  wire [3:0]s00_couplers_to_s00_couplers_AWCACHE;
  wire [1:0]s00_couplers_to_s00_couplers_AWID;
  wire [7:0]s00_couplers_to_s00_couplers_AWLEN;
  wire [0:0]s00_couplers_to_s00_couplers_AWLOCK;
  wire [2:0]s00_couplers_to_s00_couplers_AWPROT;
  wire [3:0]s00_couplers_to_s00_couplers_AWQOS;
  wire [0:0]s00_couplers_to_s00_couplers_AWREADY;
  wire [2:0]s00_couplers_to_s00_couplers_AWSIZE;
  wire [0:0]s00_couplers_to_s00_couplers_AWVALID;
  wire [1:0]s00_couplers_to_s00_couplers_BID;
  wire [0:0]s00_couplers_to_s00_couplers_BREADY;
  wire [1:0]s00_couplers_to_s00_couplers_BRESP;
  wire [0:0]s00_couplers_to_s00_couplers_BVALID;
  wire [31:0]s00_couplers_to_s00_couplers_RDATA;
  wire [1:0]s00_couplers_to_s00_couplers_RID;
  wire [0:0]s00_couplers_to_s00_couplers_RLAST;
  wire [0:0]s00_couplers_to_s00_couplers_RREADY;
  wire [1:0]s00_couplers_to_s00_couplers_RRESP;
  wire [0:0]s00_couplers_to_s00_couplers_RVALID;
  wire [31:0]s00_couplers_to_s00_couplers_WDATA;
  wire [0:0]s00_couplers_to_s00_couplers_WLAST;
  wire [0:0]s00_couplers_to_s00_couplers_WREADY;
  wire [3:0]s00_couplers_to_s00_couplers_WSTRB;
  wire [0:0]s00_couplers_to_s00_couplers_WVALID;

  assign M_AXI_araddr[63:0] = s00_couplers_to_s00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = s00_couplers_to_s00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = s00_couplers_to_s00_couplers_ARCACHE;
  assign M_AXI_arid[1:0] = s00_couplers_to_s00_couplers_ARID;
  assign M_AXI_arlen[7:0] = s00_couplers_to_s00_couplers_ARLEN;
  assign M_AXI_arlock[0] = s00_couplers_to_s00_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = s00_couplers_to_s00_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = s00_couplers_to_s00_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = s00_couplers_to_s00_couplers_ARSIZE;
  assign M_AXI_arvalid[0] = s00_couplers_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = s00_couplers_to_s00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = s00_couplers_to_s00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = s00_couplers_to_s00_couplers_AWCACHE;
  assign M_AXI_awid[1:0] = s00_couplers_to_s00_couplers_AWID;
  assign M_AXI_awlen[7:0] = s00_couplers_to_s00_couplers_AWLEN;
  assign M_AXI_awlock[0] = s00_couplers_to_s00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = s00_couplers_to_s00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = s00_couplers_to_s00_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = s00_couplers_to_s00_couplers_AWSIZE;
  assign M_AXI_awvalid[0] = s00_couplers_to_s00_couplers_AWVALID;
  assign M_AXI_bready[0] = s00_couplers_to_s00_couplers_BREADY;
  assign M_AXI_rready[0] = s00_couplers_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = s00_couplers_to_s00_couplers_WDATA;
  assign M_AXI_wlast[0] = s00_couplers_to_s00_couplers_WLAST;
  assign M_AXI_wstrb[3:0] = s00_couplers_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid[0] = s00_couplers_to_s00_couplers_WVALID;
  assign S_AXI_arready[0] = s00_couplers_to_s00_couplers_ARREADY;
  assign S_AXI_awready[0] = s00_couplers_to_s00_couplers_AWREADY;
  assign S_AXI_bid[1:0] = s00_couplers_to_s00_couplers_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_s00_couplers_BRESP;
  assign S_AXI_bvalid[0] = s00_couplers_to_s00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_s00_couplers_RDATA;
  assign S_AXI_rid[1:0] = s00_couplers_to_s00_couplers_RID;
  assign S_AXI_rlast[0] = s00_couplers_to_s00_couplers_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_s00_couplers_RRESP;
  assign S_AXI_rvalid[0] = s00_couplers_to_s00_couplers_RVALID;
  assign S_AXI_wready[0] = s00_couplers_to_s00_couplers_WREADY;
  assign s00_couplers_to_s00_couplers_ARADDR = S_AXI_araddr[63:0];
  assign s00_couplers_to_s00_couplers_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_s00_couplers_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_s00_couplers_ARID = S_AXI_arid[1:0];
  assign s00_couplers_to_s00_couplers_ARLEN = S_AXI_arlen[7:0];
  assign s00_couplers_to_s00_couplers_ARLOCK = S_AXI_arlock[0];
  assign s00_couplers_to_s00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_s00_couplers_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_s00_couplers_ARREADY = M_AXI_arready[0];
  assign s00_couplers_to_s00_couplers_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_s00_couplers_ARVALID = S_AXI_arvalid[0];
  assign s00_couplers_to_s00_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign s00_couplers_to_s00_couplers_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_s00_couplers_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_s00_couplers_AWID = S_AXI_awid[1:0];
  assign s00_couplers_to_s00_couplers_AWLEN = S_AXI_awlen[7:0];
  assign s00_couplers_to_s00_couplers_AWLOCK = S_AXI_awlock[0];
  assign s00_couplers_to_s00_couplers_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_s00_couplers_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_s00_couplers_AWREADY = M_AXI_awready[0];
  assign s00_couplers_to_s00_couplers_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_s00_couplers_AWVALID = S_AXI_awvalid[0];
  assign s00_couplers_to_s00_couplers_BID = M_AXI_bid[1:0];
  assign s00_couplers_to_s00_couplers_BREADY = S_AXI_bready[0];
  assign s00_couplers_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign s00_couplers_to_s00_couplers_BVALID = M_AXI_bvalid[0];
  assign s00_couplers_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign s00_couplers_to_s00_couplers_RID = M_AXI_rid[1:0];
  assign s00_couplers_to_s00_couplers_RLAST = M_AXI_rlast[0];
  assign s00_couplers_to_s00_couplers_RREADY = S_AXI_rready[0];
  assign s00_couplers_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign s00_couplers_to_s00_couplers_RVALID = M_AXI_rvalid[0];
  assign s00_couplers_to_s00_couplers_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_s00_couplers_WLAST = S_AXI_wlast[0];
  assign s00_couplers_to_s00_couplers_WREADY = M_AXI_wready[0];
  assign s00_couplers_to_s00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_s00_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module s00_couplers_imp_C34YJ9
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [63:0]s00_couplers_to_s00_couplers_ARADDR;
  wire [2:0]s00_couplers_to_s00_couplers_ARPROT;
  wire s00_couplers_to_s00_couplers_ARREADY;
  wire s00_couplers_to_s00_couplers_ARVALID;
  wire [63:0]s00_couplers_to_s00_couplers_AWADDR;
  wire [2:0]s00_couplers_to_s00_couplers_AWPROT;
  wire s00_couplers_to_s00_couplers_AWREADY;
  wire s00_couplers_to_s00_couplers_AWVALID;
  wire s00_couplers_to_s00_couplers_BREADY;
  wire [1:0]s00_couplers_to_s00_couplers_BRESP;
  wire s00_couplers_to_s00_couplers_BVALID;
  wire [31:0]s00_couplers_to_s00_couplers_RDATA;
  wire s00_couplers_to_s00_couplers_RREADY;
  wire [1:0]s00_couplers_to_s00_couplers_RRESP;
  wire s00_couplers_to_s00_couplers_RVALID;
  wire [31:0]s00_couplers_to_s00_couplers_WDATA;
  wire s00_couplers_to_s00_couplers_WREADY;
  wire [3:0]s00_couplers_to_s00_couplers_WSTRB;
  wire s00_couplers_to_s00_couplers_WVALID;

  assign M_AXI_araddr[63:0] = s00_couplers_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = s00_couplers_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = s00_couplers_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = s00_couplers_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = s00_couplers_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = s00_couplers_to_s00_couplers_AWVALID;
  assign M_AXI_bready = s00_couplers_to_s00_couplers_BREADY;
  assign M_AXI_rready = s00_couplers_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = s00_couplers_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = s00_couplers_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = s00_couplers_to_s00_couplers_WVALID;
  assign S_AXI_arready = s00_couplers_to_s00_couplers_ARREADY;
  assign S_AXI_awready = s00_couplers_to_s00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = s00_couplers_to_s00_couplers_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_s00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_s00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = s00_couplers_to_s00_couplers_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_s00_couplers_RVALID;
  assign S_AXI_wready = s00_couplers_to_s00_couplers_WREADY;
  assign s00_couplers_to_s00_couplers_ARADDR = S_AXI_araddr[63:0];
  assign s00_couplers_to_s00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_s00_couplers_ARREADY = M_AXI_arready;
  assign s00_couplers_to_s00_couplers_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_s00_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign s00_couplers_to_s00_couplers_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_s00_couplers_AWREADY = M_AXI_awready;
  assign s00_couplers_to_s00_couplers_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_s00_couplers_BREADY = S_AXI_bready;
  assign s00_couplers_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign s00_couplers_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign s00_couplers_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign s00_couplers_to_s00_couplers_RREADY = S_AXI_rready;
  assign s00_couplers_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign s00_couplers_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign s00_couplers_to_s00_couplers_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_s00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_s00_couplers_WVALID = S_AXI_wvalid;
endmodule

module s00_couplers_imp_JWQMDG
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [63:0]s00_couplers_to_s00_couplers_ARADDR;
  wire [2:0]s00_couplers_to_s00_couplers_ARPROT;
  wire s00_couplers_to_s00_couplers_ARREADY;
  wire s00_couplers_to_s00_couplers_ARVALID;
  wire [63:0]s00_couplers_to_s00_couplers_AWADDR;
  wire [2:0]s00_couplers_to_s00_couplers_AWPROT;
  wire s00_couplers_to_s00_couplers_AWREADY;
  wire s00_couplers_to_s00_couplers_AWVALID;
  wire s00_couplers_to_s00_couplers_BREADY;
  wire [1:0]s00_couplers_to_s00_couplers_BRESP;
  wire s00_couplers_to_s00_couplers_BVALID;
  wire [31:0]s00_couplers_to_s00_couplers_RDATA;
  wire s00_couplers_to_s00_couplers_RREADY;
  wire [1:0]s00_couplers_to_s00_couplers_RRESP;
  wire s00_couplers_to_s00_couplers_RVALID;
  wire [31:0]s00_couplers_to_s00_couplers_WDATA;
  wire s00_couplers_to_s00_couplers_WREADY;
  wire [3:0]s00_couplers_to_s00_couplers_WSTRB;
  wire s00_couplers_to_s00_couplers_WVALID;

  assign M_AXI_araddr[63:0] = s00_couplers_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = s00_couplers_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = s00_couplers_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = s00_couplers_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = s00_couplers_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = s00_couplers_to_s00_couplers_AWVALID;
  assign M_AXI_bready = s00_couplers_to_s00_couplers_BREADY;
  assign M_AXI_rready = s00_couplers_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = s00_couplers_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = s00_couplers_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = s00_couplers_to_s00_couplers_WVALID;
  assign S_AXI_arready = s00_couplers_to_s00_couplers_ARREADY;
  assign S_AXI_awready = s00_couplers_to_s00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = s00_couplers_to_s00_couplers_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_s00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_s00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = s00_couplers_to_s00_couplers_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_s00_couplers_RVALID;
  assign S_AXI_wready = s00_couplers_to_s00_couplers_WREADY;
  assign s00_couplers_to_s00_couplers_ARADDR = S_AXI_araddr[63:0];
  assign s00_couplers_to_s00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_s00_couplers_ARREADY = M_AXI_arready;
  assign s00_couplers_to_s00_couplers_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_s00_couplers_AWADDR = S_AXI_awaddr[63:0];
  assign s00_couplers_to_s00_couplers_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_s00_couplers_AWREADY = M_AXI_awready;
  assign s00_couplers_to_s00_couplers_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_s00_couplers_BREADY = S_AXI_bready;
  assign s00_couplers_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign s00_couplers_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign s00_couplers_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign s00_couplers_to_s00_couplers_RREADY = S_AXI_rready;
  assign s00_couplers_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign s00_couplers_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign s00_couplers_to_s00_couplers_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_s00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_s00_couplers_WVALID = S_AXI_wvalid;
endmodule

module s00_couplers_imp_UX2T9P
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]auto_pc_to_s00_couplers_ARADDR;
  wire [1:0]auto_pc_to_s00_couplers_ARBURST;
  wire [3:0]auto_pc_to_s00_couplers_ARCACHE;
  wire [7:0]auto_pc_to_s00_couplers_ARLEN;
  wire [0:0]auto_pc_to_s00_couplers_ARLOCK;
  wire [2:0]auto_pc_to_s00_couplers_ARPROT;
  wire [3:0]auto_pc_to_s00_couplers_ARQOS;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire [2:0]auto_pc_to_s00_couplers_ARSIZE;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [63:0]auto_pc_to_s00_couplers_AWADDR;
  wire [1:0]auto_pc_to_s00_couplers_AWBURST;
  wire [3:0]auto_pc_to_s00_couplers_AWCACHE;
  wire [7:0]auto_pc_to_s00_couplers_AWLEN;
  wire [0:0]auto_pc_to_s00_couplers_AWLOCK;
  wire [2:0]auto_pc_to_s00_couplers_AWPROT;
  wire [3:0]auto_pc_to_s00_couplers_AWQOS;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire [2:0]auto_pc_to_s00_couplers_AWSIZE;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RLAST;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WLAST;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [63:0]s00_couplers_to_auto_pc_ARADDR;
  wire [2:0]s00_couplers_to_auto_pc_ARPROT;
  wire s00_couplers_to_auto_pc_ARREADY;
  wire s00_couplers_to_auto_pc_ARVALID;
  wire [63:0]s00_couplers_to_auto_pc_AWADDR;
  wire [2:0]s00_couplers_to_auto_pc_AWPROT;
  wire s00_couplers_to_auto_pc_AWREADY;
  wire s00_couplers_to_auto_pc_AWVALID;
  wire s00_couplers_to_auto_pc_BREADY;
  wire [1:0]s00_couplers_to_auto_pc_BRESP;
  wire s00_couplers_to_auto_pc_BVALID;
  wire [31:0]s00_couplers_to_auto_pc_RDATA;
  wire s00_couplers_to_auto_pc_RREADY;
  wire [1:0]s00_couplers_to_auto_pc_RRESP;
  wire s00_couplers_to_auto_pc_RVALID;
  wire [31:0]s00_couplers_to_auto_pc_WDATA;
  wire s00_couplers_to_auto_pc_WREADY;
  wire [3:0]s00_couplers_to_auto_pc_WSTRB;
  wire s00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[63:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_pc_to_s00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_pc_to_s00_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = auto_pc_to_s00_couplers_ARLEN;
  assign M_AXI_arlock[0] = auto_pc_to_s00_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_pc_to_s00_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_pc_to_s00_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_pc_to_s00_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_pc_to_s00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_pc_to_s00_couplers_AWCACHE;
  assign M_AXI_awlen[7:0] = auto_pc_to_s00_couplers_AWLEN;
  assign M_AXI_awlock[0] = auto_pc_to_s00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_pc_to_s00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_pc_to_s00_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_pc_to_s00_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wlast = auto_pc_to_s00_couplers_WLAST;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RLAST = M_AXI_rlast;
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[63:0];
  assign s00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[63:0];
  assign s00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  emu_auto_pc_4 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arburst(auto_pc_to_s00_couplers_ARBURST),
        .m_axi_arcache(auto_pc_to_s00_couplers_ARCACHE),
        .m_axi_arlen(auto_pc_to_s00_couplers_ARLEN),
        .m_axi_arlock(auto_pc_to_s00_couplers_ARLOCK),
        .m_axi_arprot(auto_pc_to_s00_couplers_ARPROT),
        .m_axi_arqos(auto_pc_to_s00_couplers_ARQOS),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arsize(auto_pc_to_s00_couplers_ARSIZE),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awburst(auto_pc_to_s00_couplers_AWBURST),
        .m_axi_awcache(auto_pc_to_s00_couplers_AWCACHE),
        .m_axi_awlen(auto_pc_to_s00_couplers_AWLEN),
        .m_axi_awlock(auto_pc_to_s00_couplers_AWLOCK),
        .m_axi_awprot(auto_pc_to_s00_couplers_AWPROT),
        .m_axi_awqos(auto_pc_to_s00_couplers_AWQOS),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awsize(auto_pc_to_s00_couplers_AWSIZE),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rlast(auto_pc_to_s00_couplers_RLAST),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wlast(auto_pc_to_s00_couplers_WLAST),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_auto_pc_ARADDR),
        .s_axi_arprot(s00_couplers_to_auto_pc_ARPROT),
        .s_axi_arready(s00_couplers_to_auto_pc_ARREADY),
        .s_axi_arvalid(s00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_pc_AWADDR),
        .s_axi_awprot(s00_couplers_to_auto_pc_AWPROT),
        .s_axi_awready(s00_couplers_to_auto_pc_AWREADY),
        .s_axi_awvalid(s00_couplers_to_auto_pc_AWVALID),
        .s_axi_bready(s00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_pc_RDATA),
        .s_axi_rready(s00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_pc_WDATA),
        .s_axi_wready(s00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
endmodule

module s01_couplers_imp_1DNO9BC
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input [0:0]M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [7:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input [0:0]M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  input [0:0]M_AXI_rlast;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  output [0:0]M_AXI_wlast;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output [0:0]S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [7:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output [0:0]S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [0:0]S_AXI_rlast;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [0:0]S_AXI_wlast;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]s01_couplers_to_s01_couplers_ARADDR;
  wire [1:0]s01_couplers_to_s01_couplers_ARBURST;
  wire [3:0]s01_couplers_to_s01_couplers_ARCACHE;
  wire [7:0]s01_couplers_to_s01_couplers_ARLEN;
  wire [1:0]s01_couplers_to_s01_couplers_ARLOCK;
  wire [2:0]s01_couplers_to_s01_couplers_ARPROT;
  wire [3:0]s01_couplers_to_s01_couplers_ARQOS;
  wire [0:0]s01_couplers_to_s01_couplers_ARREADY;
  wire [2:0]s01_couplers_to_s01_couplers_ARSIZE;
  wire [0:0]s01_couplers_to_s01_couplers_ARVALID;
  wire [31:0]s01_couplers_to_s01_couplers_AWADDR;
  wire [1:0]s01_couplers_to_s01_couplers_AWBURST;
  wire [3:0]s01_couplers_to_s01_couplers_AWCACHE;
  wire [7:0]s01_couplers_to_s01_couplers_AWLEN;
  wire [1:0]s01_couplers_to_s01_couplers_AWLOCK;
  wire [2:0]s01_couplers_to_s01_couplers_AWPROT;
  wire [3:0]s01_couplers_to_s01_couplers_AWQOS;
  wire [0:0]s01_couplers_to_s01_couplers_AWREADY;
  wire [2:0]s01_couplers_to_s01_couplers_AWSIZE;
  wire [0:0]s01_couplers_to_s01_couplers_AWVALID;
  wire [0:0]s01_couplers_to_s01_couplers_BREADY;
  wire [1:0]s01_couplers_to_s01_couplers_BRESP;
  wire [0:0]s01_couplers_to_s01_couplers_BVALID;
  wire [31:0]s01_couplers_to_s01_couplers_RDATA;
  wire [0:0]s01_couplers_to_s01_couplers_RLAST;
  wire [0:0]s01_couplers_to_s01_couplers_RREADY;
  wire [1:0]s01_couplers_to_s01_couplers_RRESP;
  wire [0:0]s01_couplers_to_s01_couplers_RVALID;
  wire [31:0]s01_couplers_to_s01_couplers_WDATA;
  wire [0:0]s01_couplers_to_s01_couplers_WLAST;
  wire [0:0]s01_couplers_to_s01_couplers_WREADY;
  wire [3:0]s01_couplers_to_s01_couplers_WSTRB;
  wire [0:0]s01_couplers_to_s01_couplers_WVALID;

  assign M_AXI_araddr[31:0] = s01_couplers_to_s01_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = s01_couplers_to_s01_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = s01_couplers_to_s01_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = s01_couplers_to_s01_couplers_ARLEN;
  assign M_AXI_arlock[1:0] = s01_couplers_to_s01_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = s01_couplers_to_s01_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = s01_couplers_to_s01_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = s01_couplers_to_s01_couplers_ARSIZE;
  assign M_AXI_arvalid[0] = s01_couplers_to_s01_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = s01_couplers_to_s01_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = s01_couplers_to_s01_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = s01_couplers_to_s01_couplers_AWCACHE;
  assign M_AXI_awlen[7:0] = s01_couplers_to_s01_couplers_AWLEN;
  assign M_AXI_awlock[1:0] = s01_couplers_to_s01_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = s01_couplers_to_s01_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = s01_couplers_to_s01_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = s01_couplers_to_s01_couplers_AWSIZE;
  assign M_AXI_awvalid[0] = s01_couplers_to_s01_couplers_AWVALID;
  assign M_AXI_bready[0] = s01_couplers_to_s01_couplers_BREADY;
  assign M_AXI_rready[0] = s01_couplers_to_s01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = s01_couplers_to_s01_couplers_WDATA;
  assign M_AXI_wlast[0] = s01_couplers_to_s01_couplers_WLAST;
  assign M_AXI_wstrb[3:0] = s01_couplers_to_s01_couplers_WSTRB;
  assign M_AXI_wvalid[0] = s01_couplers_to_s01_couplers_WVALID;
  assign S_AXI_arready[0] = s01_couplers_to_s01_couplers_ARREADY;
  assign S_AXI_awready[0] = s01_couplers_to_s01_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = s01_couplers_to_s01_couplers_BRESP;
  assign S_AXI_bvalid[0] = s01_couplers_to_s01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = s01_couplers_to_s01_couplers_RDATA;
  assign S_AXI_rlast[0] = s01_couplers_to_s01_couplers_RLAST;
  assign S_AXI_rresp[1:0] = s01_couplers_to_s01_couplers_RRESP;
  assign S_AXI_rvalid[0] = s01_couplers_to_s01_couplers_RVALID;
  assign S_AXI_wready[0] = s01_couplers_to_s01_couplers_WREADY;
  assign s01_couplers_to_s01_couplers_ARADDR = S_AXI_araddr[31:0];
  assign s01_couplers_to_s01_couplers_ARBURST = S_AXI_arburst[1:0];
  assign s01_couplers_to_s01_couplers_ARCACHE = S_AXI_arcache[3:0];
  assign s01_couplers_to_s01_couplers_ARLEN = S_AXI_arlen[7:0];
  assign s01_couplers_to_s01_couplers_ARLOCK = S_AXI_arlock[1:0];
  assign s01_couplers_to_s01_couplers_ARPROT = S_AXI_arprot[2:0];
  assign s01_couplers_to_s01_couplers_ARQOS = S_AXI_arqos[3:0];
  assign s01_couplers_to_s01_couplers_ARREADY = M_AXI_arready[0];
  assign s01_couplers_to_s01_couplers_ARSIZE = S_AXI_arsize[2:0];
  assign s01_couplers_to_s01_couplers_ARVALID = S_AXI_arvalid[0];
  assign s01_couplers_to_s01_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign s01_couplers_to_s01_couplers_AWBURST = S_AXI_awburst[1:0];
  assign s01_couplers_to_s01_couplers_AWCACHE = S_AXI_awcache[3:0];
  assign s01_couplers_to_s01_couplers_AWLEN = S_AXI_awlen[7:0];
  assign s01_couplers_to_s01_couplers_AWLOCK = S_AXI_awlock[1:0];
  assign s01_couplers_to_s01_couplers_AWPROT = S_AXI_awprot[2:0];
  assign s01_couplers_to_s01_couplers_AWQOS = S_AXI_awqos[3:0];
  assign s01_couplers_to_s01_couplers_AWREADY = M_AXI_awready[0];
  assign s01_couplers_to_s01_couplers_AWSIZE = S_AXI_awsize[2:0];
  assign s01_couplers_to_s01_couplers_AWVALID = S_AXI_awvalid[0];
  assign s01_couplers_to_s01_couplers_BREADY = S_AXI_bready[0];
  assign s01_couplers_to_s01_couplers_BRESP = M_AXI_bresp[1:0];
  assign s01_couplers_to_s01_couplers_BVALID = M_AXI_bvalid[0];
  assign s01_couplers_to_s01_couplers_RDATA = M_AXI_rdata[31:0];
  assign s01_couplers_to_s01_couplers_RLAST = M_AXI_rlast[0];
  assign s01_couplers_to_s01_couplers_RREADY = S_AXI_rready[0];
  assign s01_couplers_to_s01_couplers_RRESP = M_AXI_rresp[1:0];
  assign s01_couplers_to_s01_couplers_RVALID = M_AXI_rvalid[0];
  assign s01_couplers_to_s01_couplers_WDATA = S_AXI_wdata[31:0];
  assign s01_couplers_to_s01_couplers_WLAST = S_AXI_wlast[0];
  assign s01_couplers_to_s01_couplers_WREADY = M_AXI_wready[0];
  assign s01_couplers_to_s01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign s01_couplers_to_s01_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module s01_couplers_imp_8JQCQJ
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [7:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [31:0]auto_pc_to_s01_couplers_ARADDR;
  wire [2:0]auto_pc_to_s01_couplers_ARPROT;
  wire auto_pc_to_s01_couplers_ARREADY;
  wire auto_pc_to_s01_couplers_ARVALID;
  wire [31:0]auto_pc_to_s01_couplers_AWADDR;
  wire [2:0]auto_pc_to_s01_couplers_AWPROT;
  wire auto_pc_to_s01_couplers_AWREADY;
  wire auto_pc_to_s01_couplers_AWVALID;
  wire auto_pc_to_s01_couplers_BREADY;
  wire [1:0]auto_pc_to_s01_couplers_BRESP;
  wire auto_pc_to_s01_couplers_BVALID;
  wire [31:0]auto_pc_to_s01_couplers_RDATA;
  wire auto_pc_to_s01_couplers_RREADY;
  wire [1:0]auto_pc_to_s01_couplers_RRESP;
  wire auto_pc_to_s01_couplers_RVALID;
  wire [31:0]auto_pc_to_s01_couplers_WDATA;
  wire auto_pc_to_s01_couplers_WREADY;
  wire [3:0]auto_pc_to_s01_couplers_WSTRB;
  wire auto_pc_to_s01_couplers_WVALID;
  wire [31:0]s01_couplers_to_auto_pc_ARADDR;
  wire [1:0]s01_couplers_to_auto_pc_ARBURST;
  wire [3:0]s01_couplers_to_auto_pc_ARCACHE;
  wire [7:0]s01_couplers_to_auto_pc_ARLEN;
  wire [1:0]s01_couplers_to_auto_pc_ARLOCK;
  wire [2:0]s01_couplers_to_auto_pc_ARPROT;
  wire [3:0]s01_couplers_to_auto_pc_ARQOS;
  wire s01_couplers_to_auto_pc_ARREADY;
  wire [3:0]s01_couplers_to_auto_pc_ARREGION;
  wire [2:0]s01_couplers_to_auto_pc_ARSIZE;
  wire s01_couplers_to_auto_pc_ARVALID;
  wire [31:0]s01_couplers_to_auto_pc_AWADDR;
  wire [1:0]s01_couplers_to_auto_pc_AWBURST;
  wire [3:0]s01_couplers_to_auto_pc_AWCACHE;
  wire [7:0]s01_couplers_to_auto_pc_AWLEN;
  wire [1:0]s01_couplers_to_auto_pc_AWLOCK;
  wire [2:0]s01_couplers_to_auto_pc_AWPROT;
  wire [3:0]s01_couplers_to_auto_pc_AWQOS;
  wire s01_couplers_to_auto_pc_AWREADY;
  wire [3:0]s01_couplers_to_auto_pc_AWREGION;
  wire [2:0]s01_couplers_to_auto_pc_AWSIZE;
  wire s01_couplers_to_auto_pc_AWVALID;
  wire s01_couplers_to_auto_pc_BREADY;
  wire [1:0]s01_couplers_to_auto_pc_BRESP;
  wire s01_couplers_to_auto_pc_BVALID;
  wire [31:0]s01_couplers_to_auto_pc_RDATA;
  wire s01_couplers_to_auto_pc_RLAST;
  wire s01_couplers_to_auto_pc_RREADY;
  wire [1:0]s01_couplers_to_auto_pc_RRESP;
  wire s01_couplers_to_auto_pc_RVALID;
  wire [31:0]s01_couplers_to_auto_pc_WDATA;
  wire s01_couplers_to_auto_pc_WLAST;
  wire s01_couplers_to_auto_pc_WREADY;
  wire [3:0]s01_couplers_to_auto_pc_WSTRB;
  wire s01_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[31:0] = auto_pc_to_s01_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_s01_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_s01_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_pc_to_s01_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_s01_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_s01_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s01_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s01_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s01_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s01_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s01_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bresp[1:0] = s01_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s01_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s01_couplers_to_auto_pc_RDATA;
  assign S_AXI_rlast = s01_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = s01_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s01_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s01_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s01_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s01_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s01_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s01_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s01_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s01_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s01_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s01_couplers_WREADY = M_AXI_wready;
  assign s01_couplers_to_auto_pc_ARADDR = S_AXI_araddr[31:0];
  assign s01_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign s01_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign s01_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign s01_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[1:0];
  assign s01_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s01_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign s01_couplers_to_auto_pc_ARREGION = S_AXI_arregion[3:0];
  assign s01_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign s01_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s01_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[31:0];
  assign s01_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign s01_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign s01_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign s01_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[1:0];
  assign s01_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s01_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign s01_couplers_to_auto_pc_AWREGION = S_AXI_awregion[3:0];
  assign s01_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign s01_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s01_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s01_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s01_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s01_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign s01_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s01_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  emu_auto_pc_1 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s01_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_s01_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_s01_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s01_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s01_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_s01_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_s01_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s01_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s01_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s01_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s01_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s01_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s01_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s01_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s01_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s01_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s01_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s01_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s01_couplers_WVALID),
        .s_axi_araddr(s01_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(s01_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(s01_couplers_to_auto_pc_ARCACHE),
        .s_axi_arlen(s01_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(s01_couplers_to_auto_pc_ARLOCK[0]),
        .s_axi_arprot(s01_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(s01_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(s01_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion(s01_couplers_to_auto_pc_ARREGION),
        .s_axi_arsize(s01_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(s01_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s01_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(s01_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(s01_couplers_to_auto_pc_AWCACHE),
        .s_axi_awlen(s01_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(s01_couplers_to_auto_pc_AWLOCK[0]),
        .s_axi_awprot(s01_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(s01_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(s01_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion(s01_couplers_to_auto_pc_AWREGION),
        .s_axi_awsize(s01_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(s01_couplers_to_auto_pc_AWVALID),
        .s_axi_bready(s01_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s01_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s01_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s01_couplers_to_auto_pc_RDATA),
        .s_axi_rlast(s01_couplers_to_auto_pc_RLAST),
        .s_axi_rready(s01_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s01_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s01_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s01_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(s01_couplers_to_auto_pc_WLAST),
        .s_axi_wready(s01_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s01_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s01_couplers_to_auto_pc_WVALID));
endmodule

module s02_couplers_imp_47SKBQ
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [1:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input [0:0]M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [7:0]M_AXI_awlen;
  output [1:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input [0:0]M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  input [0:0]M_AXI_rlast;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  output [0:0]M_AXI_wlast;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output [0:0]S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [7:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output [0:0]S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [0:0]S_AXI_rlast;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [0:0]S_AXI_wlast;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]s02_couplers_to_s02_couplers_ARADDR;
  wire [1:0]s02_couplers_to_s02_couplers_ARBURST;
  wire [3:0]s02_couplers_to_s02_couplers_ARCACHE;
  wire [7:0]s02_couplers_to_s02_couplers_ARLEN;
  wire [1:0]s02_couplers_to_s02_couplers_ARLOCK;
  wire [2:0]s02_couplers_to_s02_couplers_ARPROT;
  wire [3:0]s02_couplers_to_s02_couplers_ARQOS;
  wire [0:0]s02_couplers_to_s02_couplers_ARREADY;
  wire [2:0]s02_couplers_to_s02_couplers_ARSIZE;
  wire [0:0]s02_couplers_to_s02_couplers_ARVALID;
  wire [31:0]s02_couplers_to_s02_couplers_AWADDR;
  wire [1:0]s02_couplers_to_s02_couplers_AWBURST;
  wire [3:0]s02_couplers_to_s02_couplers_AWCACHE;
  wire [7:0]s02_couplers_to_s02_couplers_AWLEN;
  wire [1:0]s02_couplers_to_s02_couplers_AWLOCK;
  wire [2:0]s02_couplers_to_s02_couplers_AWPROT;
  wire [3:0]s02_couplers_to_s02_couplers_AWQOS;
  wire [0:0]s02_couplers_to_s02_couplers_AWREADY;
  wire [2:0]s02_couplers_to_s02_couplers_AWSIZE;
  wire [0:0]s02_couplers_to_s02_couplers_AWVALID;
  wire [0:0]s02_couplers_to_s02_couplers_BREADY;
  wire [1:0]s02_couplers_to_s02_couplers_BRESP;
  wire [0:0]s02_couplers_to_s02_couplers_BVALID;
  wire [31:0]s02_couplers_to_s02_couplers_RDATA;
  wire [0:0]s02_couplers_to_s02_couplers_RLAST;
  wire [0:0]s02_couplers_to_s02_couplers_RREADY;
  wire [1:0]s02_couplers_to_s02_couplers_RRESP;
  wire [0:0]s02_couplers_to_s02_couplers_RVALID;
  wire [31:0]s02_couplers_to_s02_couplers_WDATA;
  wire [0:0]s02_couplers_to_s02_couplers_WLAST;
  wire [0:0]s02_couplers_to_s02_couplers_WREADY;
  wire [3:0]s02_couplers_to_s02_couplers_WSTRB;
  wire [0:0]s02_couplers_to_s02_couplers_WVALID;

  assign M_AXI_araddr[31:0] = s02_couplers_to_s02_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = s02_couplers_to_s02_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = s02_couplers_to_s02_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = s02_couplers_to_s02_couplers_ARLEN;
  assign M_AXI_arlock[1:0] = s02_couplers_to_s02_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = s02_couplers_to_s02_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = s02_couplers_to_s02_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = s02_couplers_to_s02_couplers_ARSIZE;
  assign M_AXI_arvalid[0] = s02_couplers_to_s02_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = s02_couplers_to_s02_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = s02_couplers_to_s02_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = s02_couplers_to_s02_couplers_AWCACHE;
  assign M_AXI_awlen[7:0] = s02_couplers_to_s02_couplers_AWLEN;
  assign M_AXI_awlock[1:0] = s02_couplers_to_s02_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = s02_couplers_to_s02_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = s02_couplers_to_s02_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = s02_couplers_to_s02_couplers_AWSIZE;
  assign M_AXI_awvalid[0] = s02_couplers_to_s02_couplers_AWVALID;
  assign M_AXI_bready[0] = s02_couplers_to_s02_couplers_BREADY;
  assign M_AXI_rready[0] = s02_couplers_to_s02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = s02_couplers_to_s02_couplers_WDATA;
  assign M_AXI_wlast[0] = s02_couplers_to_s02_couplers_WLAST;
  assign M_AXI_wstrb[3:0] = s02_couplers_to_s02_couplers_WSTRB;
  assign M_AXI_wvalid[0] = s02_couplers_to_s02_couplers_WVALID;
  assign S_AXI_arready[0] = s02_couplers_to_s02_couplers_ARREADY;
  assign S_AXI_awready[0] = s02_couplers_to_s02_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = s02_couplers_to_s02_couplers_BRESP;
  assign S_AXI_bvalid[0] = s02_couplers_to_s02_couplers_BVALID;
  assign S_AXI_rdata[31:0] = s02_couplers_to_s02_couplers_RDATA;
  assign S_AXI_rlast[0] = s02_couplers_to_s02_couplers_RLAST;
  assign S_AXI_rresp[1:0] = s02_couplers_to_s02_couplers_RRESP;
  assign S_AXI_rvalid[0] = s02_couplers_to_s02_couplers_RVALID;
  assign S_AXI_wready[0] = s02_couplers_to_s02_couplers_WREADY;
  assign s02_couplers_to_s02_couplers_ARADDR = S_AXI_araddr[31:0];
  assign s02_couplers_to_s02_couplers_ARBURST = S_AXI_arburst[1:0];
  assign s02_couplers_to_s02_couplers_ARCACHE = S_AXI_arcache[3:0];
  assign s02_couplers_to_s02_couplers_ARLEN = S_AXI_arlen[7:0];
  assign s02_couplers_to_s02_couplers_ARLOCK = S_AXI_arlock[1:0];
  assign s02_couplers_to_s02_couplers_ARPROT = S_AXI_arprot[2:0];
  assign s02_couplers_to_s02_couplers_ARQOS = S_AXI_arqos[3:0];
  assign s02_couplers_to_s02_couplers_ARREADY = M_AXI_arready[0];
  assign s02_couplers_to_s02_couplers_ARSIZE = S_AXI_arsize[2:0];
  assign s02_couplers_to_s02_couplers_ARVALID = S_AXI_arvalid[0];
  assign s02_couplers_to_s02_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign s02_couplers_to_s02_couplers_AWBURST = S_AXI_awburst[1:0];
  assign s02_couplers_to_s02_couplers_AWCACHE = S_AXI_awcache[3:0];
  assign s02_couplers_to_s02_couplers_AWLEN = S_AXI_awlen[7:0];
  assign s02_couplers_to_s02_couplers_AWLOCK = S_AXI_awlock[1:0];
  assign s02_couplers_to_s02_couplers_AWPROT = S_AXI_awprot[2:0];
  assign s02_couplers_to_s02_couplers_AWQOS = S_AXI_awqos[3:0];
  assign s02_couplers_to_s02_couplers_AWREADY = M_AXI_awready[0];
  assign s02_couplers_to_s02_couplers_AWSIZE = S_AXI_awsize[2:0];
  assign s02_couplers_to_s02_couplers_AWVALID = S_AXI_awvalid[0];
  assign s02_couplers_to_s02_couplers_BREADY = S_AXI_bready[0];
  assign s02_couplers_to_s02_couplers_BRESP = M_AXI_bresp[1:0];
  assign s02_couplers_to_s02_couplers_BVALID = M_AXI_bvalid[0];
  assign s02_couplers_to_s02_couplers_RDATA = M_AXI_rdata[31:0];
  assign s02_couplers_to_s02_couplers_RLAST = M_AXI_rlast[0];
  assign s02_couplers_to_s02_couplers_RREADY = S_AXI_rready[0];
  assign s02_couplers_to_s02_couplers_RRESP = M_AXI_rresp[1:0];
  assign s02_couplers_to_s02_couplers_RVALID = M_AXI_rvalid[0];
  assign s02_couplers_to_s02_couplers_WDATA = S_AXI_wdata[31:0];
  assign s02_couplers_to_s02_couplers_WLAST = S_AXI_wlast[0];
  assign s02_couplers_to_s02_couplers_WREADY = M_AXI_wready[0];
  assign s02_couplers_to_s02_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign s02_couplers_to_s02_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module s03_couplers_imp_1MG1X0J
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [63:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  output [63:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [63:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [63:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [63:0]auto_pc_to_s03_couplers_ARADDR;
  wire [1:0]auto_pc_to_s03_couplers_ARBURST;
  wire [3:0]auto_pc_to_s03_couplers_ARCACHE;
  wire [7:0]auto_pc_to_s03_couplers_ARLEN;
  wire [0:0]auto_pc_to_s03_couplers_ARLOCK;
  wire [2:0]auto_pc_to_s03_couplers_ARPROT;
  wire [3:0]auto_pc_to_s03_couplers_ARQOS;
  wire auto_pc_to_s03_couplers_ARREADY;
  wire [2:0]auto_pc_to_s03_couplers_ARSIZE;
  wire auto_pc_to_s03_couplers_ARVALID;
  wire [63:0]auto_pc_to_s03_couplers_AWADDR;
  wire [1:0]auto_pc_to_s03_couplers_AWBURST;
  wire [3:0]auto_pc_to_s03_couplers_AWCACHE;
  wire [7:0]auto_pc_to_s03_couplers_AWLEN;
  wire [0:0]auto_pc_to_s03_couplers_AWLOCK;
  wire [2:0]auto_pc_to_s03_couplers_AWPROT;
  wire [3:0]auto_pc_to_s03_couplers_AWQOS;
  wire auto_pc_to_s03_couplers_AWREADY;
  wire [2:0]auto_pc_to_s03_couplers_AWSIZE;
  wire auto_pc_to_s03_couplers_AWVALID;
  wire auto_pc_to_s03_couplers_BREADY;
  wire [1:0]auto_pc_to_s03_couplers_BRESP;
  wire auto_pc_to_s03_couplers_BVALID;
  wire [31:0]auto_pc_to_s03_couplers_RDATA;
  wire auto_pc_to_s03_couplers_RLAST;
  wire auto_pc_to_s03_couplers_RREADY;
  wire [1:0]auto_pc_to_s03_couplers_RRESP;
  wire auto_pc_to_s03_couplers_RVALID;
  wire [31:0]auto_pc_to_s03_couplers_WDATA;
  wire auto_pc_to_s03_couplers_WLAST;
  wire auto_pc_to_s03_couplers_WREADY;
  wire [3:0]auto_pc_to_s03_couplers_WSTRB;
  wire auto_pc_to_s03_couplers_WVALID;
  wire [63:0]s03_couplers_to_auto_pc_ARADDR;
  wire [2:0]s03_couplers_to_auto_pc_ARPROT;
  wire s03_couplers_to_auto_pc_ARREADY;
  wire s03_couplers_to_auto_pc_ARVALID;
  wire [63:0]s03_couplers_to_auto_pc_AWADDR;
  wire [2:0]s03_couplers_to_auto_pc_AWPROT;
  wire s03_couplers_to_auto_pc_AWREADY;
  wire s03_couplers_to_auto_pc_AWVALID;
  wire s03_couplers_to_auto_pc_BREADY;
  wire [1:0]s03_couplers_to_auto_pc_BRESP;
  wire s03_couplers_to_auto_pc_BVALID;
  wire [31:0]s03_couplers_to_auto_pc_RDATA;
  wire s03_couplers_to_auto_pc_RREADY;
  wire [1:0]s03_couplers_to_auto_pc_RRESP;
  wire s03_couplers_to_auto_pc_RVALID;
  wire [31:0]s03_couplers_to_auto_pc_WDATA;
  wire s03_couplers_to_auto_pc_WREADY;
  wire [3:0]s03_couplers_to_auto_pc_WSTRB;
  wire s03_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[63:0] = auto_pc_to_s03_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_pc_to_s03_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_pc_to_s03_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = auto_pc_to_s03_couplers_ARLEN;
  assign M_AXI_arlock[0] = auto_pc_to_s03_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_pc_to_s03_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_pc_to_s03_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_pc_to_s03_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_pc_to_s03_couplers_ARVALID;
  assign M_AXI_awaddr[63:0] = auto_pc_to_s03_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_pc_to_s03_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_pc_to_s03_couplers_AWCACHE;
  assign M_AXI_awlen[7:0] = auto_pc_to_s03_couplers_AWLEN;
  assign M_AXI_awlock[0] = auto_pc_to_s03_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_pc_to_s03_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_pc_to_s03_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_pc_to_s03_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_pc_to_s03_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s03_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s03_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s03_couplers_WDATA;
  assign M_AXI_wlast = auto_pc_to_s03_couplers_WLAST;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s03_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s03_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s03_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s03_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bresp[1:0] = s03_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s03_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s03_couplers_to_auto_pc_RDATA;
  assign S_AXI_rresp[1:0] = s03_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s03_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s03_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s03_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s03_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s03_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s03_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s03_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s03_couplers_RLAST = M_AXI_rlast;
  assign auto_pc_to_s03_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s03_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s03_couplers_WREADY = M_AXI_wready;
  assign s03_couplers_to_auto_pc_ARADDR = S_AXI_araddr[63:0];
  assign s03_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s03_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s03_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[63:0];
  assign s03_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s03_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s03_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s03_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s03_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s03_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s03_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  emu_auto_pc_5 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s03_couplers_ARADDR),
        .m_axi_arburst(auto_pc_to_s03_couplers_ARBURST),
        .m_axi_arcache(auto_pc_to_s03_couplers_ARCACHE),
        .m_axi_arlen(auto_pc_to_s03_couplers_ARLEN),
        .m_axi_arlock(auto_pc_to_s03_couplers_ARLOCK),
        .m_axi_arprot(auto_pc_to_s03_couplers_ARPROT),
        .m_axi_arqos(auto_pc_to_s03_couplers_ARQOS),
        .m_axi_arready(auto_pc_to_s03_couplers_ARREADY),
        .m_axi_arsize(auto_pc_to_s03_couplers_ARSIZE),
        .m_axi_arvalid(auto_pc_to_s03_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s03_couplers_AWADDR),
        .m_axi_awburst(auto_pc_to_s03_couplers_AWBURST),
        .m_axi_awcache(auto_pc_to_s03_couplers_AWCACHE),
        .m_axi_awlen(auto_pc_to_s03_couplers_AWLEN),
        .m_axi_awlock(auto_pc_to_s03_couplers_AWLOCK),
        .m_axi_awprot(auto_pc_to_s03_couplers_AWPROT),
        .m_axi_awqos(auto_pc_to_s03_couplers_AWQOS),
        .m_axi_awready(auto_pc_to_s03_couplers_AWREADY),
        .m_axi_awsize(auto_pc_to_s03_couplers_AWSIZE),
        .m_axi_awvalid(auto_pc_to_s03_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s03_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s03_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s03_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s03_couplers_RDATA),
        .m_axi_rlast(auto_pc_to_s03_couplers_RLAST),
        .m_axi_rready(auto_pc_to_s03_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s03_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s03_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s03_couplers_WDATA),
        .m_axi_wlast(auto_pc_to_s03_couplers_WLAST),
        .m_axi_wready(auto_pc_to_s03_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s03_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s03_couplers_WVALID),
        .s_axi_araddr(s03_couplers_to_auto_pc_ARADDR),
        .s_axi_arprot(s03_couplers_to_auto_pc_ARPROT),
        .s_axi_arready(s03_couplers_to_auto_pc_ARREADY),
        .s_axi_arvalid(s03_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s03_couplers_to_auto_pc_AWADDR),
        .s_axi_awprot(s03_couplers_to_auto_pc_AWPROT),
        .s_axi_awready(s03_couplers_to_auto_pc_AWREADY),
        .s_axi_awvalid(s03_couplers_to_auto_pc_AWVALID),
        .s_axi_bready(s03_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s03_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s03_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s03_couplers_to_auto_pc_RDATA),
        .s_axi_rready(s03_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s03_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s03_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s03_couplers_to_auto_pc_WDATA),
        .s_axi_wready(s03_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s03_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s03_couplers_to_auto_pc_WVALID));
endmodule

module slr0_imp_BW389K
   (M00_ARESETN,
    M00_AXI1_araddr,
    M00_AXI1_arprot,
    M00_AXI1_arready,
    M00_AXI1_arvalid,
    M00_AXI1_awaddr,
    M00_AXI1_awprot,
    M00_AXI1_awready,
    M00_AXI1_awvalid,
    M00_AXI1_bready,
    M00_AXI1_bresp,
    M00_AXI1_bvalid,
    M00_AXI1_rdata,
    M00_AXI1_rready,
    M00_AXI1_rresp,
    M00_AXI1_rvalid,
    M00_AXI1_wdata,
    M00_AXI1_wready,
    M00_AXI1_wstrb,
    M00_AXI1_wvalid,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arsize,
    M00_AXI_aruser,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awuser,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_buser,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_ruser,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wuser,
    M00_AXI_wvalid,
    M01_AXI_araddr,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    S00_AXI1_araddr,
    S00_AXI1_arburst,
    S00_AXI1_arcache,
    S00_AXI1_arid,
    S00_AXI1_arlen,
    S00_AXI1_arlock,
    S00_AXI1_arprot,
    S00_AXI1_arqos,
    S00_AXI1_arready,
    S00_AXI1_arsize,
    S00_AXI1_arvalid,
    S00_AXI1_awaddr,
    S00_AXI1_awburst,
    S00_AXI1_awcache,
    S00_AXI1_awid,
    S00_AXI1_awlen,
    S00_AXI1_awlock,
    S00_AXI1_awprot,
    S00_AXI1_awqos,
    S00_AXI1_awready,
    S00_AXI1_awsize,
    S00_AXI1_awvalid,
    S00_AXI1_bid,
    S00_AXI1_bready,
    S00_AXI1_bresp,
    S00_AXI1_bvalid,
    S00_AXI1_rdata,
    S00_AXI1_rid,
    S00_AXI1_rlast,
    S00_AXI1_rready,
    S00_AXI1_rresp,
    S00_AXI1_rvalid,
    S00_AXI1_wdata,
    S00_AXI1_wlast,
    S00_AXI1_wready,
    S00_AXI1_wstrb,
    S00_AXI1_wvalid,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_aruser,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awuser,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_buser,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_ruser,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wuser,
    S00_AXI_wvalid,
    ext_reset_in,
    ext_reset_in1,
    m00_axi_aclk,
    m00_axi_aresetn,
    peripheral_aresetn,
    s00_axi_aclk,
    slowest_sync_clk,
    slowest_sync_clk1);
  input M00_ARESETN;
  output [63:0]M00_AXI1_araddr;
  output [2:0]M00_AXI1_arprot;
  input M00_AXI1_arready;
  output M00_AXI1_arvalid;
  output [63:0]M00_AXI1_awaddr;
  output [2:0]M00_AXI1_awprot;
  input M00_AXI1_awready;
  output M00_AXI1_awvalid;
  output M00_AXI1_bready;
  input [1:0]M00_AXI1_bresp;
  input M00_AXI1_bvalid;
  input [31:0]M00_AXI1_rdata;
  output M00_AXI1_rready;
  input [1:0]M00_AXI1_rresp;
  input M00_AXI1_rvalid;
  output [31:0]M00_AXI1_wdata;
  input M00_AXI1_wready;
  output [3:0]M00_AXI1_wstrb;
  output M00_AXI1_wvalid;
  output [63:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [0:0]M00_AXI_arid;
  output [7:0]M00_AXI_arlen;
  output M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input [0:0]M00_AXI_arready;
  output [2:0]M00_AXI_arsize;
  output [0:0]M00_AXI_aruser;
  output [0:0]M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [0:0]M00_AXI_awid;
  output [7:0]M00_AXI_awlen;
  output M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input [0:0]M00_AXI_awready;
  output [2:0]M00_AXI_awsize;
  output [0:0]M00_AXI_awuser;
  output [0:0]M00_AXI_awvalid;
  input [0:0]M00_AXI_bid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_buser;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  input [0:0]M00_AXI_rid;
  input [0:0]M00_AXI_rlast;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_ruser;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  output [0:0]M00_AXI_wlast;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wuser;
  output [0:0]M00_AXI_wvalid;
  output [6:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [6:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input [63:0]S00_AXI1_araddr;
  input [1:0]S00_AXI1_arburst;
  input [3:0]S00_AXI1_arcache;
  input [1:0]S00_AXI1_arid;
  input [7:0]S00_AXI1_arlen;
  input [0:0]S00_AXI1_arlock;
  input [2:0]S00_AXI1_arprot;
  input [3:0]S00_AXI1_arqos;
  output [0:0]S00_AXI1_arready;
  input [2:0]S00_AXI1_arsize;
  input [0:0]S00_AXI1_arvalid;
  input [63:0]S00_AXI1_awaddr;
  input [1:0]S00_AXI1_awburst;
  input [3:0]S00_AXI1_awcache;
  input [1:0]S00_AXI1_awid;
  input [7:0]S00_AXI1_awlen;
  input [0:0]S00_AXI1_awlock;
  input [2:0]S00_AXI1_awprot;
  input [3:0]S00_AXI1_awqos;
  output [0:0]S00_AXI1_awready;
  input [2:0]S00_AXI1_awsize;
  input [0:0]S00_AXI1_awvalid;
  output [1:0]S00_AXI1_bid;
  input [0:0]S00_AXI1_bready;
  output [1:0]S00_AXI1_bresp;
  output [0:0]S00_AXI1_bvalid;
  output [31:0]S00_AXI1_rdata;
  output [1:0]S00_AXI1_rid;
  output [0:0]S00_AXI1_rlast;
  input [0:0]S00_AXI1_rready;
  output [1:0]S00_AXI1_rresp;
  output [0:0]S00_AXI1_rvalid;
  input [31:0]S00_AXI1_wdata;
  input [0:0]S00_AXI1_wlast;
  output [0:0]S00_AXI1_wready;
  input [3:0]S00_AXI1_wstrb;
  input [0:0]S00_AXI1_wvalid;
  input [63:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [0:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input [0:0]S00_AXI_aruser;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [0:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input [0:0]S00_AXI_awuser;
  input S00_AXI_awvalid;
  output [0:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_buser;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [0:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_ruser;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wuser;
  input S00_AXI_wvalid;
  input ext_reset_in;
  input ext_reset_in1;
  input m00_axi_aclk;
  input m00_axi_aresetn;
  output [0:0]peripheral_aresetn;
  input s00_axi_aclk;
  input slowest_sync_clk;
  input slowest_sync_clk1;

  wire [6:0]Conn1_ARADDR;
  wire [2:0]Conn1_ARPROT;
  wire Conn1_ARREADY;
  wire Conn1_ARVALID;
  wire [6:0]Conn1_AWADDR;
  wire [2:0]Conn1_AWPROT;
  wire Conn1_AWREADY;
  wire Conn1_AWVALID;
  wire Conn1_BREADY;
  wire [1:0]Conn1_BRESP;
  wire Conn1_BVALID;
  wire [31:0]Conn1_RDATA;
  wire Conn1_RREADY;
  wire [1:0]Conn1_RRESP;
  wire Conn1_RVALID;
  wire [31:0]Conn1_WDATA;
  wire Conn1_WREADY;
  wire [3:0]Conn1_WSTRB;
  wire Conn1_WVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_ARADDR;
  wire [1:0]connect_to_es_cu_M01_AXI_ARBURST;
  wire [3:0]connect_to_es_cu_M01_AXI_ARCACHE;
  wire [1:0]connect_to_es_cu_M01_AXI_ARID;
  wire [7:0]connect_to_es_cu_M01_AXI_ARLEN;
  wire [0:0]connect_to_es_cu_M01_AXI_ARLOCK;
  wire [2:0]connect_to_es_cu_M01_AXI_ARPROT;
  wire [3:0]connect_to_es_cu_M01_AXI_ARQOS;
  wire [0:0]connect_to_es_cu_M01_AXI_ARREADY;
  wire [2:0]connect_to_es_cu_M01_AXI_ARSIZE;
  wire [0:0]connect_to_es_cu_M01_AXI_ARVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_AWADDR;
  wire [1:0]connect_to_es_cu_M01_AXI_AWBURST;
  wire [3:0]connect_to_es_cu_M01_AXI_AWCACHE;
  wire [1:0]connect_to_es_cu_M01_AXI_AWID;
  wire [7:0]connect_to_es_cu_M01_AXI_AWLEN;
  wire [0:0]connect_to_es_cu_M01_AXI_AWLOCK;
  wire [2:0]connect_to_es_cu_M01_AXI_AWPROT;
  wire [3:0]connect_to_es_cu_M01_AXI_AWQOS;
  wire [0:0]connect_to_es_cu_M01_AXI_AWREADY;
  wire [2:0]connect_to_es_cu_M01_AXI_AWSIZE;
  wire [0:0]connect_to_es_cu_M01_AXI_AWVALID;
  wire [1:0]connect_to_es_cu_M01_AXI_BID;
  wire [0:0]connect_to_es_cu_M01_AXI_BREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_BRESP;
  wire [0:0]connect_to_es_cu_M01_AXI_BVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_RDATA;
  wire [1:0]connect_to_es_cu_M01_AXI_RID;
  wire [0:0]connect_to_es_cu_M01_AXI_RLAST;
  wire [0:0]connect_to_es_cu_M01_AXI_RREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_RRESP;
  wire [0:0]connect_to_es_cu_M01_AXI_RVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_WDATA;
  wire [0:0]connect_to_es_cu_M01_AXI_WLAST;
  wire [0:0]connect_to_es_cu_M01_AXI_WREADY;
  wire [3:0]connect_to_es_cu_M01_AXI_WSTRB;
  wire [0:0]connect_to_es_cu_M01_AXI_WVALID;
  wire ext_reset_in_0_1;
  wire ext_reset_in_1_1;
  wire ext_reset_in_2_1;
  wire [63:0]interconnect_axilite_0_M00_AXI_ARADDR;
  wire [2:0]interconnect_axilite_0_M00_AXI_ARPROT;
  wire interconnect_axilite_0_M00_AXI_ARREADY;
  wire interconnect_axilite_0_M00_AXI_ARVALID;
  wire [63:0]interconnect_axilite_0_M00_AXI_AWADDR;
  wire [2:0]interconnect_axilite_0_M00_AXI_AWPROT;
  wire interconnect_axilite_0_M00_AXI_AWREADY;
  wire interconnect_axilite_0_M00_AXI_AWVALID;
  wire interconnect_axilite_0_M00_AXI_BREADY;
  wire [1:0]interconnect_axilite_0_M00_AXI_BRESP;
  wire interconnect_axilite_0_M00_AXI_BVALID;
  wire [31:0]interconnect_axilite_0_M00_AXI_RDATA;
  wire interconnect_axilite_0_M00_AXI_RREADY;
  wire [1:0]interconnect_axilite_0_M00_AXI_RRESP;
  wire interconnect_axilite_0_M00_AXI_RVALID;
  wire [31:0]interconnect_axilite_0_M00_AXI_WDATA;
  wire interconnect_axilite_0_M00_AXI_WREADY;
  wire [3:0]interconnect_axilite_0_M00_AXI_WSTRB;
  wire interconnect_axilite_0_M00_AXI_WVALID;
  wire [0:0]psr_kernel_clk_0_interconnect_aresetn;
  wire [0:0]psr_kernel_clk_0_peripheral_aresetn;
  wire slowest_sync_clk_0_1;
  wire slowest_sync_clk_1_1;
  wire slowest_sync_clk_2_1;
  wire ui_clk_clk;
  wire ui_clk_sync_rst;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WVALID;

  assign Conn1_ARREADY = M01_AXI_arready;
  assign Conn1_AWREADY = M01_AXI_awready;
  assign Conn1_BRESP = M01_AXI_bresp[1:0];
  assign Conn1_BVALID = M01_AXI_bvalid;
  assign Conn1_RDATA = M01_AXI_rdata[31:0];
  assign Conn1_RRESP = M01_AXI_rresp[1:0];
  assign Conn1_RVALID = M01_AXI_rvalid;
  assign Conn1_WREADY = M01_AXI_wready;
  assign M00_AXI1_araddr[63:0] = interconnect_axilite_0_M00_AXI_ARADDR;
  assign M00_AXI1_arprot[2:0] = interconnect_axilite_0_M00_AXI_ARPROT;
  assign M00_AXI1_arvalid = interconnect_axilite_0_M00_AXI_ARVALID;
  assign M00_AXI1_awaddr[63:0] = interconnect_axilite_0_M00_AXI_AWADDR;
  assign M00_AXI1_awprot[2:0] = interconnect_axilite_0_M00_AXI_AWPROT;
  assign M00_AXI1_awvalid = interconnect_axilite_0_M00_AXI_AWVALID;
  assign M00_AXI1_bready = interconnect_axilite_0_M00_AXI_BREADY;
  assign M00_AXI1_rready = interconnect_axilite_0_M00_AXI_RREADY;
  assign M00_AXI1_wdata[31:0] = interconnect_axilite_0_M00_AXI_WDATA;
  assign M00_AXI1_wstrb[3:0] = interconnect_axilite_0_M00_AXI_WSTRB;
  assign M00_AXI1_wvalid = interconnect_axilite_0_M00_AXI_WVALID;
  assign M00_AXI_araddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARADDR;
  assign M00_AXI_arburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARBURST;
  assign M00_AXI_arcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARCACHE;
  assign M00_AXI_arid[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARID;
  assign M00_AXI_arlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLEN;
  assign M00_AXI_arlock = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLOCK;
  assign M00_AXI_arprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARPROT;
  assign M00_AXI_arqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARQOS;
  assign M00_AXI_arsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARSIZE;
  assign M00_AXI_aruser[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARUSER;
  assign M00_AXI_arvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARVALID;
  assign M00_AXI_awaddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWADDR;
  assign M00_AXI_awburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWBURST;
  assign M00_AXI_awcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWCACHE;
  assign M00_AXI_awid[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWID;
  assign M00_AXI_awlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLEN;
  assign M00_AXI_awlock = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLOCK;
  assign M00_AXI_awprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWPROT;
  assign M00_AXI_awqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWQOS;
  assign M00_AXI_awsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWSIZE;
  assign M00_AXI_awuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWUSER;
  assign M00_AXI_awvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWVALID;
  assign M00_AXI_bready[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BREADY;
  assign M00_AXI_rready[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RREADY;
  assign M00_AXI_wdata[31:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WDATA;
  assign M00_AXI_wlast[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WLAST;
  assign M00_AXI_wstrb[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WSTRB;
  assign M00_AXI_wuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WUSER;
  assign M00_AXI_wvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WVALID;
  assign M01_AXI_araddr[6:0] = Conn1_ARADDR;
  assign M01_AXI_arprot[2:0] = Conn1_ARPROT;
  assign M01_AXI_arvalid = Conn1_ARVALID;
  assign M01_AXI_awaddr[6:0] = Conn1_AWADDR;
  assign M01_AXI_awprot[2:0] = Conn1_AWPROT;
  assign M01_AXI_awvalid = Conn1_AWVALID;
  assign M01_AXI_bready = Conn1_BREADY;
  assign M01_AXI_rready = Conn1_RREADY;
  assign M01_AXI_wdata[31:0] = Conn1_WDATA;
  assign M01_AXI_wstrb[3:0] = Conn1_WSTRB;
  assign M01_AXI_wvalid = Conn1_WVALID;
  assign S00_AXI1_arready[0] = connect_to_es_cu_M01_AXI_ARREADY;
  assign S00_AXI1_awready[0] = connect_to_es_cu_M01_AXI_AWREADY;
  assign S00_AXI1_bid[1:0] = connect_to_es_cu_M01_AXI_BID;
  assign S00_AXI1_bresp[1:0] = connect_to_es_cu_M01_AXI_BRESP;
  assign S00_AXI1_bvalid[0] = connect_to_es_cu_M01_AXI_BVALID;
  assign S00_AXI1_rdata[31:0] = connect_to_es_cu_M01_AXI_RDATA;
  assign S00_AXI1_rid[1:0] = connect_to_es_cu_M01_AXI_RID;
  assign S00_AXI1_rlast[0] = connect_to_es_cu_M01_AXI_RLAST;
  assign S00_AXI1_rresp[1:0] = connect_to_es_cu_M01_AXI_RRESP;
  assign S00_AXI1_rvalid[0] = connect_to_es_cu_M01_AXI_RVALID;
  assign S00_AXI1_wready[0] = connect_to_es_cu_M01_AXI_WREADY;
  assign S00_AXI_arready = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARREADY;
  assign S00_AXI_awready = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWREADY;
  assign S00_AXI_bid[0] = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BID;
  assign S00_AXI_bresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BRESP;
  assign S00_AXI_buser[0] = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BUSER;
  assign S00_AXI_bvalid = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BVALID;
  assign S00_AXI_rdata[31:0] = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RDATA;
  assign S00_AXI_rid[0] = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RID;
  assign S00_AXI_rlast = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RLAST;
  assign S00_AXI_rresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RRESP;
  assign S00_AXI_ruser[0] = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RUSER;
  assign S00_AXI_rvalid = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RVALID;
  assign S00_AXI_wready = xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WREADY;
  assign connect_to_es_cu_M01_AXI_ARADDR = S00_AXI1_araddr[63:0];
  assign connect_to_es_cu_M01_AXI_ARBURST = S00_AXI1_arburst[1:0];
  assign connect_to_es_cu_M01_AXI_ARCACHE = S00_AXI1_arcache[3:0];
  assign connect_to_es_cu_M01_AXI_ARID = S00_AXI1_arid[1:0];
  assign connect_to_es_cu_M01_AXI_ARLEN = S00_AXI1_arlen[7:0];
  assign connect_to_es_cu_M01_AXI_ARLOCK = S00_AXI1_arlock[0];
  assign connect_to_es_cu_M01_AXI_ARPROT = S00_AXI1_arprot[2:0];
  assign connect_to_es_cu_M01_AXI_ARQOS = S00_AXI1_arqos[3:0];
  assign connect_to_es_cu_M01_AXI_ARSIZE = S00_AXI1_arsize[2:0];
  assign connect_to_es_cu_M01_AXI_ARVALID = S00_AXI1_arvalid[0];
  assign connect_to_es_cu_M01_AXI_AWADDR = S00_AXI1_awaddr[63:0];
  assign connect_to_es_cu_M01_AXI_AWBURST = S00_AXI1_awburst[1:0];
  assign connect_to_es_cu_M01_AXI_AWCACHE = S00_AXI1_awcache[3:0];
  assign connect_to_es_cu_M01_AXI_AWID = S00_AXI1_awid[1:0];
  assign connect_to_es_cu_M01_AXI_AWLEN = S00_AXI1_awlen[7:0];
  assign connect_to_es_cu_M01_AXI_AWLOCK = S00_AXI1_awlock[0];
  assign connect_to_es_cu_M01_AXI_AWPROT = S00_AXI1_awprot[2:0];
  assign connect_to_es_cu_M01_AXI_AWQOS = S00_AXI1_awqos[3:0];
  assign connect_to_es_cu_M01_AXI_AWSIZE = S00_AXI1_awsize[2:0];
  assign connect_to_es_cu_M01_AXI_AWVALID = S00_AXI1_awvalid[0];
  assign connect_to_es_cu_M01_AXI_BREADY = S00_AXI1_bready[0];
  assign connect_to_es_cu_M01_AXI_RREADY = S00_AXI1_rready[0];
  assign connect_to_es_cu_M01_AXI_WDATA = S00_AXI1_wdata[31:0];
  assign connect_to_es_cu_M01_AXI_WLAST = S00_AXI1_wlast[0];
  assign connect_to_es_cu_M01_AXI_WSTRB = S00_AXI1_wstrb[3:0];
  assign connect_to_es_cu_M01_AXI_WVALID = S00_AXI1_wvalid[0];
  assign ext_reset_in_0_1 = ext_reset_in;
  assign ext_reset_in_1_1 = M00_ARESETN;
  assign ext_reset_in_2_1 = ext_reset_in1;
  assign interconnect_axilite_0_M00_AXI_ARREADY = M00_AXI1_arready;
  assign interconnect_axilite_0_M00_AXI_AWREADY = M00_AXI1_awready;
  assign interconnect_axilite_0_M00_AXI_BRESP = M00_AXI1_bresp[1:0];
  assign interconnect_axilite_0_M00_AXI_BVALID = M00_AXI1_bvalid;
  assign interconnect_axilite_0_M00_AXI_RDATA = M00_AXI1_rdata[31:0];
  assign interconnect_axilite_0_M00_AXI_RRESP = M00_AXI1_rresp[1:0];
  assign interconnect_axilite_0_M00_AXI_RVALID = M00_AXI1_rvalid;
  assign interconnect_axilite_0_M00_AXI_WREADY = M00_AXI1_wready;
  assign peripheral_aresetn[0] = psr_kernel_clk_0_peripheral_aresetn;
  assign slowest_sync_clk_0_1 = slowest_sync_clk;
  assign slowest_sync_clk_1_1 = s00_axi_aclk;
  assign slowest_sync_clk_2_1 = slowest_sync_clk1;
  assign ui_clk_clk = m00_axi_aclk;
  assign ui_clk_sync_rst = m00_axi_aresetn;
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARREADY = M00_AXI_arready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWREADY = M00_AXI_awready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BID = M00_AXI_bid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BRESP = M00_AXI_bresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BUSER = M00_AXI_buser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BVALID = M00_AXI_bvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RDATA = M00_AXI_rdata[31:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RID = M00_AXI_rid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RLAST = M00_AXI_rlast[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RRESP = M00_AXI_rresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RUSER = M00_AXI_ruser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RVALID = M00_AXI_rvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WREADY = M00_AXI_wready[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARADDR = S00_AXI_araddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARBURST = S00_AXI_arburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARCACHE = S00_AXI_arcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARID = S00_AXI_arid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLEN = S00_AXI_arlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLOCK = S00_AXI_arlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARPROT = S00_AXI_arprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARQOS = S00_AXI_arqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARSIZE = S00_AXI_arsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARUSER = S00_AXI_aruser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARVALID = S00_AXI_arvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWADDR = S00_AXI_awaddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWBURST = S00_AXI_awburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWCACHE = S00_AXI_awcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWID = S00_AXI_awid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLEN = S00_AXI_awlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLOCK = S00_AXI_awlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWPROT = S00_AXI_awprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWQOS = S00_AXI_awqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWSIZE = S00_AXI_awsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWUSER = S00_AXI_awuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWVALID = S00_AXI_awvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BREADY = S00_AXI_bready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RREADY = S00_AXI_rready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WDATA = S00_AXI_wdata[31:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WLAST = S00_AXI_wlast;
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WSTRB = S00_AXI_wstrb[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WUSER = S00_AXI_wuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WVALID = S00_AXI_wvalid;
  emu_icn_pass_0_0 icn_pass_0
       (.m00_axi_aclk(ui_clk_clk),
        .m00_axi_araddr(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARADDR),
        .m00_axi_arburst(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARBURST),
        .m00_axi_arcache(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARCACHE),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .m00_axi_arid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARID),
        .m00_axi_arlen(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLEN),
        .m00_axi_arlock(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARLOCK),
        .m00_axi_arprot(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARPROT),
        .m00_axi_arqos(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARQOS),
        .m00_axi_arready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARREADY),
        .m00_axi_arsize(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARSIZE),
        .m00_axi_aruser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARUSER),
        .m00_axi_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_ARVALID),
        .m00_axi_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWADDR),
        .m00_axi_awburst(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWBURST),
        .m00_axi_awcache(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWCACHE),
        .m00_axi_awid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWID),
        .m00_axi_awlen(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLEN),
        .m00_axi_awlock(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWLOCK),
        .m00_axi_awprot(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWPROT),
        .m00_axi_awqos(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWQOS),
        .m00_axi_awready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWREADY),
        .m00_axi_awsize(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWSIZE),
        .m00_axi_awuser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWUSER),
        .m00_axi_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_AWVALID),
        .m00_axi_bid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BID),
        .m00_axi_bready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BREADY),
        .m00_axi_bresp(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BRESP),
        .m00_axi_buser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BUSER),
        .m00_axi_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_BVALID),
        .m00_axi_rdata(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RDATA),
        .m00_axi_rid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RID),
        .m00_axi_rlast(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RLAST),
        .m00_axi_rready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RREADY),
        .m00_axi_rresp(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RRESP),
        .m00_axi_ruser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RUSER),
        .m00_axi_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_RVALID),
        .m00_axi_wdata(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WDATA),
        .m00_axi_wlast(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WLAST),
        .m00_axi_wready(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WREADY),
        .m00_axi_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WSTRB),
        .m00_axi_wuser(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WUSER),
        .m00_axi_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_0_AXI_WVALID),
        .s00_axi_aclk(ui_clk_clk),
        .s00_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARADDR[5:0]),
        .s00_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARBURST),
        .s00_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARCACHE),
        .s00_axi_aresetn(ui_clk_sync_rst),
        .s00_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARID),
        .s00_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLEN),
        .s00_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARLOCK),
        .s00_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARPROT),
        .s00_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARQOS),
        .s00_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARREADY),
        .s00_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARSIZE),
        .s00_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARUSER),
        .s00_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_ARVALID),
        .s00_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWADDR[5:0]),
        .s00_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWBURST),
        .s00_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWCACHE),
        .s00_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWID),
        .s00_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLEN),
        .s00_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWLOCK),
        .s00_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWPROT),
        .s00_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWQOS),
        .s00_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWREADY),
        .s00_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWSIZE),
        .s00_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWUSER),
        .s00_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_AWVALID),
        .s00_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BID),
        .s00_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BREADY),
        .s00_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BRESP),
        .s00_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BUSER),
        .s00_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_BVALID),
        .s00_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RDATA),
        .s00_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RID),
        .s00_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RLAST),
        .s00_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RREADY),
        .s00_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RRESP),
        .s00_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RUSER),
        .s00_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_RVALID),
        .s00_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WDATA),
        .s00_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WLAST),
        .s00_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WREADY),
        .s00_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WSTRB),
        .s00_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WUSER),
        .s00_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_0_AXI_WVALID));
  emu_interconnect_axilite_user_0_0 interconnect_axilite_user_0
       (.ACLK(slowest_sync_clk_1_1),
        .ARESETN(ext_reset_in_1_1),
        .M00_ACLK(slowest_sync_clk_1_1),
        .M00_ARESETN(ext_reset_in_1_1),
        .M00_AXI_araddr(interconnect_axilite_0_M00_AXI_ARADDR),
        .M00_AXI_arprot(interconnect_axilite_0_M00_AXI_ARPROT),
        .M00_AXI_arready(interconnect_axilite_0_M00_AXI_ARREADY),
        .M00_AXI_arvalid(interconnect_axilite_0_M00_AXI_ARVALID),
        .M00_AXI_awaddr(interconnect_axilite_0_M00_AXI_AWADDR),
        .M00_AXI_awprot(interconnect_axilite_0_M00_AXI_AWPROT),
        .M00_AXI_awready(interconnect_axilite_0_M00_AXI_AWREADY),
        .M00_AXI_awvalid(interconnect_axilite_0_M00_AXI_AWVALID),
        .M00_AXI_bready(interconnect_axilite_0_M00_AXI_BREADY),
        .M00_AXI_bresp(interconnect_axilite_0_M00_AXI_BRESP),
        .M00_AXI_bvalid(interconnect_axilite_0_M00_AXI_BVALID),
        .M00_AXI_rdata(interconnect_axilite_0_M00_AXI_RDATA),
        .M00_AXI_rready(interconnect_axilite_0_M00_AXI_RREADY),
        .M00_AXI_rresp(interconnect_axilite_0_M00_AXI_RRESP),
        .M00_AXI_rvalid(interconnect_axilite_0_M00_AXI_RVALID),
        .M00_AXI_wdata(interconnect_axilite_0_M00_AXI_WDATA),
        .M00_AXI_wready(interconnect_axilite_0_M00_AXI_WREADY),
        .M00_AXI_wstrb(interconnect_axilite_0_M00_AXI_WSTRB),
        .M00_AXI_wvalid(interconnect_axilite_0_M00_AXI_WVALID),
        .M01_ACLK(slowest_sync_clk_0_1),
        .M01_ARESETN(psr_kernel_clk_0_interconnect_aresetn),
        .M01_AXI_araddr(Conn1_ARADDR),
        .M01_AXI_arprot(Conn1_ARPROT),
        .M01_AXI_arready(Conn1_ARREADY),
        .M01_AXI_arvalid(Conn1_ARVALID),
        .M01_AXI_awaddr(Conn1_AWADDR),
        .M01_AXI_awprot(Conn1_AWPROT),
        .M01_AXI_awready(Conn1_AWREADY),
        .M01_AXI_awvalid(Conn1_AWVALID),
        .M01_AXI_bready(Conn1_BREADY),
        .M01_AXI_bresp(Conn1_BRESP),
        .M01_AXI_bvalid(Conn1_BVALID),
        .M01_AXI_rdata(Conn1_RDATA),
        .M01_AXI_rready(Conn1_RREADY),
        .M01_AXI_rresp(Conn1_RRESP),
        .M01_AXI_rvalid(Conn1_RVALID),
        .M01_AXI_wdata(Conn1_WDATA),
        .M01_AXI_wready(Conn1_WREADY),
        .M01_AXI_wstrb(Conn1_WSTRB),
        .M01_AXI_wvalid(Conn1_WVALID),
        .S00_ACLK(slowest_sync_clk_1_1),
        .S00_ARESETN(ext_reset_in_1_1),
        .S00_AXI_araddr(connect_to_es_cu_M01_AXI_ARADDR),
        .S00_AXI_arburst(connect_to_es_cu_M01_AXI_ARBURST),
        .S00_AXI_arcache(connect_to_es_cu_M01_AXI_ARCACHE),
        .S00_AXI_arid(connect_to_es_cu_M01_AXI_ARID),
        .S00_AXI_arlen(connect_to_es_cu_M01_AXI_ARLEN),
        .S00_AXI_arlock(connect_to_es_cu_M01_AXI_ARLOCK),
        .S00_AXI_arprot(connect_to_es_cu_M01_AXI_ARPROT),
        .S00_AXI_arqos(connect_to_es_cu_M01_AXI_ARQOS),
        .S00_AXI_arready(connect_to_es_cu_M01_AXI_ARREADY),
        .S00_AXI_arsize(connect_to_es_cu_M01_AXI_ARSIZE),
        .S00_AXI_arvalid(connect_to_es_cu_M01_AXI_ARVALID),
        .S00_AXI_awaddr(connect_to_es_cu_M01_AXI_AWADDR),
        .S00_AXI_awburst(connect_to_es_cu_M01_AXI_AWBURST),
        .S00_AXI_awcache(connect_to_es_cu_M01_AXI_AWCACHE),
        .S00_AXI_awid(connect_to_es_cu_M01_AXI_AWID),
        .S00_AXI_awlen(connect_to_es_cu_M01_AXI_AWLEN),
        .S00_AXI_awlock(connect_to_es_cu_M01_AXI_AWLOCK),
        .S00_AXI_awprot(connect_to_es_cu_M01_AXI_AWPROT),
        .S00_AXI_awqos(connect_to_es_cu_M01_AXI_AWQOS),
        .S00_AXI_awready(connect_to_es_cu_M01_AXI_AWREADY),
        .S00_AXI_awsize(connect_to_es_cu_M01_AXI_AWSIZE),
        .S00_AXI_awvalid(connect_to_es_cu_M01_AXI_AWVALID),
        .S00_AXI_bid(connect_to_es_cu_M01_AXI_BID),
        .S00_AXI_bready(connect_to_es_cu_M01_AXI_BREADY),
        .S00_AXI_bresp(connect_to_es_cu_M01_AXI_BRESP),
        .S00_AXI_bvalid(connect_to_es_cu_M01_AXI_BVALID),
        .S00_AXI_rdata(connect_to_es_cu_M01_AXI_RDATA),
        .S00_AXI_rid(connect_to_es_cu_M01_AXI_RID),
        .S00_AXI_rlast(connect_to_es_cu_M01_AXI_RLAST),
        .S00_AXI_rready(connect_to_es_cu_M01_AXI_RREADY),
        .S00_AXI_rresp(connect_to_es_cu_M01_AXI_RRESP),
        .S00_AXI_rvalid(connect_to_es_cu_M01_AXI_RVALID),
        .S00_AXI_wdata(connect_to_es_cu_M01_AXI_WDATA),
        .S00_AXI_wlast(connect_to_es_cu_M01_AXI_WLAST),
        .S00_AXI_wready(connect_to_es_cu_M01_AXI_WREADY),
        .S00_AXI_wstrb(connect_to_es_cu_M01_AXI_WSTRB),
        .S00_AXI_wvalid(connect_to_es_cu_M01_AXI_WVALID));
  emu_psr_kernel2_clk_0_0 psr_kernel2_clk_0
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(ext_reset_in_2_1),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(slowest_sync_clk_2_1));
  emu_psr_kernel_clk_0_0 psr_kernel_clk_0
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(ext_reset_in_0_1),
        .interconnect_aresetn(psr_kernel_clk_0_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(psr_kernel_clk_0_peripheral_aresetn),
        .slowest_sync_clk(slowest_sync_clk_0_1));
endmodule

module slr1_imp_14MDKOT
   (M00_ARESETN,
    M00_AXI1_araddr,
    M00_AXI1_arburst,
    M00_AXI1_arcache,
    M00_AXI1_arid,
    M00_AXI1_arlen,
    M00_AXI1_arlock,
    M00_AXI1_arprot,
    M00_AXI1_arqos,
    M00_AXI1_arready,
    M00_AXI1_arsize,
    M00_AXI1_aruser,
    M00_AXI1_arvalid,
    M00_AXI1_awaddr,
    M00_AXI1_awburst,
    M00_AXI1_awcache,
    M00_AXI1_awid,
    M00_AXI1_awlen,
    M00_AXI1_awlock,
    M00_AXI1_awprot,
    M00_AXI1_awqos,
    M00_AXI1_awready,
    M00_AXI1_awsize,
    M00_AXI1_awuser,
    M00_AXI1_awvalid,
    M00_AXI1_bid,
    M00_AXI1_bready,
    M00_AXI1_bresp,
    M00_AXI1_buser,
    M00_AXI1_bvalid,
    M00_AXI1_rdata,
    M00_AXI1_rid,
    M00_AXI1_rlast,
    M00_AXI1_rready,
    M00_AXI1_rresp,
    M00_AXI1_ruser,
    M00_AXI1_rvalid,
    M00_AXI1_wdata,
    M00_AXI1_wlast,
    M00_AXI1_wready,
    M00_AXI1_wstrb,
    M00_AXI1_wuser,
    M00_AXI1_wvalid,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arsize,
    M00_AXI_aruser,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awuser,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_buser,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_ruser,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wuser,
    M00_AXI_wvalid,
    S00_AXI1_araddr,
    S00_AXI1_arburst,
    S00_AXI1_arcache,
    S00_AXI1_arid,
    S00_AXI1_arlen,
    S00_AXI1_arlock,
    S00_AXI1_arprot,
    S00_AXI1_arqos,
    S00_AXI1_arready,
    S00_AXI1_arsize,
    S00_AXI1_aruser,
    S00_AXI1_arvalid,
    S00_AXI1_awaddr,
    S00_AXI1_awburst,
    S00_AXI1_awcache,
    S00_AXI1_awid,
    S00_AXI1_awlen,
    S00_AXI1_awlock,
    S00_AXI1_awprot,
    S00_AXI1_awqos,
    S00_AXI1_awready,
    S00_AXI1_awsize,
    S00_AXI1_awuser,
    S00_AXI1_awvalid,
    S00_AXI1_bid,
    S00_AXI1_bready,
    S00_AXI1_bresp,
    S00_AXI1_buser,
    S00_AXI1_bvalid,
    S00_AXI1_rdata,
    S00_AXI1_rid,
    S00_AXI1_rlast,
    S00_AXI1_rready,
    S00_AXI1_rresp,
    S00_AXI1_ruser,
    S00_AXI1_rvalid,
    S00_AXI1_wdata,
    S00_AXI1_wlast,
    S00_AXI1_wready,
    S00_AXI1_wstrb,
    S00_AXI1_wuser,
    S00_AXI1_wvalid,
    S00_AXI2_araddr,
    S00_AXI2_arprot,
    S00_AXI2_arready,
    S00_AXI2_arvalid,
    S00_AXI2_awaddr,
    S00_AXI2_awprot,
    S00_AXI2_awready,
    S00_AXI2_awvalid,
    S00_AXI2_bready,
    S00_AXI2_bresp,
    S00_AXI2_bvalid,
    S00_AXI2_rdata,
    S00_AXI2_rready,
    S00_AXI2_rresp,
    S00_AXI2_rvalid,
    S00_AXI2_wdata,
    S00_AXI2_wready,
    S00_AXI2_wstrb,
    S00_AXI2_wvalid,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_aruser,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awuser,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_buser,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_ruser,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wuser,
    S00_AXI_wvalid,
    ext_reset_in,
    ext_reset_in1,
    m00_axi_aclk,
    m00_axi_aresetn,
    s00_axi_aclk,
    slowest_sync_clk,
    slowest_sync_clk1);
  input M00_ARESETN;
  output [63:0]M00_AXI1_araddr;
  output [1:0]M00_AXI1_arburst;
  output [3:0]M00_AXI1_arcache;
  output [0:0]M00_AXI1_arid;
  output [7:0]M00_AXI1_arlen;
  output M00_AXI1_arlock;
  output [2:0]M00_AXI1_arprot;
  output [3:0]M00_AXI1_arqos;
  input [0:0]M00_AXI1_arready;
  output [2:0]M00_AXI1_arsize;
  output [0:0]M00_AXI1_aruser;
  output [0:0]M00_AXI1_arvalid;
  output [63:0]M00_AXI1_awaddr;
  output [1:0]M00_AXI1_awburst;
  output [3:0]M00_AXI1_awcache;
  output [0:0]M00_AXI1_awid;
  output [7:0]M00_AXI1_awlen;
  output M00_AXI1_awlock;
  output [2:0]M00_AXI1_awprot;
  output [3:0]M00_AXI1_awqos;
  input [0:0]M00_AXI1_awready;
  output [2:0]M00_AXI1_awsize;
  output [0:0]M00_AXI1_awuser;
  output [0:0]M00_AXI1_awvalid;
  input [0:0]M00_AXI1_bid;
  output [0:0]M00_AXI1_bready;
  input [1:0]M00_AXI1_bresp;
  input [0:0]M00_AXI1_buser;
  input [0:0]M00_AXI1_bvalid;
  input [31:0]M00_AXI1_rdata;
  input [0:0]M00_AXI1_rid;
  input [0:0]M00_AXI1_rlast;
  output [0:0]M00_AXI1_rready;
  input [1:0]M00_AXI1_rresp;
  input [0:0]M00_AXI1_ruser;
  input [0:0]M00_AXI1_rvalid;
  output [31:0]M00_AXI1_wdata;
  output [0:0]M00_AXI1_wlast;
  input [0:0]M00_AXI1_wready;
  output [3:0]M00_AXI1_wstrb;
  output [0:0]M00_AXI1_wuser;
  output [0:0]M00_AXI1_wvalid;
  output [63:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [0:0]M00_AXI_arid;
  output [7:0]M00_AXI_arlen;
  output M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input [0:0]M00_AXI_arready;
  output [2:0]M00_AXI_arsize;
  output [0:0]M00_AXI_aruser;
  output [0:0]M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [0:0]M00_AXI_awid;
  output [7:0]M00_AXI_awlen;
  output M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input [0:0]M00_AXI_awready;
  output [2:0]M00_AXI_awsize;
  output [0:0]M00_AXI_awuser;
  output [0:0]M00_AXI_awvalid;
  input [0:0]M00_AXI_bid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_buser;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  input [0:0]M00_AXI_rid;
  input [0:0]M00_AXI_rlast;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_ruser;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  output [0:0]M00_AXI_wlast;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wuser;
  output [0:0]M00_AXI_wvalid;
  input [63:0]S00_AXI1_araddr;
  input [1:0]S00_AXI1_arburst;
  input [3:0]S00_AXI1_arcache;
  input [0:0]S00_AXI1_arid;
  input [7:0]S00_AXI1_arlen;
  input S00_AXI1_arlock;
  input [2:0]S00_AXI1_arprot;
  input [3:0]S00_AXI1_arqos;
  output S00_AXI1_arready;
  input [2:0]S00_AXI1_arsize;
  input [0:0]S00_AXI1_aruser;
  input S00_AXI1_arvalid;
  input [63:0]S00_AXI1_awaddr;
  input [1:0]S00_AXI1_awburst;
  input [3:0]S00_AXI1_awcache;
  input [0:0]S00_AXI1_awid;
  input [7:0]S00_AXI1_awlen;
  input S00_AXI1_awlock;
  input [2:0]S00_AXI1_awprot;
  input [3:0]S00_AXI1_awqos;
  output S00_AXI1_awready;
  input [2:0]S00_AXI1_awsize;
  input [0:0]S00_AXI1_awuser;
  input S00_AXI1_awvalid;
  output [0:0]S00_AXI1_bid;
  input S00_AXI1_bready;
  output [1:0]S00_AXI1_bresp;
  output [0:0]S00_AXI1_buser;
  output S00_AXI1_bvalid;
  output [31:0]S00_AXI1_rdata;
  output [0:0]S00_AXI1_rid;
  output S00_AXI1_rlast;
  input S00_AXI1_rready;
  output [1:0]S00_AXI1_rresp;
  output [0:0]S00_AXI1_ruser;
  output S00_AXI1_rvalid;
  input [31:0]S00_AXI1_wdata;
  input S00_AXI1_wlast;
  output S00_AXI1_wready;
  input [3:0]S00_AXI1_wstrb;
  input [0:0]S00_AXI1_wuser;
  input S00_AXI1_wvalid;
  input [63:0]S00_AXI2_araddr;
  input [2:0]S00_AXI2_arprot;
  output S00_AXI2_arready;
  input S00_AXI2_arvalid;
  input [63:0]S00_AXI2_awaddr;
  input [2:0]S00_AXI2_awprot;
  output S00_AXI2_awready;
  input S00_AXI2_awvalid;
  input S00_AXI2_bready;
  output [1:0]S00_AXI2_bresp;
  output S00_AXI2_bvalid;
  output [31:0]S00_AXI2_rdata;
  input S00_AXI2_rready;
  output [1:0]S00_AXI2_rresp;
  output S00_AXI2_rvalid;
  input [31:0]S00_AXI2_wdata;
  output S00_AXI2_wready;
  input [3:0]S00_AXI2_wstrb;
  input S00_AXI2_wvalid;
  input [63:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [0:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input [0:0]S00_AXI_aruser;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [0:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input [0:0]S00_AXI_awuser;
  input S00_AXI_awvalid;
  output [0:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_buser;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [0:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_ruser;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wuser;
  input S00_AXI_wvalid;
  input ext_reset_in;
  input ext_reset_in1;
  input m00_axi_aclk;
  input m00_axi_aresetn;
  input s00_axi_aclk;
  input slowest_sync_clk;
  input slowest_sync_clk1;

  wire [63:0]connect_to_es_cu_M02_AXI_ARADDR;
  wire [2:0]connect_to_es_cu_M02_AXI_ARPROT;
  wire connect_to_es_cu_M02_AXI_ARREADY;
  wire connect_to_es_cu_M02_AXI_ARVALID;
  wire [63:0]connect_to_es_cu_M02_AXI_AWADDR;
  wire [2:0]connect_to_es_cu_M02_AXI_AWPROT;
  wire connect_to_es_cu_M02_AXI_AWREADY;
  wire connect_to_es_cu_M02_AXI_AWVALID;
  wire connect_to_es_cu_M02_AXI_BREADY;
  wire [1:0]connect_to_es_cu_M02_AXI_BRESP;
  wire connect_to_es_cu_M02_AXI_BVALID;
  wire [31:0]connect_to_es_cu_M02_AXI_RDATA;
  wire connect_to_es_cu_M02_AXI_RREADY;
  wire [1:0]connect_to_es_cu_M02_AXI_RRESP;
  wire connect_to_es_cu_M02_AXI_RVALID;
  wire [31:0]connect_to_es_cu_M02_AXI_WDATA;
  wire connect_to_es_cu_M02_AXI_WREADY;
  wire [3:0]connect_to_es_cu_M02_AXI_WSTRB;
  wire connect_to_es_cu_M02_AXI_WVALID;
  wire ext_reset_in_0_1;
  wire ext_reset_in_1_1;
  wire ext_reset_in_2_1;
  wire [63:0]interconnect_axilite_1_M00_AXI_ARADDR;
  wire [2:0]interconnect_axilite_1_M00_AXI_ARPROT;
  wire interconnect_axilite_1_M00_AXI_ARREADY;
  wire interconnect_axilite_1_M00_AXI_ARVALID;
  wire [63:0]interconnect_axilite_1_M00_AXI_AWADDR;
  wire [2:0]interconnect_axilite_1_M00_AXI_AWPROT;
  wire interconnect_axilite_1_M00_AXI_AWREADY;
  wire interconnect_axilite_1_M00_AXI_AWVALID;
  wire interconnect_axilite_1_M00_AXI_BREADY;
  wire [1:0]interconnect_axilite_1_M00_AXI_BRESP;
  wire interconnect_axilite_1_M00_AXI_BVALID;
  wire [31:0]interconnect_axilite_1_M00_AXI_RDATA;
  wire interconnect_axilite_1_M00_AXI_RREADY;
  wire [1:0]interconnect_axilite_1_M00_AXI_RRESP;
  wire interconnect_axilite_1_M00_AXI_RVALID;
  wire [31:0]interconnect_axilite_1_M00_AXI_WDATA;
  wire interconnect_axilite_1_M00_AXI_WREADY;
  wire [3:0]interconnect_axilite_1_M00_AXI_WSTRB;
  wire interconnect_axilite_1_M00_AXI_WVALID;
  wire slowest_sync_clk_0_1;
  wire slowest_sync_clk_1_1;
  wire slowest_sync_clk_2_1;
  wire ui_clk_clk;
  wire ui_clk_sync_rst;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WVALID;

  assign M00_AXI1_araddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARADDR;
  assign M00_AXI1_arburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARBURST;
  assign M00_AXI1_arcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARCACHE;
  assign M00_AXI1_arid[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARID;
  assign M00_AXI1_arlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLEN;
  assign M00_AXI1_arlock = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLOCK;
  assign M00_AXI1_arprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARPROT;
  assign M00_AXI1_arqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARQOS;
  assign M00_AXI1_arsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARSIZE;
  assign M00_AXI1_aruser[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARUSER;
  assign M00_AXI1_arvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARVALID;
  assign M00_AXI1_awaddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWADDR;
  assign M00_AXI1_awburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWBURST;
  assign M00_AXI1_awcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWCACHE;
  assign M00_AXI1_awid[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWID;
  assign M00_AXI1_awlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLEN;
  assign M00_AXI1_awlock = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLOCK;
  assign M00_AXI1_awprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWPROT;
  assign M00_AXI1_awqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWQOS;
  assign M00_AXI1_awsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWSIZE;
  assign M00_AXI1_awuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWUSER;
  assign M00_AXI1_awvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWVALID;
  assign M00_AXI1_bready[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BREADY;
  assign M00_AXI1_rready[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RREADY;
  assign M00_AXI1_wdata[31:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WDATA;
  assign M00_AXI1_wlast[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WLAST;
  assign M00_AXI1_wstrb[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WSTRB;
  assign M00_AXI1_wuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WUSER;
  assign M00_AXI1_wvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WVALID;
  assign M00_AXI_araddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARADDR;
  assign M00_AXI_arburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARBURST;
  assign M00_AXI_arcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARCACHE;
  assign M00_AXI_arid[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARID;
  assign M00_AXI_arlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLEN;
  assign M00_AXI_arlock = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLOCK;
  assign M00_AXI_arprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARPROT;
  assign M00_AXI_arqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARQOS;
  assign M00_AXI_arsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARSIZE;
  assign M00_AXI_aruser[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARUSER;
  assign M00_AXI_arvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARVALID;
  assign M00_AXI_awaddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWADDR;
  assign M00_AXI_awburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWBURST;
  assign M00_AXI_awcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWCACHE;
  assign M00_AXI_awid[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWID;
  assign M00_AXI_awlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLEN;
  assign M00_AXI_awlock = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLOCK;
  assign M00_AXI_awprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWPROT;
  assign M00_AXI_awqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWQOS;
  assign M00_AXI_awsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWSIZE;
  assign M00_AXI_awuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWUSER;
  assign M00_AXI_awvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWVALID;
  assign M00_AXI_bready[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BREADY;
  assign M00_AXI_rready[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RREADY;
  assign M00_AXI_wdata[31:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WDATA;
  assign M00_AXI_wlast[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WLAST;
  assign M00_AXI_wstrb[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WSTRB;
  assign M00_AXI_wuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WUSER;
  assign M00_AXI_wvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WVALID;
  assign S00_AXI1_arready = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARREADY;
  assign S00_AXI1_awready = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWREADY;
  assign S00_AXI1_bid[0] = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BID;
  assign S00_AXI1_bresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BRESP;
  assign S00_AXI1_buser[0] = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BUSER;
  assign S00_AXI1_bvalid = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BVALID;
  assign S00_AXI1_rdata[31:0] = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RDATA;
  assign S00_AXI1_rid[0] = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RID;
  assign S00_AXI1_rlast = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RLAST;
  assign S00_AXI1_rresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RRESP;
  assign S00_AXI1_ruser[0] = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RUSER;
  assign S00_AXI1_rvalid = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RVALID;
  assign S00_AXI1_wready = xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WREADY;
  assign S00_AXI2_arready = connect_to_es_cu_M02_AXI_ARREADY;
  assign S00_AXI2_awready = connect_to_es_cu_M02_AXI_AWREADY;
  assign S00_AXI2_bresp[1:0] = connect_to_es_cu_M02_AXI_BRESP;
  assign S00_AXI2_bvalid = connect_to_es_cu_M02_AXI_BVALID;
  assign S00_AXI2_rdata[31:0] = connect_to_es_cu_M02_AXI_RDATA;
  assign S00_AXI2_rresp[1:0] = connect_to_es_cu_M02_AXI_RRESP;
  assign S00_AXI2_rvalid = connect_to_es_cu_M02_AXI_RVALID;
  assign S00_AXI2_wready = connect_to_es_cu_M02_AXI_WREADY;
  assign S00_AXI_arready = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARREADY;
  assign S00_AXI_awready = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWREADY;
  assign S00_AXI_bid[0] = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BID;
  assign S00_AXI_bresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BRESP;
  assign S00_AXI_buser[0] = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BUSER;
  assign S00_AXI_bvalid = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BVALID;
  assign S00_AXI_rdata[31:0] = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RDATA;
  assign S00_AXI_rid[0] = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RID;
  assign S00_AXI_rlast = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RLAST;
  assign S00_AXI_rresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RRESP;
  assign S00_AXI_ruser[0] = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RUSER;
  assign S00_AXI_rvalid = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RVALID;
  assign S00_AXI_wready = xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WREADY;
  assign connect_to_es_cu_M02_AXI_ARADDR = S00_AXI2_araddr[63:0];
  assign connect_to_es_cu_M02_AXI_ARPROT = S00_AXI2_arprot[2:0];
  assign connect_to_es_cu_M02_AXI_ARVALID = S00_AXI2_arvalid;
  assign connect_to_es_cu_M02_AXI_AWADDR = S00_AXI2_awaddr[63:0];
  assign connect_to_es_cu_M02_AXI_AWPROT = S00_AXI2_awprot[2:0];
  assign connect_to_es_cu_M02_AXI_AWVALID = S00_AXI2_awvalid;
  assign connect_to_es_cu_M02_AXI_BREADY = S00_AXI2_bready;
  assign connect_to_es_cu_M02_AXI_RREADY = S00_AXI2_rready;
  assign connect_to_es_cu_M02_AXI_WDATA = S00_AXI2_wdata[31:0];
  assign connect_to_es_cu_M02_AXI_WSTRB = S00_AXI2_wstrb[3:0];
  assign connect_to_es_cu_M02_AXI_WVALID = S00_AXI2_wvalid;
  assign ext_reset_in_0_1 = ext_reset_in;
  assign ext_reset_in_1_1 = M00_ARESETN;
  assign ext_reset_in_2_1 = ext_reset_in1;
  assign slowest_sync_clk_0_1 = slowest_sync_clk;
  assign slowest_sync_clk_1_1 = s00_axi_aclk;
  assign slowest_sync_clk_2_1 = slowest_sync_clk1;
  assign ui_clk_clk = m00_axi_aclk;
  assign ui_clk_sync_rst = m00_axi_aresetn;
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARREADY = M00_AXI_arready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWREADY = M00_AXI_awready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BID = M00_AXI_bid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BRESP = M00_AXI_bresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BUSER = M00_AXI_buser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BVALID = M00_AXI_bvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RDATA = M00_AXI_rdata[31:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RID = M00_AXI_rid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RLAST = M00_AXI_rlast[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RRESP = M00_AXI_rresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RUSER = M00_AXI_ruser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RVALID = M00_AXI_rvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WREADY = M00_AXI_wready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARREADY = M00_AXI1_arready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWREADY = M00_AXI1_awready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BID = M00_AXI1_bid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BRESP = M00_AXI1_bresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BUSER = M00_AXI1_buser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BVALID = M00_AXI1_bvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RDATA = M00_AXI1_rdata[31:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RID = M00_AXI1_rid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RLAST = M00_AXI1_rlast[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RRESP = M00_AXI1_rresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RUSER = M00_AXI1_ruser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RVALID = M00_AXI1_rvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WREADY = M00_AXI1_wready[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARADDR = S00_AXI_araddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARBURST = S00_AXI_arburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARCACHE = S00_AXI_arcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARID = S00_AXI_arid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLEN = S00_AXI_arlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLOCK = S00_AXI_arlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARPROT = S00_AXI_arprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARQOS = S00_AXI_arqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARSIZE = S00_AXI_arsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARUSER = S00_AXI_aruser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARVALID = S00_AXI_arvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWADDR = S00_AXI_awaddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWBURST = S00_AXI_awburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWCACHE = S00_AXI_awcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWID = S00_AXI_awid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLEN = S00_AXI_awlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLOCK = S00_AXI_awlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWPROT = S00_AXI_awprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWQOS = S00_AXI_awqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWSIZE = S00_AXI_awsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWUSER = S00_AXI_awuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWVALID = S00_AXI_awvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BREADY = S00_AXI_bready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RREADY = S00_AXI_rready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WDATA = S00_AXI_wdata[31:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WLAST = S00_AXI_wlast;
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WSTRB = S00_AXI_wstrb[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WUSER = S00_AXI_wuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WVALID = S00_AXI_wvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARADDR = S00_AXI1_araddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARBURST = S00_AXI1_arburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARCACHE = S00_AXI1_arcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARID = S00_AXI1_arid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLEN = S00_AXI1_arlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLOCK = S00_AXI1_arlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARPROT = S00_AXI1_arprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARQOS = S00_AXI1_arqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARSIZE = S00_AXI1_arsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARUSER = S00_AXI1_aruser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARVALID = S00_AXI1_arvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWADDR = S00_AXI1_awaddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWBURST = S00_AXI1_awburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWCACHE = S00_AXI1_awcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWID = S00_AXI1_awid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLEN = S00_AXI1_awlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLOCK = S00_AXI1_awlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWPROT = S00_AXI1_awprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWQOS = S00_AXI1_awqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWSIZE = S00_AXI1_awsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWUSER = S00_AXI1_awuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWVALID = S00_AXI1_awvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BREADY = S00_AXI1_bready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RREADY = S00_AXI1_rready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WDATA = S00_AXI1_wdata[31:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WLAST = S00_AXI1_wlast;
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WSTRB = S00_AXI1_wstrb[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WUSER = S00_AXI1_wuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WVALID = S00_AXI1_wvalid;
  emu_icn_pass_1_0 icn_pass_1
       (.m00_axi_aclk(ui_clk_clk),
        .m00_axi_araddr(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARADDR),
        .m00_axi_arburst(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARBURST),
        .m00_axi_arcache(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARCACHE),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .m00_axi_arid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARID),
        .m00_axi_arlen(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLEN),
        .m00_axi_arlock(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARLOCK),
        .m00_axi_arprot(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARPROT),
        .m00_axi_arqos(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARQOS),
        .m00_axi_arready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARREADY),
        .m00_axi_arsize(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARSIZE),
        .m00_axi_aruser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARUSER),
        .m00_axi_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_ARVALID),
        .m00_axi_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWADDR),
        .m00_axi_awburst(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWBURST),
        .m00_axi_awcache(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWCACHE),
        .m00_axi_awid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWID),
        .m00_axi_awlen(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLEN),
        .m00_axi_awlock(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWLOCK),
        .m00_axi_awprot(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWPROT),
        .m00_axi_awqos(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWQOS),
        .m00_axi_awready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWREADY),
        .m00_axi_awsize(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWSIZE),
        .m00_axi_awuser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWUSER),
        .m00_axi_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_AWVALID),
        .m00_axi_bid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BID),
        .m00_axi_bready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BREADY),
        .m00_axi_bresp(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BRESP),
        .m00_axi_buser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BUSER),
        .m00_axi_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_BVALID),
        .m00_axi_rdata(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RDATA),
        .m00_axi_rid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RID),
        .m00_axi_rlast(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RLAST),
        .m00_axi_rready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RREADY),
        .m00_axi_rresp(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RRESP),
        .m00_axi_ruser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RUSER),
        .m00_axi_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_RVALID),
        .m00_axi_wdata(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WDATA),
        .m00_axi_wlast(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WLAST),
        .m00_axi_wready(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WREADY),
        .m00_axi_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WSTRB),
        .m00_axi_wuser(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WUSER),
        .m00_axi_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_1_AXI_WVALID),
        .s00_axi_aclk(ui_clk_clk),
        .s00_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARADDR[5:0]),
        .s00_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARBURST),
        .s00_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARCACHE),
        .s00_axi_aresetn(ui_clk_sync_rst),
        .s00_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARID),
        .s00_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLEN),
        .s00_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARLOCK),
        .s00_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARPROT),
        .s00_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARQOS),
        .s00_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARREADY),
        .s00_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARSIZE),
        .s00_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARUSER),
        .s00_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_ARVALID),
        .s00_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWADDR[5:0]),
        .s00_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWBURST),
        .s00_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWCACHE),
        .s00_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWID),
        .s00_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLEN),
        .s00_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWLOCK),
        .s00_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWPROT),
        .s00_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWQOS),
        .s00_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWREADY),
        .s00_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWSIZE),
        .s00_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWUSER),
        .s00_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_AWVALID),
        .s00_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BID),
        .s00_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BREADY),
        .s00_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BRESP),
        .s00_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BUSER),
        .s00_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_BVALID),
        .s00_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RDATA),
        .s00_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RID),
        .s00_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RLAST),
        .s00_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RREADY),
        .s00_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RRESP),
        .s00_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RUSER),
        .s00_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_RVALID),
        .s00_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WDATA),
        .s00_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WLAST),
        .s00_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WREADY),
        .s00_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WSTRB),
        .s00_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WUSER),
        .s00_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_1_AXI_WVALID));
  emu_icn_pass_2_0 icn_pass_2
       (.m00_axi_aclk(ui_clk_clk),
        .m00_axi_araddr(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARADDR),
        .m00_axi_arburst(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARBURST),
        .m00_axi_arcache(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARCACHE),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .m00_axi_arid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARID),
        .m00_axi_arlen(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLEN),
        .m00_axi_arlock(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARLOCK),
        .m00_axi_arprot(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARPROT),
        .m00_axi_arqos(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARQOS),
        .m00_axi_arready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARREADY),
        .m00_axi_arsize(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARSIZE),
        .m00_axi_aruser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARUSER),
        .m00_axi_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_ARVALID),
        .m00_axi_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWADDR),
        .m00_axi_awburst(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWBURST),
        .m00_axi_awcache(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWCACHE),
        .m00_axi_awid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWID),
        .m00_axi_awlen(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLEN),
        .m00_axi_awlock(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWLOCK),
        .m00_axi_awprot(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWPROT),
        .m00_axi_awqos(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWQOS),
        .m00_axi_awready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWREADY),
        .m00_axi_awsize(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWSIZE),
        .m00_axi_awuser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWUSER),
        .m00_axi_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_AWVALID),
        .m00_axi_bid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BID),
        .m00_axi_bready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BREADY),
        .m00_axi_bresp(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BRESP),
        .m00_axi_buser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BUSER),
        .m00_axi_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_BVALID),
        .m00_axi_rdata(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RDATA),
        .m00_axi_rid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RID),
        .m00_axi_rlast(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RLAST),
        .m00_axi_rready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RREADY),
        .m00_axi_rresp(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RRESP),
        .m00_axi_ruser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RUSER),
        .m00_axi_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_RVALID),
        .m00_axi_wdata(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WDATA),
        .m00_axi_wlast(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WLAST),
        .m00_axi_wready(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WREADY),
        .m00_axi_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WSTRB),
        .m00_axi_wuser(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WUSER),
        .m00_axi_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_2_AXI_WVALID),
        .s00_axi_aclk(ui_clk_clk),
        .s00_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARADDR[5:0]),
        .s00_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARBURST),
        .s00_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARCACHE),
        .s00_axi_aresetn(ui_clk_sync_rst),
        .s00_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARID),
        .s00_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLEN),
        .s00_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARLOCK),
        .s00_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARPROT),
        .s00_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARQOS),
        .s00_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARREADY),
        .s00_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARSIZE),
        .s00_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARUSER),
        .s00_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_ARVALID),
        .s00_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWADDR[5:0]),
        .s00_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWBURST),
        .s00_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWCACHE),
        .s00_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWID),
        .s00_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLEN),
        .s00_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWLOCK),
        .s00_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWPROT),
        .s00_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWQOS),
        .s00_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWREADY),
        .s00_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWSIZE),
        .s00_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWUSER),
        .s00_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_AWVALID),
        .s00_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BID),
        .s00_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BREADY),
        .s00_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BRESP),
        .s00_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BUSER),
        .s00_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_BVALID),
        .s00_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RDATA),
        .s00_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RID),
        .s00_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RLAST),
        .s00_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RREADY),
        .s00_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RRESP),
        .s00_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RUSER),
        .s00_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_RVALID),
        .s00_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WDATA),
        .s00_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WLAST),
        .s00_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WREADY),
        .s00_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WSTRB),
        .s00_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WUSER),
        .s00_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_2_AXI_WVALID));
  emu_interconnect_axilite_user_1_0 interconnect_axilite_user_1
       (.ACLK(slowest_sync_clk_1_1),
        .ARESETN(ext_reset_in_1_1),
        .M00_ACLK(slowest_sync_clk_1_1),
        .M00_ARESETN(ext_reset_in_1_1),
        .M00_AXI_araddr(interconnect_axilite_1_M00_AXI_ARADDR),
        .M00_AXI_arprot(interconnect_axilite_1_M00_AXI_ARPROT),
        .M00_AXI_arready(interconnect_axilite_1_M00_AXI_ARREADY),
        .M00_AXI_arvalid(interconnect_axilite_1_M00_AXI_ARVALID),
        .M00_AXI_awaddr(interconnect_axilite_1_M00_AXI_AWADDR),
        .M00_AXI_awprot(interconnect_axilite_1_M00_AXI_AWPROT),
        .M00_AXI_awready(interconnect_axilite_1_M00_AXI_AWREADY),
        .M00_AXI_awvalid(interconnect_axilite_1_M00_AXI_AWVALID),
        .M00_AXI_bready(interconnect_axilite_1_M00_AXI_BREADY),
        .M00_AXI_bresp(interconnect_axilite_1_M00_AXI_BRESP),
        .M00_AXI_bvalid(interconnect_axilite_1_M00_AXI_BVALID),
        .M00_AXI_rdata(interconnect_axilite_1_M00_AXI_RDATA),
        .M00_AXI_rready(interconnect_axilite_1_M00_AXI_RREADY),
        .M00_AXI_rresp(interconnect_axilite_1_M00_AXI_RRESP),
        .M00_AXI_rvalid(interconnect_axilite_1_M00_AXI_RVALID),
        .M00_AXI_wdata(interconnect_axilite_1_M00_AXI_WDATA),
        .M00_AXI_wready(interconnect_axilite_1_M00_AXI_WREADY),
        .M00_AXI_wstrb(interconnect_axilite_1_M00_AXI_WSTRB),
        .M00_AXI_wvalid(interconnect_axilite_1_M00_AXI_WVALID),
        .S00_ACLK(slowest_sync_clk_1_1),
        .S00_ARESETN(ext_reset_in_1_1),
        .S00_AXI_araddr(connect_to_es_cu_M02_AXI_ARADDR),
        .S00_AXI_arprot(connect_to_es_cu_M02_AXI_ARPROT),
        .S00_AXI_arready(connect_to_es_cu_M02_AXI_ARREADY),
        .S00_AXI_arvalid(connect_to_es_cu_M02_AXI_ARVALID),
        .S00_AXI_awaddr(connect_to_es_cu_M02_AXI_AWADDR),
        .S00_AXI_awprot(connect_to_es_cu_M02_AXI_AWPROT),
        .S00_AXI_awready(connect_to_es_cu_M02_AXI_AWREADY),
        .S00_AXI_awvalid(connect_to_es_cu_M02_AXI_AWVALID),
        .S00_AXI_bready(connect_to_es_cu_M02_AXI_BREADY),
        .S00_AXI_bresp(connect_to_es_cu_M02_AXI_BRESP),
        .S00_AXI_bvalid(connect_to_es_cu_M02_AXI_BVALID),
        .S00_AXI_rdata(connect_to_es_cu_M02_AXI_RDATA),
        .S00_AXI_rready(connect_to_es_cu_M02_AXI_RREADY),
        .S00_AXI_rresp(connect_to_es_cu_M02_AXI_RRESP),
        .S00_AXI_rvalid(connect_to_es_cu_M02_AXI_RVALID),
        .S00_AXI_wdata(connect_to_es_cu_M02_AXI_WDATA),
        .S00_AXI_wready(connect_to_es_cu_M02_AXI_WREADY),
        .S00_AXI_wstrb(connect_to_es_cu_M02_AXI_WSTRB),
        .S00_AXI_wvalid(connect_to_es_cu_M02_AXI_WVALID));
  emu_psr_kernel2_clk_1_0 psr_kernel2_clk_1
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(ext_reset_in_2_1),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(slowest_sync_clk_2_1));
  emu_psr_kernel_clk_1_0 psr_kernel_clk_1
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(ext_reset_in_0_1),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(slowest_sync_clk_0_1));
  emu_to_delete_kernel_ctrl_1_0 to_delete_kernel_ctrl_1
       (.s00_axi_aclk(slowest_sync_clk_1_1),
        .s00_axi_araddr(interconnect_axilite_1_M00_AXI_ARADDR[3:0]),
        .s00_axi_aresetn(ext_reset_in_1_1),
        .s00_axi_arprot(interconnect_axilite_1_M00_AXI_ARPROT),
        .s00_axi_arready(interconnect_axilite_1_M00_AXI_ARREADY),
        .s00_axi_arvalid(interconnect_axilite_1_M00_AXI_ARVALID),
        .s00_axi_awaddr(interconnect_axilite_1_M00_AXI_AWADDR[3:0]),
        .s00_axi_awprot(interconnect_axilite_1_M00_AXI_AWPROT),
        .s00_axi_awready(interconnect_axilite_1_M00_AXI_AWREADY),
        .s00_axi_awvalid(interconnect_axilite_1_M00_AXI_AWVALID),
        .s00_axi_bready(interconnect_axilite_1_M00_AXI_BREADY),
        .s00_axi_bresp(interconnect_axilite_1_M00_AXI_BRESP),
        .s00_axi_bvalid(interconnect_axilite_1_M00_AXI_BVALID),
        .s00_axi_rdata(interconnect_axilite_1_M00_AXI_RDATA),
        .s00_axi_rready(interconnect_axilite_1_M00_AXI_RREADY),
        .s00_axi_rresp(interconnect_axilite_1_M00_AXI_RRESP),
        .s00_axi_rvalid(interconnect_axilite_1_M00_AXI_RVALID),
        .s00_axi_wdata(interconnect_axilite_1_M00_AXI_WDATA),
        .s00_axi_wready(interconnect_axilite_1_M00_AXI_WREADY),
        .s00_axi_wstrb(interconnect_axilite_1_M00_AXI_WSTRB),
        .s00_axi_wvalid(interconnect_axilite_1_M00_AXI_WVALID));
endmodule

module slr2_imp_ZQRZ0Z
   (M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arsize,
    M00_AXI_aruser,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awuser,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_buser,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_ruser,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wuser,
    M00_AXI_wvalid,
    S00_AXI1_araddr,
    S00_AXI1_arprot,
    S00_AXI1_arready,
    S00_AXI1_arvalid,
    S00_AXI1_awaddr,
    S00_AXI1_awprot,
    S00_AXI1_awready,
    S00_AXI1_awvalid,
    S00_AXI1_bready,
    S00_AXI1_bresp,
    S00_AXI1_bvalid,
    S00_AXI1_rdata,
    S00_AXI1_rready,
    S00_AXI1_rresp,
    S00_AXI1_rvalid,
    S00_AXI1_wdata,
    S00_AXI1_wready,
    S00_AXI1_wstrb,
    S00_AXI1_wvalid,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_aruser,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awuser,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_buser,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_ruser,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wuser,
    S00_AXI_wvalid,
    ext_reset_in,
    ext_reset_in1,
    m00_axi_aclk,
    m00_axi_aresetn,
    s00_axi_aclk,
    slowest_sync_clk,
    slowest_sync_clk1);
  input M00_ARESETN;
  output [63:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [0:0]M00_AXI_arid;
  output [7:0]M00_AXI_arlen;
  output M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input [0:0]M00_AXI_arready;
  output [2:0]M00_AXI_arsize;
  output [0:0]M00_AXI_aruser;
  output [0:0]M00_AXI_arvalid;
  output [63:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [0:0]M00_AXI_awid;
  output [7:0]M00_AXI_awlen;
  output M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input [0:0]M00_AXI_awready;
  output [2:0]M00_AXI_awsize;
  output [0:0]M00_AXI_awuser;
  output [0:0]M00_AXI_awvalid;
  input [0:0]M00_AXI_bid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_buser;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  input [0:0]M00_AXI_rid;
  input [0:0]M00_AXI_rlast;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_ruser;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  output [0:0]M00_AXI_wlast;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wuser;
  output [0:0]M00_AXI_wvalid;
  input [63:0]S00_AXI1_araddr;
  input [2:0]S00_AXI1_arprot;
  output S00_AXI1_arready;
  input S00_AXI1_arvalid;
  input [63:0]S00_AXI1_awaddr;
  input [2:0]S00_AXI1_awprot;
  output S00_AXI1_awready;
  input S00_AXI1_awvalid;
  input S00_AXI1_bready;
  output [1:0]S00_AXI1_bresp;
  output S00_AXI1_bvalid;
  output [31:0]S00_AXI1_rdata;
  input S00_AXI1_rready;
  output [1:0]S00_AXI1_rresp;
  output S00_AXI1_rvalid;
  input [31:0]S00_AXI1_wdata;
  output S00_AXI1_wready;
  input [3:0]S00_AXI1_wstrb;
  input S00_AXI1_wvalid;
  input [63:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [0:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input [0:0]S00_AXI_aruser;
  input S00_AXI_arvalid;
  input [63:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [0:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input [0:0]S00_AXI_awuser;
  input S00_AXI_awvalid;
  output [0:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_buser;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [0:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_ruser;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wuser;
  input S00_AXI_wvalid;
  input ext_reset_in;
  input ext_reset_in1;
  input m00_axi_aclk;
  input m00_axi_aresetn;
  input s00_axi_aclk;
  input slowest_sync_clk;
  input slowest_sync_clk1;

  wire [63:0]connect_to_es_cu_M03_AXI_ARADDR;
  wire [2:0]connect_to_es_cu_M03_AXI_ARPROT;
  wire connect_to_es_cu_M03_AXI_ARREADY;
  wire connect_to_es_cu_M03_AXI_ARVALID;
  wire [63:0]connect_to_es_cu_M03_AXI_AWADDR;
  wire [2:0]connect_to_es_cu_M03_AXI_AWPROT;
  wire connect_to_es_cu_M03_AXI_AWREADY;
  wire connect_to_es_cu_M03_AXI_AWVALID;
  wire connect_to_es_cu_M03_AXI_BREADY;
  wire [1:0]connect_to_es_cu_M03_AXI_BRESP;
  wire connect_to_es_cu_M03_AXI_BVALID;
  wire [31:0]connect_to_es_cu_M03_AXI_RDATA;
  wire connect_to_es_cu_M03_AXI_RREADY;
  wire [1:0]connect_to_es_cu_M03_AXI_RRESP;
  wire connect_to_es_cu_M03_AXI_RVALID;
  wire [31:0]connect_to_es_cu_M03_AXI_WDATA;
  wire connect_to_es_cu_M03_AXI_WREADY;
  wire [3:0]connect_to_es_cu_M03_AXI_WSTRB;
  wire connect_to_es_cu_M03_AXI_WVALID;
  wire ext_reset_in_0_1;
  wire ext_reset_in_1_1;
  wire ext_reset_in_2_1;
  wire [63:0]interconnect_axilite_2_M00_AXI_ARADDR;
  wire [2:0]interconnect_axilite_2_M00_AXI_ARPROT;
  wire interconnect_axilite_2_M00_AXI_ARREADY;
  wire interconnect_axilite_2_M00_AXI_ARVALID;
  wire [63:0]interconnect_axilite_2_M00_AXI_AWADDR;
  wire [2:0]interconnect_axilite_2_M00_AXI_AWPROT;
  wire interconnect_axilite_2_M00_AXI_AWREADY;
  wire interconnect_axilite_2_M00_AXI_AWVALID;
  wire interconnect_axilite_2_M00_AXI_BREADY;
  wire [1:0]interconnect_axilite_2_M00_AXI_BRESP;
  wire interconnect_axilite_2_M00_AXI_BVALID;
  wire [31:0]interconnect_axilite_2_M00_AXI_RDATA;
  wire interconnect_axilite_2_M00_AXI_RREADY;
  wire [1:0]interconnect_axilite_2_M00_AXI_RRESP;
  wire interconnect_axilite_2_M00_AXI_RVALID;
  wire [31:0]interconnect_axilite_2_M00_AXI_WDATA;
  wire interconnect_axilite_2_M00_AXI_WREADY;
  wire [3:0]interconnect_axilite_2_M00_AXI_WSTRB;
  wire interconnect_axilite_2_M00_AXI_WVALID;
  wire slowest_sync_clk_0_1;
  wire slowest_sync_clk_1_1;
  wire slowest_sync_clk_2_1;
  wire ui_clk_clk;
  wire ui_clk_sync_rst;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWQOS;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RID;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RUSER;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WLAST;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARVALID;
  wire [63:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWADDR;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWBURST;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWCACHE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWID;
  wire [7:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLEN;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLOCK;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWPROT;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWQOS;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWREADY;
  wire [2:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWSIZE;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWVALID;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RDATA;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RID;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RREADY;
  wire [1:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RRESP;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RVALID;
  wire [31:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WDATA;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WLAST;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WREADY;
  wire [3:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WSTRB;
  wire [0:0]xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WUSER;
  wire xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WVALID;

  assign M00_AXI_araddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARADDR;
  assign M00_AXI_arburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARBURST;
  assign M00_AXI_arcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARCACHE;
  assign M00_AXI_arid[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARID;
  assign M00_AXI_arlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLEN;
  assign M00_AXI_arlock = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLOCK;
  assign M00_AXI_arprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARPROT;
  assign M00_AXI_arqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARQOS;
  assign M00_AXI_arsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARSIZE;
  assign M00_AXI_aruser[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARUSER;
  assign M00_AXI_arvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARVALID;
  assign M00_AXI_awaddr[63:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWADDR;
  assign M00_AXI_awburst[1:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWBURST;
  assign M00_AXI_awcache[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWCACHE;
  assign M00_AXI_awid[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWID;
  assign M00_AXI_awlen[7:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLEN;
  assign M00_AXI_awlock = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLOCK;
  assign M00_AXI_awprot[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWPROT;
  assign M00_AXI_awqos[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWQOS;
  assign M00_AXI_awsize[2:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWSIZE;
  assign M00_AXI_awuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWUSER;
  assign M00_AXI_awvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWVALID;
  assign M00_AXI_bready[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BREADY;
  assign M00_AXI_rready[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RREADY;
  assign M00_AXI_wdata[31:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WDATA;
  assign M00_AXI_wlast[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WLAST;
  assign M00_AXI_wstrb[3:0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WSTRB;
  assign M00_AXI_wuser[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WUSER;
  assign M00_AXI_wvalid[0] = xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WVALID;
  assign S00_AXI1_arready = connect_to_es_cu_M03_AXI_ARREADY;
  assign S00_AXI1_awready = connect_to_es_cu_M03_AXI_AWREADY;
  assign S00_AXI1_bresp[1:0] = connect_to_es_cu_M03_AXI_BRESP;
  assign S00_AXI1_bvalid = connect_to_es_cu_M03_AXI_BVALID;
  assign S00_AXI1_rdata[31:0] = connect_to_es_cu_M03_AXI_RDATA;
  assign S00_AXI1_rresp[1:0] = connect_to_es_cu_M03_AXI_RRESP;
  assign S00_AXI1_rvalid = connect_to_es_cu_M03_AXI_RVALID;
  assign S00_AXI1_wready = connect_to_es_cu_M03_AXI_WREADY;
  assign S00_AXI_arready = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARREADY;
  assign S00_AXI_awready = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWREADY;
  assign S00_AXI_bid[0] = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BID;
  assign S00_AXI_bresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BRESP;
  assign S00_AXI_buser[0] = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BUSER;
  assign S00_AXI_bvalid = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BVALID;
  assign S00_AXI_rdata[31:0] = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RDATA;
  assign S00_AXI_rid[0] = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RID;
  assign S00_AXI_rlast = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RLAST;
  assign S00_AXI_rresp[1:0] = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RRESP;
  assign S00_AXI_ruser[0] = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RUSER;
  assign S00_AXI_rvalid = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RVALID;
  assign S00_AXI_wready = xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WREADY;
  assign connect_to_es_cu_M03_AXI_ARADDR = S00_AXI1_araddr[63:0];
  assign connect_to_es_cu_M03_AXI_ARPROT = S00_AXI1_arprot[2:0];
  assign connect_to_es_cu_M03_AXI_ARVALID = S00_AXI1_arvalid;
  assign connect_to_es_cu_M03_AXI_AWADDR = S00_AXI1_awaddr[63:0];
  assign connect_to_es_cu_M03_AXI_AWPROT = S00_AXI1_awprot[2:0];
  assign connect_to_es_cu_M03_AXI_AWVALID = S00_AXI1_awvalid;
  assign connect_to_es_cu_M03_AXI_BREADY = S00_AXI1_bready;
  assign connect_to_es_cu_M03_AXI_RREADY = S00_AXI1_rready;
  assign connect_to_es_cu_M03_AXI_WDATA = S00_AXI1_wdata[31:0];
  assign connect_to_es_cu_M03_AXI_WSTRB = S00_AXI1_wstrb[3:0];
  assign connect_to_es_cu_M03_AXI_WVALID = S00_AXI1_wvalid;
  assign ext_reset_in_0_1 = ext_reset_in;
  assign ext_reset_in_1_1 = M00_ARESETN;
  assign ext_reset_in_2_1 = ext_reset_in1;
  assign slowest_sync_clk_0_1 = slowest_sync_clk;
  assign slowest_sync_clk_1_1 = s00_axi_aclk;
  assign slowest_sync_clk_2_1 = slowest_sync_clk1;
  assign ui_clk_clk = m00_axi_aclk;
  assign ui_clk_sync_rst = m00_axi_aresetn;
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARREADY = M00_AXI_arready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWREADY = M00_AXI_awready[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BID = M00_AXI_bid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BRESP = M00_AXI_bresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BUSER = M00_AXI_buser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BVALID = M00_AXI_bvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RDATA = M00_AXI_rdata[31:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RID = M00_AXI_rid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RLAST = M00_AXI_rlast[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RRESP = M00_AXI_rresp[1:0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RUSER = M00_AXI_ruser[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RVALID = M00_AXI_rvalid[0];
  assign xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WREADY = M00_AXI_wready[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARADDR = S00_AXI_araddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARBURST = S00_AXI_arburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARCACHE = S00_AXI_arcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARID = S00_AXI_arid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLEN = S00_AXI_arlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLOCK = S00_AXI_arlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARPROT = S00_AXI_arprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARQOS = S00_AXI_arqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARSIZE = S00_AXI_arsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARUSER = S00_AXI_aruser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARVALID = S00_AXI_arvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWADDR = S00_AXI_awaddr[63:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWBURST = S00_AXI_awburst[1:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWCACHE = S00_AXI_awcache[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWID = S00_AXI_awid[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLEN = S00_AXI_awlen[7:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLOCK = S00_AXI_awlock;
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWPROT = S00_AXI_awprot[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWQOS = S00_AXI_awqos[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWSIZE = S00_AXI_awsize[2:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWUSER = S00_AXI_awuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWVALID = S00_AXI_awvalid;
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BREADY = S00_AXI_bready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RREADY = S00_AXI_rready;
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WDATA = S00_AXI_wdata[31:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WLAST = S00_AXI_wlast;
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WSTRB = S00_AXI_wstrb[3:0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WUSER = S00_AXI_wuser[0];
  assign xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WVALID = S00_AXI_wvalid;
  emu_icn_pass_3_0 icn_pass_3
       (.m00_axi_aclk(ui_clk_clk),
        .m00_axi_araddr(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARADDR),
        .m00_axi_arburst(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARBURST),
        .m00_axi_arcache(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARCACHE),
        .m00_axi_aresetn(ui_clk_sync_rst),
        .m00_axi_arid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARID),
        .m00_axi_arlen(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLEN),
        .m00_axi_arlock(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARLOCK),
        .m00_axi_arprot(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARPROT),
        .m00_axi_arqos(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARQOS),
        .m00_axi_arready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARREADY),
        .m00_axi_arsize(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARSIZE),
        .m00_axi_aruser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARUSER),
        .m00_axi_arvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_ARVALID),
        .m00_axi_awaddr(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWADDR),
        .m00_axi_awburst(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWBURST),
        .m00_axi_awcache(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWCACHE),
        .m00_axi_awid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWID),
        .m00_axi_awlen(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLEN),
        .m00_axi_awlock(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWLOCK),
        .m00_axi_awprot(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWPROT),
        .m00_axi_awqos(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWQOS),
        .m00_axi_awready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWREADY),
        .m00_axi_awsize(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWSIZE),
        .m00_axi_awuser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWUSER),
        .m00_axi_awvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_AWVALID),
        .m00_axi_bid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BID),
        .m00_axi_bready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BREADY),
        .m00_axi_bresp(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BRESP),
        .m00_axi_buser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BUSER),
        .m00_axi_bvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_BVALID),
        .m00_axi_rdata(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RDATA),
        .m00_axi_rid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RID),
        .m00_axi_rlast(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RLAST),
        .m00_axi_rready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RREADY),
        .m00_axi_rresp(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RRESP),
        .m00_axi_ruser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RUSER),
        .m00_axi_rvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_RVALID),
        .m00_axi_wdata(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WDATA),
        .m00_axi_wlast(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WLAST),
        .m00_axi_wready(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WREADY),
        .m00_axi_wstrb(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WSTRB),
        .m00_axi_wuser(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WUSER),
        .m00_axi_wvalid(xtlm_simple_intercon_0_ICN_M_AXI_3_AXI_WVALID),
        .s00_axi_aclk(ui_clk_clk),
        .s00_axi_araddr(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARADDR[5:0]),
        .s00_axi_arburst(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARBURST),
        .s00_axi_arcache(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARCACHE),
        .s00_axi_aresetn(ui_clk_sync_rst),
        .s00_axi_arid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARID),
        .s00_axi_arlen(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLEN),
        .s00_axi_arlock(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARLOCK),
        .s00_axi_arprot(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARPROT),
        .s00_axi_arqos(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARQOS),
        .s00_axi_arready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARREADY),
        .s00_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_arsize(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARSIZE),
        .s00_axi_aruser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARUSER),
        .s00_axi_arvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_ARVALID),
        .s00_axi_awaddr(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWADDR[5:0]),
        .s00_axi_awburst(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWBURST),
        .s00_axi_awcache(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWCACHE),
        .s00_axi_awid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWID),
        .s00_axi_awlen(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLEN),
        .s00_axi_awlock(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWLOCK),
        .s00_axi_awprot(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWPROT),
        .s00_axi_awqos(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWQOS),
        .s00_axi_awready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWREADY),
        .s00_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s00_axi_awsize(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWSIZE),
        .s00_axi_awuser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWUSER),
        .s00_axi_awvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_AWVALID),
        .s00_axi_bid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BID),
        .s00_axi_bready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BREADY),
        .s00_axi_bresp(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BRESP),
        .s00_axi_buser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BUSER),
        .s00_axi_bvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_BVALID),
        .s00_axi_rdata(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RDATA),
        .s00_axi_rid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RID),
        .s00_axi_rlast(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RLAST),
        .s00_axi_rready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RREADY),
        .s00_axi_rresp(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RRESP),
        .s00_axi_ruser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RUSER),
        .s00_axi_rvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_RVALID),
        .s00_axi_wdata(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WDATA),
        .s00_axi_wlast(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WLAST),
        .s00_axi_wready(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WREADY),
        .s00_axi_wstrb(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WSTRB),
        .s00_axi_wuser(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WUSER),
        .s00_axi_wvalid(xtlm_simple_intercon_0_ICN_S_AXI_3_AXI_WVALID));
  emu_interconnect_axilite_user_2_0 interconnect_axilite_user_2
       (.ACLK(slowest_sync_clk_1_1),
        .ARESETN(ext_reset_in_1_1),
        .M00_ACLK(slowest_sync_clk_1_1),
        .M00_ARESETN(ext_reset_in_1_1),
        .M00_AXI_araddr(interconnect_axilite_2_M00_AXI_ARADDR),
        .M00_AXI_arprot(interconnect_axilite_2_M00_AXI_ARPROT),
        .M00_AXI_arready(interconnect_axilite_2_M00_AXI_ARREADY),
        .M00_AXI_arvalid(interconnect_axilite_2_M00_AXI_ARVALID),
        .M00_AXI_awaddr(interconnect_axilite_2_M00_AXI_AWADDR),
        .M00_AXI_awprot(interconnect_axilite_2_M00_AXI_AWPROT),
        .M00_AXI_awready(interconnect_axilite_2_M00_AXI_AWREADY),
        .M00_AXI_awvalid(interconnect_axilite_2_M00_AXI_AWVALID),
        .M00_AXI_bready(interconnect_axilite_2_M00_AXI_BREADY),
        .M00_AXI_bresp(interconnect_axilite_2_M00_AXI_BRESP),
        .M00_AXI_bvalid(interconnect_axilite_2_M00_AXI_BVALID),
        .M00_AXI_rdata(interconnect_axilite_2_M00_AXI_RDATA),
        .M00_AXI_rready(interconnect_axilite_2_M00_AXI_RREADY),
        .M00_AXI_rresp(interconnect_axilite_2_M00_AXI_RRESP),
        .M00_AXI_rvalid(interconnect_axilite_2_M00_AXI_RVALID),
        .M00_AXI_wdata(interconnect_axilite_2_M00_AXI_WDATA),
        .M00_AXI_wready(interconnect_axilite_2_M00_AXI_WREADY),
        .M00_AXI_wstrb(interconnect_axilite_2_M00_AXI_WSTRB),
        .M00_AXI_wvalid(interconnect_axilite_2_M00_AXI_WVALID),
        .S00_ACLK(slowest_sync_clk_1_1),
        .S00_ARESETN(ext_reset_in_1_1),
        .S00_AXI_araddr(connect_to_es_cu_M03_AXI_ARADDR),
        .S00_AXI_arprot(connect_to_es_cu_M03_AXI_ARPROT),
        .S00_AXI_arready(connect_to_es_cu_M03_AXI_ARREADY),
        .S00_AXI_arvalid(connect_to_es_cu_M03_AXI_ARVALID),
        .S00_AXI_awaddr(connect_to_es_cu_M03_AXI_AWADDR),
        .S00_AXI_awprot(connect_to_es_cu_M03_AXI_AWPROT),
        .S00_AXI_awready(connect_to_es_cu_M03_AXI_AWREADY),
        .S00_AXI_awvalid(connect_to_es_cu_M03_AXI_AWVALID),
        .S00_AXI_bready(connect_to_es_cu_M03_AXI_BREADY),
        .S00_AXI_bresp(connect_to_es_cu_M03_AXI_BRESP),
        .S00_AXI_bvalid(connect_to_es_cu_M03_AXI_BVALID),
        .S00_AXI_rdata(connect_to_es_cu_M03_AXI_RDATA),
        .S00_AXI_rready(connect_to_es_cu_M03_AXI_RREADY),
        .S00_AXI_rresp(connect_to_es_cu_M03_AXI_RRESP),
        .S00_AXI_rvalid(connect_to_es_cu_M03_AXI_RVALID),
        .S00_AXI_wdata(connect_to_es_cu_M03_AXI_WDATA),
        .S00_AXI_wready(connect_to_es_cu_M03_AXI_WREADY),
        .S00_AXI_wstrb(connect_to_es_cu_M03_AXI_WSTRB),
        .S00_AXI_wvalid(connect_to_es_cu_M03_AXI_WVALID));
  emu_psr_kernel2_clk_2_0 psr_kernel2_clk_2
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(ext_reset_in_2_1),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(slowest_sync_clk_2_1));
  emu_psr_kernel_clk_2_0 psr_kernel_clk_2
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(ext_reset_in_0_1),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(slowest_sync_clk_0_1));
  emu_to_delete_kernel_ctrl_2_0 to_delete_kernel_ctrl_2
       (.s00_axi_aclk(slowest_sync_clk_1_1),
        .s00_axi_araddr(interconnect_axilite_2_M00_AXI_ARADDR[3:0]),
        .s00_axi_aresetn(ext_reset_in_1_1),
        .s00_axi_arprot(interconnect_axilite_2_M00_AXI_ARPROT),
        .s00_axi_arready(interconnect_axilite_2_M00_AXI_ARREADY),
        .s00_axi_arvalid(interconnect_axilite_2_M00_AXI_ARVALID),
        .s00_axi_awaddr(interconnect_axilite_2_M00_AXI_AWADDR[3:0]),
        .s00_axi_awprot(interconnect_axilite_2_M00_AXI_AWPROT),
        .s00_axi_awready(interconnect_axilite_2_M00_AXI_AWREADY),
        .s00_axi_awvalid(interconnect_axilite_2_M00_AXI_AWVALID),
        .s00_axi_bready(interconnect_axilite_2_M00_AXI_BREADY),
        .s00_axi_bresp(interconnect_axilite_2_M00_AXI_BRESP),
        .s00_axi_bvalid(interconnect_axilite_2_M00_AXI_BVALID),
        .s00_axi_rdata(interconnect_axilite_2_M00_AXI_RDATA),
        .s00_axi_rready(interconnect_axilite_2_M00_AXI_RREADY),
        .s00_axi_rresp(interconnect_axilite_2_M00_AXI_RRESP),
        .s00_axi_rvalid(interconnect_axilite_2_M00_AXI_RVALID),
        .s00_axi_wdata(interconnect_axilite_2_M00_AXI_WDATA),
        .s00_axi_wready(interconnect_axilite_2_M00_AXI_WREADY),
        .s00_axi_wstrb(interconnect_axilite_2_M00_AXI_WSTRB),
        .s00_axi_wvalid(interconnect_axilite_2_M00_AXI_WVALID));
endmodule

module static_region_imp_PT295H
   (C0_DDR_SAXI_0_araddr,
    C0_DDR_SAXI_0_arburst,
    C0_DDR_SAXI_0_arcache,
    C0_DDR_SAXI_0_arid,
    C0_DDR_SAXI_0_arlen,
    C0_DDR_SAXI_0_arlock,
    C0_DDR_SAXI_0_arprot,
    C0_DDR_SAXI_0_arqos,
    C0_DDR_SAXI_0_arready,
    C0_DDR_SAXI_0_arsize,
    C0_DDR_SAXI_0_aruser,
    C0_DDR_SAXI_0_arvalid,
    C0_DDR_SAXI_0_awaddr,
    C0_DDR_SAXI_0_awburst,
    C0_DDR_SAXI_0_awcache,
    C0_DDR_SAXI_0_awid,
    C0_DDR_SAXI_0_awlen,
    C0_DDR_SAXI_0_awlock,
    C0_DDR_SAXI_0_awprot,
    C0_DDR_SAXI_0_awqos,
    C0_DDR_SAXI_0_awready,
    C0_DDR_SAXI_0_awsize,
    C0_DDR_SAXI_0_awuser,
    C0_DDR_SAXI_0_awvalid,
    C0_DDR_SAXI_0_bid,
    C0_DDR_SAXI_0_bready,
    C0_DDR_SAXI_0_bresp,
    C0_DDR_SAXI_0_buser,
    C0_DDR_SAXI_0_bvalid,
    C0_DDR_SAXI_0_rdata,
    C0_DDR_SAXI_0_rid,
    C0_DDR_SAXI_0_rlast,
    C0_DDR_SAXI_0_rready,
    C0_DDR_SAXI_0_rresp,
    C0_DDR_SAXI_0_ruser,
    C0_DDR_SAXI_0_rvalid,
    C0_DDR_SAXI_0_wdata,
    C0_DDR_SAXI_0_wlast,
    C0_DDR_SAXI_0_wready,
    C0_DDR_SAXI_0_wstrb,
    C0_DDR_SAXI_0_wuser,
    C0_DDR_SAXI_0_wvalid,
    clkwiz_kernel2_clk_0,
    clkwiz_kernel2_rst_0,
    clkwiz_kernel_clk_0,
    clkwiz_kernel_rst_0,
    data_M_AXI_0_araddr,
    data_M_AXI_0_arburst,
    data_M_AXI_0_arcache,
    data_M_AXI_0_arid,
    data_M_AXI_0_arlen,
    data_M_AXI_0_arlock,
    data_M_AXI_0_arprot,
    data_M_AXI_0_arqos,
    data_M_AXI_0_arready,
    data_M_AXI_0_arsize,
    data_M_AXI_0_aruser,
    data_M_AXI_0_arvalid,
    data_M_AXI_0_awaddr,
    data_M_AXI_0_awburst,
    data_M_AXI_0_awcache,
    data_M_AXI_0_awid,
    data_M_AXI_0_awlen,
    data_M_AXI_0_awlock,
    data_M_AXI_0_awprot,
    data_M_AXI_0_awqos,
    data_M_AXI_0_awready,
    data_M_AXI_0_awsize,
    data_M_AXI_0_awuser,
    data_M_AXI_0_awvalid,
    data_M_AXI_0_bid,
    data_M_AXI_0_bready,
    data_M_AXI_0_bresp,
    data_M_AXI_0_buser,
    data_M_AXI_0_bvalid,
    data_M_AXI_0_rdata,
    data_M_AXI_0_rid,
    data_M_AXI_0_rlast,
    data_M_AXI_0_rready,
    data_M_AXI_0_rresp,
    data_M_AXI_0_ruser,
    data_M_AXI_0_rvalid,
    data_M_AXI_0_wdata,
    data_M_AXI_0_wlast,
    data_M_AXI_0_wready,
    data_M_AXI_0_wstrb,
    data_M_AXI_0_wuser,
    data_M_AXI_0_wvalid,
    ddr_default_clk_0,
    ddr_default_rst_0,
    dma_pcie_aclk,
    dma_pcie_arst,
    irq_cu,
    userpf_control_M_AXI_slr0_araddr,
    userpf_control_M_AXI_slr0_arburst,
    userpf_control_M_AXI_slr0_arcache,
    userpf_control_M_AXI_slr0_arid,
    userpf_control_M_AXI_slr0_arlen,
    userpf_control_M_AXI_slr0_arlock,
    userpf_control_M_AXI_slr0_arprot,
    userpf_control_M_AXI_slr0_arqos,
    userpf_control_M_AXI_slr0_arready,
    userpf_control_M_AXI_slr0_arsize,
    userpf_control_M_AXI_slr0_arvalid,
    userpf_control_M_AXI_slr0_awaddr,
    userpf_control_M_AXI_slr0_awburst,
    userpf_control_M_AXI_slr0_awcache,
    userpf_control_M_AXI_slr0_awid,
    userpf_control_M_AXI_slr0_awlen,
    userpf_control_M_AXI_slr0_awlock,
    userpf_control_M_AXI_slr0_awprot,
    userpf_control_M_AXI_slr0_awqos,
    userpf_control_M_AXI_slr0_awready,
    userpf_control_M_AXI_slr0_awsize,
    userpf_control_M_AXI_slr0_awvalid,
    userpf_control_M_AXI_slr0_bid,
    userpf_control_M_AXI_slr0_bready,
    userpf_control_M_AXI_slr0_bresp,
    userpf_control_M_AXI_slr0_bvalid,
    userpf_control_M_AXI_slr0_rdata,
    userpf_control_M_AXI_slr0_rid,
    userpf_control_M_AXI_slr0_rlast,
    userpf_control_M_AXI_slr0_rready,
    userpf_control_M_AXI_slr0_rresp,
    userpf_control_M_AXI_slr0_rvalid,
    userpf_control_M_AXI_slr0_wdata,
    userpf_control_M_AXI_slr0_wlast,
    userpf_control_M_AXI_slr0_wready,
    userpf_control_M_AXI_slr0_wstrb,
    userpf_control_M_AXI_slr0_wvalid,
    userpf_control_M_AXI_slr1_araddr,
    userpf_control_M_AXI_slr1_arprot,
    userpf_control_M_AXI_slr1_arready,
    userpf_control_M_AXI_slr1_arvalid,
    userpf_control_M_AXI_slr1_awaddr,
    userpf_control_M_AXI_slr1_awprot,
    userpf_control_M_AXI_slr1_awready,
    userpf_control_M_AXI_slr1_awvalid,
    userpf_control_M_AXI_slr1_bready,
    userpf_control_M_AXI_slr1_bresp,
    userpf_control_M_AXI_slr1_bvalid,
    userpf_control_M_AXI_slr1_rdata,
    userpf_control_M_AXI_slr1_rready,
    userpf_control_M_AXI_slr1_rresp,
    userpf_control_M_AXI_slr1_rvalid,
    userpf_control_M_AXI_slr1_wdata,
    userpf_control_M_AXI_slr1_wready,
    userpf_control_M_AXI_slr1_wstrb,
    userpf_control_M_AXI_slr1_wvalid,
    userpf_control_M_AXI_slr2_araddr,
    userpf_control_M_AXI_slr2_arprot,
    userpf_control_M_AXI_slr2_arready,
    userpf_control_M_AXI_slr2_arvalid,
    userpf_control_M_AXI_slr2_awaddr,
    userpf_control_M_AXI_slr2_awprot,
    userpf_control_M_AXI_slr2_awready,
    userpf_control_M_AXI_slr2_awvalid,
    userpf_control_M_AXI_slr2_bready,
    userpf_control_M_AXI_slr2_bresp,
    userpf_control_M_AXI_slr2_bvalid,
    userpf_control_M_AXI_slr2_rdata,
    userpf_control_M_AXI_slr2_rready,
    userpf_control_M_AXI_slr2_rresp,
    userpf_control_M_AXI_slr2_rvalid,
    userpf_control_M_AXI_slr2_wdata,
    userpf_control_M_AXI_slr2_wready,
    userpf_control_M_AXI_slr2_wstrb,
    userpf_control_M_AXI_slr2_wvalid);
  input [33:0]C0_DDR_SAXI_0_araddr;
  input [1:0]C0_DDR_SAXI_0_arburst;
  input [3:0]C0_DDR_SAXI_0_arcache;
  input [4:0]C0_DDR_SAXI_0_arid;
  input [7:0]C0_DDR_SAXI_0_arlen;
  input C0_DDR_SAXI_0_arlock;
  input [2:0]C0_DDR_SAXI_0_arprot;
  input [3:0]C0_DDR_SAXI_0_arqos;
  output [0:0]C0_DDR_SAXI_0_arready;
  input [2:0]C0_DDR_SAXI_0_arsize;
  input [31:0]C0_DDR_SAXI_0_aruser;
  input [0:0]C0_DDR_SAXI_0_arvalid;
  input [33:0]C0_DDR_SAXI_0_awaddr;
  input [1:0]C0_DDR_SAXI_0_awburst;
  input [3:0]C0_DDR_SAXI_0_awcache;
  input [4:0]C0_DDR_SAXI_0_awid;
  input [7:0]C0_DDR_SAXI_0_awlen;
  input C0_DDR_SAXI_0_awlock;
  input [2:0]C0_DDR_SAXI_0_awprot;
  input [3:0]C0_DDR_SAXI_0_awqos;
  output [0:0]C0_DDR_SAXI_0_awready;
  input [2:0]C0_DDR_SAXI_0_awsize;
  input [31:0]C0_DDR_SAXI_0_awuser;
  input [0:0]C0_DDR_SAXI_0_awvalid;
  output [4:0]C0_DDR_SAXI_0_bid;
  input [0:0]C0_DDR_SAXI_0_bready;
  output [1:0]C0_DDR_SAXI_0_bresp;
  output [0:0]C0_DDR_SAXI_0_buser;
  output [0:0]C0_DDR_SAXI_0_bvalid;
  output [511:0]C0_DDR_SAXI_0_rdata;
  output [4:0]C0_DDR_SAXI_0_rid;
  output [0:0]C0_DDR_SAXI_0_rlast;
  input [0:0]C0_DDR_SAXI_0_rready;
  output [1:0]C0_DDR_SAXI_0_rresp;
  output [0:0]C0_DDR_SAXI_0_ruser;
  output [0:0]C0_DDR_SAXI_0_rvalid;
  input [511:0]C0_DDR_SAXI_0_wdata;
  input [0:0]C0_DDR_SAXI_0_wlast;
  output [0:0]C0_DDR_SAXI_0_wready;
  input [63:0]C0_DDR_SAXI_0_wstrb;
  input [0:0]C0_DDR_SAXI_0_wuser;
  input [0:0]C0_DDR_SAXI_0_wvalid;
  output clkwiz_kernel2_clk_0;
  output clkwiz_kernel2_rst_0;
  output clkwiz_kernel_clk_0;
  output clkwiz_kernel_rst_0;
  output [63:0]data_M_AXI_0_araddr;
  output [1:0]data_M_AXI_0_arburst;
  output [3:0]data_M_AXI_0_arcache;
  output [0:0]data_M_AXI_0_arid;
  output [7:0]data_M_AXI_0_arlen;
  output data_M_AXI_0_arlock;
  output [2:0]data_M_AXI_0_arprot;
  output [3:0]data_M_AXI_0_arqos;
  input data_M_AXI_0_arready;
  output [2:0]data_M_AXI_0_arsize;
  output [31:0]data_M_AXI_0_aruser;
  output data_M_AXI_0_arvalid;
  output [63:0]data_M_AXI_0_awaddr;
  output [1:0]data_M_AXI_0_awburst;
  output [3:0]data_M_AXI_0_awcache;
  output [0:0]data_M_AXI_0_awid;
  output [7:0]data_M_AXI_0_awlen;
  output data_M_AXI_0_awlock;
  output [2:0]data_M_AXI_0_awprot;
  output [3:0]data_M_AXI_0_awqos;
  input data_M_AXI_0_awready;
  output [2:0]data_M_AXI_0_awsize;
  output [31:0]data_M_AXI_0_awuser;
  output data_M_AXI_0_awvalid;
  input [0:0]data_M_AXI_0_bid;
  output data_M_AXI_0_bready;
  input [1:0]data_M_AXI_0_bresp;
  input [0:0]data_M_AXI_0_buser;
  input data_M_AXI_0_bvalid;
  input [31:0]data_M_AXI_0_rdata;
  input [0:0]data_M_AXI_0_rid;
  input data_M_AXI_0_rlast;
  output data_M_AXI_0_rready;
  input [1:0]data_M_AXI_0_rresp;
  input [0:0]data_M_AXI_0_ruser;
  input data_M_AXI_0_rvalid;
  output [31:0]data_M_AXI_0_wdata;
  output data_M_AXI_0_wlast;
  input data_M_AXI_0_wready;
  output [3:0]data_M_AXI_0_wstrb;
  output [0:0]data_M_AXI_0_wuser;
  output data_M_AXI_0_wvalid;
  output ddr_default_clk_0;
  output ddr_default_rst_0;
  output dma_pcie_aclk;
  output [0:0]dma_pcie_arst;
  input [127:0]irq_cu;
  output [63:0]userpf_control_M_AXI_slr0_araddr;
  output [1:0]userpf_control_M_AXI_slr0_arburst;
  output [3:0]userpf_control_M_AXI_slr0_arcache;
  output [1:0]userpf_control_M_AXI_slr0_arid;
  output [7:0]userpf_control_M_AXI_slr0_arlen;
  output [0:0]userpf_control_M_AXI_slr0_arlock;
  output [2:0]userpf_control_M_AXI_slr0_arprot;
  output [3:0]userpf_control_M_AXI_slr0_arqos;
  input [0:0]userpf_control_M_AXI_slr0_arready;
  output [2:0]userpf_control_M_AXI_slr0_arsize;
  output [0:0]userpf_control_M_AXI_slr0_arvalid;
  output [63:0]userpf_control_M_AXI_slr0_awaddr;
  output [1:0]userpf_control_M_AXI_slr0_awburst;
  output [3:0]userpf_control_M_AXI_slr0_awcache;
  output [1:0]userpf_control_M_AXI_slr0_awid;
  output [7:0]userpf_control_M_AXI_slr0_awlen;
  output [0:0]userpf_control_M_AXI_slr0_awlock;
  output [2:0]userpf_control_M_AXI_slr0_awprot;
  output [3:0]userpf_control_M_AXI_slr0_awqos;
  input [0:0]userpf_control_M_AXI_slr0_awready;
  output [2:0]userpf_control_M_AXI_slr0_awsize;
  output [0:0]userpf_control_M_AXI_slr0_awvalid;
  input [1:0]userpf_control_M_AXI_slr0_bid;
  output [0:0]userpf_control_M_AXI_slr0_bready;
  input [1:0]userpf_control_M_AXI_slr0_bresp;
  input [0:0]userpf_control_M_AXI_slr0_bvalid;
  input [31:0]userpf_control_M_AXI_slr0_rdata;
  input [1:0]userpf_control_M_AXI_slr0_rid;
  input [0:0]userpf_control_M_AXI_slr0_rlast;
  output [0:0]userpf_control_M_AXI_slr0_rready;
  input [1:0]userpf_control_M_AXI_slr0_rresp;
  input [0:0]userpf_control_M_AXI_slr0_rvalid;
  output [31:0]userpf_control_M_AXI_slr0_wdata;
  output [0:0]userpf_control_M_AXI_slr0_wlast;
  input [0:0]userpf_control_M_AXI_slr0_wready;
  output [3:0]userpf_control_M_AXI_slr0_wstrb;
  output [0:0]userpf_control_M_AXI_slr0_wvalid;
  output [63:0]userpf_control_M_AXI_slr1_araddr;
  output [2:0]userpf_control_M_AXI_slr1_arprot;
  input userpf_control_M_AXI_slr1_arready;
  output userpf_control_M_AXI_slr1_arvalid;
  output [63:0]userpf_control_M_AXI_slr1_awaddr;
  output [2:0]userpf_control_M_AXI_slr1_awprot;
  input userpf_control_M_AXI_slr1_awready;
  output userpf_control_M_AXI_slr1_awvalid;
  output userpf_control_M_AXI_slr1_bready;
  input [1:0]userpf_control_M_AXI_slr1_bresp;
  input userpf_control_M_AXI_slr1_bvalid;
  input [31:0]userpf_control_M_AXI_slr1_rdata;
  output userpf_control_M_AXI_slr1_rready;
  input [1:0]userpf_control_M_AXI_slr1_rresp;
  input userpf_control_M_AXI_slr1_rvalid;
  output [31:0]userpf_control_M_AXI_slr1_wdata;
  input userpf_control_M_AXI_slr1_wready;
  output [3:0]userpf_control_M_AXI_slr1_wstrb;
  output userpf_control_M_AXI_slr1_wvalid;
  output [63:0]userpf_control_M_AXI_slr2_araddr;
  output [2:0]userpf_control_M_AXI_slr2_arprot;
  input userpf_control_M_AXI_slr2_arready;
  output userpf_control_M_AXI_slr2_arvalid;
  output [63:0]userpf_control_M_AXI_slr2_awaddr;
  output [2:0]userpf_control_M_AXI_slr2_awprot;
  input userpf_control_M_AXI_slr2_awready;
  output userpf_control_M_AXI_slr2_awvalid;
  output userpf_control_M_AXI_slr2_bready;
  input [1:0]userpf_control_M_AXI_slr2_bresp;
  input userpf_control_M_AXI_slr2_bvalid;
  input [31:0]userpf_control_M_AXI_slr2_rdata;
  output userpf_control_M_AXI_slr2_rready;
  input [1:0]userpf_control_M_AXI_slr2_rresp;
  input userpf_control_M_AXI_slr2_rvalid;
  output [31:0]userpf_control_M_AXI_slr2_wdata;
  input userpf_control_M_AXI_slr2_wready;
  output [3:0]userpf_control_M_AXI_slr2_wstrb;
  output userpf_control_M_AXI_slr2_wvalid;

  wire [33:0]Conn1_ARADDR;
  wire [1:0]Conn1_ARBURST;
  wire [3:0]Conn1_ARCACHE;
  wire [4:0]Conn1_ARID;
  wire [7:0]Conn1_ARLEN;
  wire Conn1_ARLOCK;
  wire [2:0]Conn1_ARPROT;
  wire [3:0]Conn1_ARQOS;
  wire Conn1_ARREADY;
  wire [2:0]Conn1_ARSIZE;
  wire [31:0]Conn1_ARUSER;
  wire [0:0]Conn1_ARVALID;
  wire [33:0]Conn1_AWADDR;
  wire [1:0]Conn1_AWBURST;
  wire [3:0]Conn1_AWCACHE;
  wire [4:0]Conn1_AWID;
  wire [7:0]Conn1_AWLEN;
  wire Conn1_AWLOCK;
  wire [2:0]Conn1_AWPROT;
  wire [3:0]Conn1_AWQOS;
  wire Conn1_AWREADY;
  wire [2:0]Conn1_AWSIZE;
  wire [31:0]Conn1_AWUSER;
  wire [0:0]Conn1_AWVALID;
  wire [4:0]Conn1_BID;
  wire [0:0]Conn1_BREADY;
  wire [1:0]Conn1_BRESP;
  wire [0:0]Conn1_BUSER;
  wire Conn1_BVALID;
  wire [511:0]Conn1_RDATA;
  wire [4:0]Conn1_RID;
  wire Conn1_RLAST;
  wire [0:0]Conn1_RREADY;
  wire [1:0]Conn1_RRESP;
  wire [0:0]Conn1_RUSER;
  wire Conn1_RVALID;
  wire [511:0]Conn1_WDATA;
  wire [0:0]Conn1_WLAST;
  wire Conn1_WREADY;
  wire [63:0]Conn1_WSTRB;
  wire [0:0]Conn1_WUSER;
  wire [0:0]Conn1_WVALID;
  wire clk_reset_wizard_clkwiz_kernel2_clk;
  wire clk_reset_wizard_clkwiz_kernel2_rst;
  wire clk_reset_wizard_clkwiz_kernel_clk;
  wire clk_reset_wizard_clkwiz_kernel_rst;
  wire clk_reset_wizard_ddr_default_clk;
  wire clk_reset_wizard_ddr_default_rst;
  wire [63:0]connect_to_es_M00_AXI_ARADDR;
  wire [2:0]connect_to_es_M00_AXI_ARPROT;
  wire [0:0]connect_to_es_M00_AXI_ARREADY;
  wire [0:0]connect_to_es_M00_AXI_ARVALID;
  wire [63:0]connect_to_es_M00_AXI_AWADDR;
  wire [2:0]connect_to_es_M00_AXI_AWPROT;
  wire [0:0]connect_to_es_M00_AXI_AWREADY;
  wire [0:0]connect_to_es_M00_AXI_AWVALID;
  wire [0:0]connect_to_es_M00_AXI_BREADY;
  wire [1:0]connect_to_es_M00_AXI_BRESP;
  wire [0:0]connect_to_es_M00_AXI_BVALID;
  wire [31:0]connect_to_es_M00_AXI_RDATA;
  wire [0:0]connect_to_es_M00_AXI_RREADY;
  wire [1:0]connect_to_es_M00_AXI_RRESP;
  wire [0:0]connect_to_es_M00_AXI_RVALID;
  wire [31:0]connect_to_es_M00_AXI_WDATA;
  wire [0:0]connect_to_es_M00_AXI_WREADY;
  wire [3:0]connect_to_es_M00_AXI_WSTRB;
  wire [0:0]connect_to_es_M00_AXI_WVALID;
  wire [63:0]connect_to_es_M01_AXI_ARADDR;
  wire [2:0]connect_to_es_M01_AXI_ARPROT;
  wire [0:0]connect_to_es_M01_AXI_ARREADY;
  wire [0:0]connect_to_es_M01_AXI_ARVALID;
  wire [63:0]connect_to_es_M01_AXI_AWADDR;
  wire [2:0]connect_to_es_M01_AXI_AWPROT;
  wire [0:0]connect_to_es_M01_AXI_AWREADY;
  wire [0:0]connect_to_es_M01_AXI_AWVALID;
  wire [0:0]connect_to_es_M01_AXI_BREADY;
  wire [1:0]connect_to_es_M01_AXI_BRESP;
  wire [0:0]connect_to_es_M01_AXI_BVALID;
  wire [31:0]connect_to_es_M01_AXI_RDATA;
  wire [0:0]connect_to_es_M01_AXI_RREADY;
  wire [1:0]connect_to_es_M01_AXI_RRESP;
  wire [0:0]connect_to_es_M01_AXI_RVALID;
  wire [31:0]connect_to_es_M01_AXI_WDATA;
  wire [0:0]connect_to_es_M01_AXI_WREADY;
  wire [3:0]connect_to_es_M01_AXI_WSTRB;
  wire [0:0]connect_to_es_M01_AXI_WVALID;
  wire [63:0]connect_to_es_M02_AXI_ARADDR;
  wire [0:0]connect_to_es_M02_AXI_ARREADY;
  wire [0:0]connect_to_es_M02_AXI_ARVALID;
  wire [63:0]connect_to_es_M02_AXI_AWADDR;
  wire [0:0]connect_to_es_M02_AXI_AWREADY;
  wire [0:0]connect_to_es_M02_AXI_AWVALID;
  wire [0:0]connect_to_es_M02_AXI_BREADY;
  wire [1:0]connect_to_es_M02_AXI_BRESP;
  wire [0:0]connect_to_es_M02_AXI_BVALID;
  wire [31:0]connect_to_es_M02_AXI_RDATA;
  wire [0:0]connect_to_es_M02_AXI_RREADY;
  wire [1:0]connect_to_es_M02_AXI_RRESP;
  wire [0:0]connect_to_es_M02_AXI_RVALID;
  wire [31:0]connect_to_es_M02_AXI_WDATA;
  wire [0:0]connect_to_es_M02_AXI_WREADY;
  wire [3:0]connect_to_es_M02_AXI_WSTRB;
  wire [0:0]connect_to_es_M02_AXI_WVALID;
  wire [63:0]connect_to_es_cu_M00_AXI_ARADDR;
  wire [1:0]connect_to_es_cu_M00_AXI_ARBURST;
  wire [3:0]connect_to_es_cu_M00_AXI_ARCACHE;
  wire [1:0]connect_to_es_cu_M00_AXI_ARID;
  wire [7:0]connect_to_es_cu_M00_AXI_ARLEN;
  wire [0:0]connect_to_es_cu_M00_AXI_ARLOCK;
  wire [2:0]connect_to_es_cu_M00_AXI_ARPROT;
  wire [3:0]connect_to_es_cu_M00_AXI_ARQOS;
  wire [0:0]connect_to_es_cu_M00_AXI_ARREADY;
  wire [3:0]connect_to_es_cu_M00_AXI_ARREGION;
  wire [2:0]connect_to_es_cu_M00_AXI_ARSIZE;
  wire [0:0]connect_to_es_cu_M00_AXI_ARVALID;
  wire [63:0]connect_to_es_cu_M00_AXI_AWADDR;
  wire [1:0]connect_to_es_cu_M00_AXI_AWBURST;
  wire [3:0]connect_to_es_cu_M00_AXI_AWCACHE;
  wire [1:0]connect_to_es_cu_M00_AXI_AWID;
  wire [7:0]connect_to_es_cu_M00_AXI_AWLEN;
  wire [0:0]connect_to_es_cu_M00_AXI_AWLOCK;
  wire [2:0]connect_to_es_cu_M00_AXI_AWPROT;
  wire [3:0]connect_to_es_cu_M00_AXI_AWQOS;
  wire [0:0]connect_to_es_cu_M00_AXI_AWREADY;
  wire [3:0]connect_to_es_cu_M00_AXI_AWREGION;
  wire [2:0]connect_to_es_cu_M00_AXI_AWSIZE;
  wire [0:0]connect_to_es_cu_M00_AXI_AWVALID;
  wire [1:0]connect_to_es_cu_M00_AXI_BID;
  wire [0:0]connect_to_es_cu_M00_AXI_BREADY;
  wire [1:0]connect_to_es_cu_M00_AXI_BRESP;
  wire [0:0]connect_to_es_cu_M00_AXI_BVALID;
  wire [31:0]connect_to_es_cu_M00_AXI_RDATA;
  wire [1:0]connect_to_es_cu_M00_AXI_RID;
  wire [0:0]connect_to_es_cu_M00_AXI_RLAST;
  wire [0:0]connect_to_es_cu_M00_AXI_RREADY;
  wire [1:0]connect_to_es_cu_M00_AXI_RRESP;
  wire [0:0]connect_to_es_cu_M00_AXI_RVALID;
  wire [31:0]connect_to_es_cu_M00_AXI_WDATA;
  wire [0:0]connect_to_es_cu_M00_AXI_WLAST;
  wire [0:0]connect_to_es_cu_M00_AXI_WREADY;
  wire [3:0]connect_to_es_cu_M00_AXI_WSTRB;
  wire [0:0]connect_to_es_cu_M00_AXI_WVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_slr0_ARADDR;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_ARBURST;
  wire [3:0]connect_to_es_cu_M01_AXI_slr0_ARCACHE;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_ARID;
  wire [7:0]connect_to_es_cu_M01_AXI_slr0_ARLEN;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_ARLOCK;
  wire [2:0]connect_to_es_cu_M01_AXI_slr0_ARPROT;
  wire [3:0]connect_to_es_cu_M01_AXI_slr0_ARQOS;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_ARREADY;
  wire [2:0]connect_to_es_cu_M01_AXI_slr0_ARSIZE;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_ARVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_slr0_AWADDR;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_AWBURST;
  wire [3:0]connect_to_es_cu_M01_AXI_slr0_AWCACHE;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_AWID;
  wire [7:0]connect_to_es_cu_M01_AXI_slr0_AWLEN;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_AWLOCK;
  wire [2:0]connect_to_es_cu_M01_AXI_slr0_AWPROT;
  wire [3:0]connect_to_es_cu_M01_AXI_slr0_AWQOS;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_AWREADY;
  wire [2:0]connect_to_es_cu_M01_AXI_slr0_AWSIZE;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_AWVALID;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_BID;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_BREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_BRESP;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_BVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_slr0_RDATA;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_RID;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_RLAST;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_RREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_slr0_RRESP;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_RVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_slr0_WDATA;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_WLAST;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_WREADY;
  wire [3:0]connect_to_es_cu_M01_AXI_slr0_WSTRB;
  wire [0:0]connect_to_es_cu_M01_AXI_slr0_WVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_slr1_ARADDR;
  wire [2:0]connect_to_es_cu_M01_AXI_slr1_ARPROT;
  wire connect_to_es_cu_M01_AXI_slr1_ARREADY;
  wire connect_to_es_cu_M01_AXI_slr1_ARVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_slr1_AWADDR;
  wire [2:0]connect_to_es_cu_M01_AXI_slr1_AWPROT;
  wire connect_to_es_cu_M01_AXI_slr1_AWREADY;
  wire connect_to_es_cu_M01_AXI_slr1_AWVALID;
  wire connect_to_es_cu_M01_AXI_slr1_BREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_slr1_BRESP;
  wire connect_to_es_cu_M01_AXI_slr1_BVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_slr1_RDATA;
  wire connect_to_es_cu_M01_AXI_slr1_RREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_slr1_RRESP;
  wire connect_to_es_cu_M01_AXI_slr1_RVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_slr1_WDATA;
  wire connect_to_es_cu_M01_AXI_slr1_WREADY;
  wire [3:0]connect_to_es_cu_M01_AXI_slr1_WSTRB;
  wire connect_to_es_cu_M01_AXI_slr1_WVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_slr2_ARADDR;
  wire [2:0]connect_to_es_cu_M01_AXI_slr2_ARPROT;
  wire connect_to_es_cu_M01_AXI_slr2_ARREADY;
  wire connect_to_es_cu_M01_AXI_slr2_ARVALID;
  wire [63:0]connect_to_es_cu_M01_AXI_slr2_AWADDR;
  wire [2:0]connect_to_es_cu_M01_AXI_slr2_AWPROT;
  wire connect_to_es_cu_M01_AXI_slr2_AWREADY;
  wire connect_to_es_cu_M01_AXI_slr2_AWVALID;
  wire connect_to_es_cu_M01_AXI_slr2_BREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_slr2_BRESP;
  wire connect_to_es_cu_M01_AXI_slr2_BVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_slr2_RDATA;
  wire connect_to_es_cu_M01_AXI_slr2_RREADY;
  wire [1:0]connect_to_es_cu_M01_AXI_slr2_RRESP;
  wire connect_to_es_cu_M01_AXI_slr2_RVALID;
  wire [31:0]connect_to_es_cu_M01_AXI_slr2_WDATA;
  wire connect_to_es_cu_M01_AXI_slr2_WREADY;
  wire [3:0]connect_to_es_cu_M01_AXI_slr2_WSTRB;
  wire connect_to_es_cu_M01_AXI_slr2_WVALID;
  wire [63:0]data_M_AXI_0_1_conn_ARADDR;
  wire [1:0]data_M_AXI_0_1_conn_ARBURST;
  wire [3:0]data_M_AXI_0_1_conn_ARCACHE;
  wire [0:0]data_M_AXI_0_1_conn_ARID;
  wire [7:0]data_M_AXI_0_1_conn_ARLEN;
  wire data_M_AXI_0_1_conn_ARLOCK;
  wire [2:0]data_M_AXI_0_1_conn_ARPROT;
  wire [3:0]data_M_AXI_0_1_conn_ARQOS;
  wire data_M_AXI_0_1_conn_ARREADY;
  wire [2:0]data_M_AXI_0_1_conn_ARSIZE;
  wire [31:0]data_M_AXI_0_1_conn_ARUSER;
  wire data_M_AXI_0_1_conn_ARVALID;
  wire [63:0]data_M_AXI_0_1_conn_AWADDR;
  wire [1:0]data_M_AXI_0_1_conn_AWBURST;
  wire [3:0]data_M_AXI_0_1_conn_AWCACHE;
  wire [0:0]data_M_AXI_0_1_conn_AWID;
  wire [7:0]data_M_AXI_0_1_conn_AWLEN;
  wire data_M_AXI_0_1_conn_AWLOCK;
  wire [2:0]data_M_AXI_0_1_conn_AWPROT;
  wire [3:0]data_M_AXI_0_1_conn_AWQOS;
  wire data_M_AXI_0_1_conn_AWREADY;
  wire [2:0]data_M_AXI_0_1_conn_AWSIZE;
  wire [31:0]data_M_AXI_0_1_conn_AWUSER;
  wire data_M_AXI_0_1_conn_AWVALID;
  wire [0:0]data_M_AXI_0_1_conn_BID;
  wire data_M_AXI_0_1_conn_BREADY;
  wire [1:0]data_M_AXI_0_1_conn_BRESP;
  wire [0:0]data_M_AXI_0_1_conn_BUSER;
  wire data_M_AXI_0_1_conn_BVALID;
  wire [31:0]data_M_AXI_0_1_conn_RDATA;
  wire [0:0]data_M_AXI_0_1_conn_RID;
  wire data_M_AXI_0_1_conn_RLAST;
  wire data_M_AXI_0_1_conn_RREADY;
  wire [1:0]data_M_AXI_0_1_conn_RRESP;
  wire [0:0]data_M_AXI_0_1_conn_RUSER;
  wire data_M_AXI_0_1_conn_RVALID;
  wire [31:0]data_M_AXI_0_1_conn_WDATA;
  wire data_M_AXI_0_1_conn_WLAST;
  wire data_M_AXI_0_1_conn_WREADY;
  wire [3:0]data_M_AXI_0_1_conn_WSTRB;
  wire [0:0]data_M_AXI_0_1_conn_WUSER;
  wire data_M_AXI_0_1_conn_WVALID;
  wire [63:0]embedded_schedular_MAXI_ARADDR;
  wire [2:0]embedded_schedular_MAXI_ARPROT;
  wire embedded_schedular_MAXI_ARREADY;
  wire embedded_schedular_MAXI_ARVALID;
  wire [63:0]embedded_schedular_MAXI_AWADDR;
  wire [2:0]embedded_schedular_MAXI_AWPROT;
  wire embedded_schedular_MAXI_AWREADY;
  wire embedded_schedular_MAXI_AWVALID;
  wire embedded_schedular_MAXI_BREADY;
  wire [1:0]embedded_schedular_MAXI_BRESP;
  wire embedded_schedular_MAXI_BVALID;
  wire [31:0]embedded_schedular_MAXI_RDATA;
  wire embedded_schedular_MAXI_RREADY;
  wire [1:0]embedded_schedular_MAXI_RRESP;
  wire embedded_schedular_MAXI_RVALID;
  wire [31:0]embedded_schedular_MAXI_WDATA;
  wire embedded_schedular_MAXI_WREADY;
  wire [3:0]embedded_schedular_MAXI_WSTRB;
  wire embedded_schedular_MAXI_WVALID;
  wire [31:0]embedded_schedular_m_axi_CQDma_ARADDR;
  wire [1:0]embedded_schedular_m_axi_CQDma_ARBURST;
  wire [3:0]embedded_schedular_m_axi_CQDma_ARCACHE;
  wire [7:0]embedded_schedular_m_axi_CQDma_ARLEN;
  wire [1:0]embedded_schedular_m_axi_CQDma_ARLOCK;
  wire [2:0]embedded_schedular_m_axi_CQDma_ARPROT;
  wire [3:0]embedded_schedular_m_axi_CQDma_ARQOS;
  wire embedded_schedular_m_axi_CQDma_ARREADY;
  wire [3:0]embedded_schedular_m_axi_CQDma_ARREGION;
  wire [2:0]embedded_schedular_m_axi_CQDma_ARSIZE;
  wire embedded_schedular_m_axi_CQDma_ARVALID;
  wire [31:0]embedded_schedular_m_axi_CQDma_AWADDR;
  wire [1:0]embedded_schedular_m_axi_CQDma_AWBURST;
  wire [3:0]embedded_schedular_m_axi_CQDma_AWCACHE;
  wire [7:0]embedded_schedular_m_axi_CQDma_AWLEN;
  wire [1:0]embedded_schedular_m_axi_CQDma_AWLOCK;
  wire [2:0]embedded_schedular_m_axi_CQDma_AWPROT;
  wire [3:0]embedded_schedular_m_axi_CQDma_AWQOS;
  wire embedded_schedular_m_axi_CQDma_AWREADY;
  wire [3:0]embedded_schedular_m_axi_CQDma_AWREGION;
  wire [2:0]embedded_schedular_m_axi_CQDma_AWSIZE;
  wire embedded_schedular_m_axi_CQDma_AWVALID;
  wire embedded_schedular_m_axi_CQDma_BREADY;
  wire [1:0]embedded_schedular_m_axi_CQDma_BRESP;
  wire embedded_schedular_m_axi_CQDma_BVALID;
  wire [31:0]embedded_schedular_m_axi_CQDma_RDATA;
  wire embedded_schedular_m_axi_CQDma_RLAST;
  wire embedded_schedular_m_axi_CQDma_RREADY;
  wire [1:0]embedded_schedular_m_axi_CQDma_RRESP;
  wire embedded_schedular_m_axi_CQDma_RVALID;
  wire [31:0]embedded_schedular_m_axi_CQDma_WDATA;
  wire embedded_schedular_m_axi_CQDma_WLAST;
  wire embedded_schedular_m_axi_CQDma_WREADY;
  wire [3:0]embedded_schedular_m_axi_CQDma_WSTRB;
  wire embedded_schedular_m_axi_CQDma_WVALID;
  wire [31:0]embedded_schedular_m_axi_CUDma_0_ARADDR;
  wire [1:0]embedded_schedular_m_axi_CUDma_0_ARBURST;
  wire [3:0]embedded_schedular_m_axi_CUDma_0_ARCACHE;
  wire [7:0]embedded_schedular_m_axi_CUDma_0_ARLEN;
  wire [1:0]embedded_schedular_m_axi_CUDma_0_ARLOCK;
  wire [2:0]embedded_schedular_m_axi_CUDma_0_ARPROT;
  wire [3:0]embedded_schedular_m_axi_CUDma_0_ARQOS;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_ARREADY;
  wire [2:0]embedded_schedular_m_axi_CUDma_0_ARSIZE;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_ARVALID;
  wire [31:0]embedded_schedular_m_axi_CUDma_0_AWADDR;
  wire [1:0]embedded_schedular_m_axi_CUDma_0_AWBURST;
  wire [3:0]embedded_schedular_m_axi_CUDma_0_AWCACHE;
  wire [7:0]embedded_schedular_m_axi_CUDma_0_AWLEN;
  wire [1:0]embedded_schedular_m_axi_CUDma_0_AWLOCK;
  wire [2:0]embedded_schedular_m_axi_CUDma_0_AWPROT;
  wire [3:0]embedded_schedular_m_axi_CUDma_0_AWQOS;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_AWREADY;
  wire [2:0]embedded_schedular_m_axi_CUDma_0_AWSIZE;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_AWVALID;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_BREADY;
  wire [1:0]embedded_schedular_m_axi_CUDma_0_BRESP;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_BVALID;
  wire [31:0]embedded_schedular_m_axi_CUDma_0_RDATA;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_RLAST;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_RREADY;
  wire [1:0]embedded_schedular_m_axi_CUDma_0_RRESP;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_RVALID;
  wire [31:0]embedded_schedular_m_axi_CUDma_0_WDATA;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_WLAST;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_WREADY;
  wire [3:0]embedded_schedular_m_axi_CUDma_0_WSTRB;
  wire [0:0]embedded_schedular_m_axi_CUDma_0_WVALID;
  wire [31:0]embedded_schedular_m_axi_a_ARADDR;
  wire [1:0]embedded_schedular_m_axi_a_ARBURST;
  wire [3:0]embedded_schedular_m_axi_a_ARCACHE;
  wire [7:0]embedded_schedular_m_axi_a_ARLEN;
  wire [1:0]embedded_schedular_m_axi_a_ARLOCK;
  wire [2:0]embedded_schedular_m_axi_a_ARPROT;
  wire [3:0]embedded_schedular_m_axi_a_ARQOS;
  wire [0:0]embedded_schedular_m_axi_a_ARREADY;
  wire [2:0]embedded_schedular_m_axi_a_ARSIZE;
  wire [0:0]embedded_schedular_m_axi_a_ARVALID;
  wire [31:0]embedded_schedular_m_axi_a_AWADDR;
  wire [1:0]embedded_schedular_m_axi_a_AWBURST;
  wire [3:0]embedded_schedular_m_axi_a_AWCACHE;
  wire [7:0]embedded_schedular_m_axi_a_AWLEN;
  wire [1:0]embedded_schedular_m_axi_a_AWLOCK;
  wire [2:0]embedded_schedular_m_axi_a_AWPROT;
  wire [3:0]embedded_schedular_m_axi_a_AWQOS;
  wire [0:0]embedded_schedular_m_axi_a_AWREADY;
  wire [2:0]embedded_schedular_m_axi_a_AWSIZE;
  wire [0:0]embedded_schedular_m_axi_a_AWVALID;
  wire [0:0]embedded_schedular_m_axi_a_BREADY;
  wire [1:0]embedded_schedular_m_axi_a_BRESP;
  wire [0:0]embedded_schedular_m_axi_a_BVALID;
  wire [31:0]embedded_schedular_m_axi_a_RDATA;
  wire [0:0]embedded_schedular_m_axi_a_RLAST;
  wire [0:0]embedded_schedular_m_axi_a_RREADY;
  wire [1:0]embedded_schedular_m_axi_a_RRESP;
  wire [0:0]embedded_schedular_m_axi_a_RVALID;
  wire [31:0]embedded_schedular_m_axi_a_WDATA;
  wire [0:0]embedded_schedular_m_axi_a_WLAST;
  wire [0:0]embedded_schedular_m_axi_a_WREADY;
  wire [3:0]embedded_schedular_m_axi_a_WSTRB;
  wire [0:0]embedded_schedular_m_axi_a_WVALID;
  wire [127:0]irq_cu_1;
  wire pcie_dma;
  wire pcie_dma_aclk;
  wire [0:0]psr_dma_pcie_aclk_mb_reset;
  wire [63:0]sim_xdma_0_M_AXICTRL_ARADDR;
  wire [2:0]sim_xdma_0_M_AXICTRL_ARPROT;
  wire sim_xdma_0_M_AXICTRL_ARREADY;
  wire sim_xdma_0_M_AXICTRL_ARVALID;
  wire [63:0]sim_xdma_0_M_AXICTRL_AWADDR;
  wire [2:0]sim_xdma_0_M_AXICTRL_AWPROT;
  wire sim_xdma_0_M_AXICTRL_AWREADY;
  wire sim_xdma_0_M_AXICTRL_AWVALID;
  wire sim_xdma_0_M_AXICTRL_BREADY;
  wire [1:0]sim_xdma_0_M_AXICTRL_BRESP;
  wire sim_xdma_0_M_AXICTRL_BVALID;
  wire [31:0]sim_xdma_0_M_AXICTRL_RDATA;
  wire sim_xdma_0_M_AXICTRL_RREADY;
  wire [1:0]sim_xdma_0_M_AXICTRL_RRESP;
  wire sim_xdma_0_M_AXICTRL_RVALID;
  wire [31:0]sim_xdma_0_M_AXICTRL_WDATA;
  wire sim_xdma_0_M_AXICTRL_WREADY;
  wire [3:0]sim_xdma_0_M_AXICTRL_WSTRB;
  wire sim_xdma_0_M_AXICTRL_WVALID;

  assign C0_DDR_SAXI_0_arready[0] = Conn1_ARREADY;
  assign C0_DDR_SAXI_0_awready[0] = Conn1_AWREADY;
  assign C0_DDR_SAXI_0_bid[4:0] = Conn1_BID;
  assign C0_DDR_SAXI_0_bresp[1:0] = Conn1_BRESP;
  assign C0_DDR_SAXI_0_buser[0] = Conn1_BUSER;
  assign C0_DDR_SAXI_0_bvalid[0] = Conn1_BVALID;
  assign C0_DDR_SAXI_0_rdata[511:0] = Conn1_RDATA;
  assign C0_DDR_SAXI_0_rid[4:0] = Conn1_RID;
  assign C0_DDR_SAXI_0_rlast[0] = Conn1_RLAST;
  assign C0_DDR_SAXI_0_rresp[1:0] = Conn1_RRESP;
  assign C0_DDR_SAXI_0_ruser[0] = Conn1_RUSER;
  assign C0_DDR_SAXI_0_rvalid[0] = Conn1_RVALID;
  assign C0_DDR_SAXI_0_wready[0] = Conn1_WREADY;
  assign Conn1_ARADDR = C0_DDR_SAXI_0_araddr[33:0];
  assign Conn1_ARBURST = C0_DDR_SAXI_0_arburst[1:0];
  assign Conn1_ARCACHE = C0_DDR_SAXI_0_arcache[3:0];
  assign Conn1_ARID = C0_DDR_SAXI_0_arid[4:0];
  assign Conn1_ARLEN = C0_DDR_SAXI_0_arlen[7:0];
  assign Conn1_ARLOCK = C0_DDR_SAXI_0_arlock;
  assign Conn1_ARPROT = C0_DDR_SAXI_0_arprot[2:0];
  assign Conn1_ARQOS = C0_DDR_SAXI_0_arqos[3:0];
  assign Conn1_ARSIZE = C0_DDR_SAXI_0_arsize[2:0];
  assign Conn1_ARUSER = C0_DDR_SAXI_0_aruser[31:0];
  assign Conn1_ARVALID = C0_DDR_SAXI_0_arvalid[0];
  assign Conn1_AWADDR = C0_DDR_SAXI_0_awaddr[33:0];
  assign Conn1_AWBURST = C0_DDR_SAXI_0_awburst[1:0];
  assign Conn1_AWCACHE = C0_DDR_SAXI_0_awcache[3:0];
  assign Conn1_AWID = C0_DDR_SAXI_0_awid[4:0];
  assign Conn1_AWLEN = C0_DDR_SAXI_0_awlen[7:0];
  assign Conn1_AWLOCK = C0_DDR_SAXI_0_awlock;
  assign Conn1_AWPROT = C0_DDR_SAXI_0_awprot[2:0];
  assign Conn1_AWQOS = C0_DDR_SAXI_0_awqos[3:0];
  assign Conn1_AWSIZE = C0_DDR_SAXI_0_awsize[2:0];
  assign Conn1_AWUSER = C0_DDR_SAXI_0_awuser[31:0];
  assign Conn1_AWVALID = C0_DDR_SAXI_0_awvalid[0];
  assign Conn1_BREADY = C0_DDR_SAXI_0_bready[0];
  assign Conn1_RREADY = C0_DDR_SAXI_0_rready[0];
  assign Conn1_WDATA = C0_DDR_SAXI_0_wdata[511:0];
  assign Conn1_WLAST = C0_DDR_SAXI_0_wlast[0];
  assign Conn1_WSTRB = C0_DDR_SAXI_0_wstrb[63:0];
  assign Conn1_WUSER = C0_DDR_SAXI_0_wuser[0];
  assign Conn1_WVALID = C0_DDR_SAXI_0_wvalid[0];
  assign clkwiz_kernel2_clk_0 = clk_reset_wizard_clkwiz_kernel2_clk;
  assign clkwiz_kernel2_rst_0 = clk_reset_wizard_clkwiz_kernel2_rst;
  assign clkwiz_kernel_clk_0 = clk_reset_wizard_clkwiz_kernel_clk;
  assign clkwiz_kernel_rst_0 = clk_reset_wizard_clkwiz_kernel_rst;
  assign connect_to_es_cu_M01_AXI_slr0_ARREADY = userpf_control_M_AXI_slr0_arready[0];
  assign connect_to_es_cu_M01_AXI_slr0_AWREADY = userpf_control_M_AXI_slr0_awready[0];
  assign connect_to_es_cu_M01_AXI_slr0_BID = userpf_control_M_AXI_slr0_bid[1:0];
  assign connect_to_es_cu_M01_AXI_slr0_BRESP = userpf_control_M_AXI_slr0_bresp[1:0];
  assign connect_to_es_cu_M01_AXI_slr0_BVALID = userpf_control_M_AXI_slr0_bvalid[0];
  assign connect_to_es_cu_M01_AXI_slr0_RDATA = userpf_control_M_AXI_slr0_rdata[31:0];
  assign connect_to_es_cu_M01_AXI_slr0_RID = userpf_control_M_AXI_slr0_rid[1:0];
  assign connect_to_es_cu_M01_AXI_slr0_RLAST = userpf_control_M_AXI_slr0_rlast[0];
  assign connect_to_es_cu_M01_AXI_slr0_RRESP = userpf_control_M_AXI_slr0_rresp[1:0];
  assign connect_to_es_cu_M01_AXI_slr0_RVALID = userpf_control_M_AXI_slr0_rvalid[0];
  assign connect_to_es_cu_M01_AXI_slr0_WREADY = userpf_control_M_AXI_slr0_wready[0];
  assign connect_to_es_cu_M01_AXI_slr1_ARREADY = userpf_control_M_AXI_slr1_arready;
  assign connect_to_es_cu_M01_AXI_slr1_AWREADY = userpf_control_M_AXI_slr1_awready;
  assign connect_to_es_cu_M01_AXI_slr1_BRESP = userpf_control_M_AXI_slr1_bresp[1:0];
  assign connect_to_es_cu_M01_AXI_slr1_BVALID = userpf_control_M_AXI_slr1_bvalid;
  assign connect_to_es_cu_M01_AXI_slr1_RDATA = userpf_control_M_AXI_slr1_rdata[31:0];
  assign connect_to_es_cu_M01_AXI_slr1_RRESP = userpf_control_M_AXI_slr1_rresp[1:0];
  assign connect_to_es_cu_M01_AXI_slr1_RVALID = userpf_control_M_AXI_slr1_rvalid;
  assign connect_to_es_cu_M01_AXI_slr1_WREADY = userpf_control_M_AXI_slr1_wready;
  assign connect_to_es_cu_M01_AXI_slr2_ARREADY = userpf_control_M_AXI_slr2_arready;
  assign connect_to_es_cu_M01_AXI_slr2_AWREADY = userpf_control_M_AXI_slr2_awready;
  assign connect_to_es_cu_M01_AXI_slr2_BRESP = userpf_control_M_AXI_slr2_bresp[1:0];
  assign connect_to_es_cu_M01_AXI_slr2_BVALID = userpf_control_M_AXI_slr2_bvalid;
  assign connect_to_es_cu_M01_AXI_slr2_RDATA = userpf_control_M_AXI_slr2_rdata[31:0];
  assign connect_to_es_cu_M01_AXI_slr2_RRESP = userpf_control_M_AXI_slr2_rresp[1:0];
  assign connect_to_es_cu_M01_AXI_slr2_RVALID = userpf_control_M_AXI_slr2_rvalid;
  assign connect_to_es_cu_M01_AXI_slr2_WREADY = userpf_control_M_AXI_slr2_wready;
  assign data_M_AXI_0_1_conn_ARREADY = data_M_AXI_0_arready;
  assign data_M_AXI_0_1_conn_AWREADY = data_M_AXI_0_awready;
  assign data_M_AXI_0_1_conn_BID = data_M_AXI_0_bid[0];
  assign data_M_AXI_0_1_conn_BRESP = data_M_AXI_0_bresp[1:0];
  assign data_M_AXI_0_1_conn_BUSER = data_M_AXI_0_buser[0];
  assign data_M_AXI_0_1_conn_BVALID = data_M_AXI_0_bvalid;
  assign data_M_AXI_0_1_conn_RDATA = data_M_AXI_0_rdata[31:0];
  assign data_M_AXI_0_1_conn_RID = data_M_AXI_0_rid[0];
  assign data_M_AXI_0_1_conn_RLAST = data_M_AXI_0_rlast;
  assign data_M_AXI_0_1_conn_RRESP = data_M_AXI_0_rresp[1:0];
  assign data_M_AXI_0_1_conn_RUSER = data_M_AXI_0_ruser[0];
  assign data_M_AXI_0_1_conn_RVALID = data_M_AXI_0_rvalid;
  assign data_M_AXI_0_1_conn_WREADY = data_M_AXI_0_wready;
  assign data_M_AXI_0_araddr[63:0] = data_M_AXI_0_1_conn_ARADDR;
  assign data_M_AXI_0_arburst[1:0] = data_M_AXI_0_1_conn_ARBURST;
  assign data_M_AXI_0_arcache[3:0] = data_M_AXI_0_1_conn_ARCACHE;
  assign data_M_AXI_0_arid[0] = data_M_AXI_0_1_conn_ARID;
  assign data_M_AXI_0_arlen[7:0] = data_M_AXI_0_1_conn_ARLEN;
  assign data_M_AXI_0_arlock = data_M_AXI_0_1_conn_ARLOCK;
  assign data_M_AXI_0_arprot[2:0] = data_M_AXI_0_1_conn_ARPROT;
  assign data_M_AXI_0_arqos[3:0] = data_M_AXI_0_1_conn_ARQOS;
  assign data_M_AXI_0_arsize[2:0] = data_M_AXI_0_1_conn_ARSIZE;
  assign data_M_AXI_0_aruser[31:0] = data_M_AXI_0_1_conn_ARUSER;
  assign data_M_AXI_0_arvalid = data_M_AXI_0_1_conn_ARVALID;
  assign data_M_AXI_0_awaddr[63:0] = data_M_AXI_0_1_conn_AWADDR;
  assign data_M_AXI_0_awburst[1:0] = data_M_AXI_0_1_conn_AWBURST;
  assign data_M_AXI_0_awcache[3:0] = data_M_AXI_0_1_conn_AWCACHE;
  assign data_M_AXI_0_awid[0] = data_M_AXI_0_1_conn_AWID;
  assign data_M_AXI_0_awlen[7:0] = data_M_AXI_0_1_conn_AWLEN;
  assign data_M_AXI_0_awlock = data_M_AXI_0_1_conn_AWLOCK;
  assign data_M_AXI_0_awprot[2:0] = data_M_AXI_0_1_conn_AWPROT;
  assign data_M_AXI_0_awqos[3:0] = data_M_AXI_0_1_conn_AWQOS;
  assign data_M_AXI_0_awsize[2:0] = data_M_AXI_0_1_conn_AWSIZE;
  assign data_M_AXI_0_awuser[31:0] = data_M_AXI_0_1_conn_AWUSER;
  assign data_M_AXI_0_awvalid = data_M_AXI_0_1_conn_AWVALID;
  assign data_M_AXI_0_bready = data_M_AXI_0_1_conn_BREADY;
  assign data_M_AXI_0_rready = data_M_AXI_0_1_conn_RREADY;
  assign data_M_AXI_0_wdata[31:0] = data_M_AXI_0_1_conn_WDATA;
  assign data_M_AXI_0_wlast = data_M_AXI_0_1_conn_WLAST;
  assign data_M_AXI_0_wstrb[3:0] = data_M_AXI_0_1_conn_WSTRB;
  assign data_M_AXI_0_wuser[0] = data_M_AXI_0_1_conn_WUSER;
  assign data_M_AXI_0_wvalid = data_M_AXI_0_1_conn_WVALID;
  assign ddr_default_clk_0 = clk_reset_wizard_ddr_default_clk;
  assign ddr_default_rst_0 = clk_reset_wizard_ddr_default_rst;
  assign dma_pcie_aclk = pcie_dma_aclk;
  assign dma_pcie_arst[0] = psr_dma_pcie_aclk_mb_reset;
  assign irq_cu_1 = irq_cu[127:0];
  assign userpf_control_M_AXI_slr0_araddr[63:0] = connect_to_es_cu_M01_AXI_slr0_ARADDR;
  assign userpf_control_M_AXI_slr0_arburst[1:0] = connect_to_es_cu_M01_AXI_slr0_ARBURST;
  assign userpf_control_M_AXI_slr0_arcache[3:0] = connect_to_es_cu_M01_AXI_slr0_ARCACHE;
  assign userpf_control_M_AXI_slr0_arid[1:0] = connect_to_es_cu_M01_AXI_slr0_ARID;
  assign userpf_control_M_AXI_slr0_arlen[7:0] = connect_to_es_cu_M01_AXI_slr0_ARLEN;
  assign userpf_control_M_AXI_slr0_arlock[0] = connect_to_es_cu_M01_AXI_slr0_ARLOCK;
  assign userpf_control_M_AXI_slr0_arprot[2:0] = connect_to_es_cu_M01_AXI_slr0_ARPROT;
  assign userpf_control_M_AXI_slr0_arqos[3:0] = connect_to_es_cu_M01_AXI_slr0_ARQOS;
  assign userpf_control_M_AXI_slr0_arsize[2:0] = connect_to_es_cu_M01_AXI_slr0_ARSIZE;
  assign userpf_control_M_AXI_slr0_arvalid[0] = connect_to_es_cu_M01_AXI_slr0_ARVALID;
  assign userpf_control_M_AXI_slr0_awaddr[63:0] = connect_to_es_cu_M01_AXI_slr0_AWADDR;
  assign userpf_control_M_AXI_slr0_awburst[1:0] = connect_to_es_cu_M01_AXI_slr0_AWBURST;
  assign userpf_control_M_AXI_slr0_awcache[3:0] = connect_to_es_cu_M01_AXI_slr0_AWCACHE;
  assign userpf_control_M_AXI_slr0_awid[1:0] = connect_to_es_cu_M01_AXI_slr0_AWID;
  assign userpf_control_M_AXI_slr0_awlen[7:0] = connect_to_es_cu_M01_AXI_slr0_AWLEN;
  assign userpf_control_M_AXI_slr0_awlock[0] = connect_to_es_cu_M01_AXI_slr0_AWLOCK;
  assign userpf_control_M_AXI_slr0_awprot[2:0] = connect_to_es_cu_M01_AXI_slr0_AWPROT;
  assign userpf_control_M_AXI_slr0_awqos[3:0] = connect_to_es_cu_M01_AXI_slr0_AWQOS;
  assign userpf_control_M_AXI_slr0_awsize[2:0] = connect_to_es_cu_M01_AXI_slr0_AWSIZE;
  assign userpf_control_M_AXI_slr0_awvalid[0] = connect_to_es_cu_M01_AXI_slr0_AWVALID;
  assign userpf_control_M_AXI_slr0_bready[0] = connect_to_es_cu_M01_AXI_slr0_BREADY;
  assign userpf_control_M_AXI_slr0_rready[0] = connect_to_es_cu_M01_AXI_slr0_RREADY;
  assign userpf_control_M_AXI_slr0_wdata[31:0] = connect_to_es_cu_M01_AXI_slr0_WDATA;
  assign userpf_control_M_AXI_slr0_wlast[0] = connect_to_es_cu_M01_AXI_slr0_WLAST;
  assign userpf_control_M_AXI_slr0_wstrb[3:0] = connect_to_es_cu_M01_AXI_slr0_WSTRB;
  assign userpf_control_M_AXI_slr0_wvalid[0] = connect_to_es_cu_M01_AXI_slr0_WVALID;
  assign userpf_control_M_AXI_slr1_araddr[63:0] = connect_to_es_cu_M01_AXI_slr1_ARADDR;
  assign userpf_control_M_AXI_slr1_arprot[2:0] = connect_to_es_cu_M01_AXI_slr1_ARPROT;
  assign userpf_control_M_AXI_slr1_arvalid = connect_to_es_cu_M01_AXI_slr1_ARVALID;
  assign userpf_control_M_AXI_slr1_awaddr[63:0] = connect_to_es_cu_M01_AXI_slr1_AWADDR;
  assign userpf_control_M_AXI_slr1_awprot[2:0] = connect_to_es_cu_M01_AXI_slr1_AWPROT;
  assign userpf_control_M_AXI_slr1_awvalid = connect_to_es_cu_M01_AXI_slr1_AWVALID;
  assign userpf_control_M_AXI_slr1_bready = connect_to_es_cu_M01_AXI_slr1_BREADY;
  assign userpf_control_M_AXI_slr1_rready = connect_to_es_cu_M01_AXI_slr1_RREADY;
  assign userpf_control_M_AXI_slr1_wdata[31:0] = connect_to_es_cu_M01_AXI_slr1_WDATA;
  assign userpf_control_M_AXI_slr1_wstrb[3:0] = connect_to_es_cu_M01_AXI_slr1_WSTRB;
  assign userpf_control_M_AXI_slr1_wvalid = connect_to_es_cu_M01_AXI_slr1_WVALID;
  assign userpf_control_M_AXI_slr2_araddr[63:0] = connect_to_es_cu_M01_AXI_slr2_ARADDR;
  assign userpf_control_M_AXI_slr2_arprot[2:0] = connect_to_es_cu_M01_AXI_slr2_ARPROT;
  assign userpf_control_M_AXI_slr2_arvalid = connect_to_es_cu_M01_AXI_slr2_ARVALID;
  assign userpf_control_M_AXI_slr2_awaddr[63:0] = connect_to_es_cu_M01_AXI_slr2_AWADDR;
  assign userpf_control_M_AXI_slr2_awprot[2:0] = connect_to_es_cu_M01_AXI_slr2_AWPROT;
  assign userpf_control_M_AXI_slr2_awvalid = connect_to_es_cu_M01_AXI_slr2_AWVALID;
  assign userpf_control_M_AXI_slr2_bready = connect_to_es_cu_M01_AXI_slr2_BREADY;
  assign userpf_control_M_AXI_slr2_rready = connect_to_es_cu_M01_AXI_slr2_RREADY;
  assign userpf_control_M_AXI_slr2_wdata[31:0] = connect_to_es_cu_M01_AXI_slr2_WDATA;
  assign userpf_control_M_AXI_slr2_wstrb[3:0] = connect_to_es_cu_M01_AXI_slr2_WSTRB;
  assign userpf_control_M_AXI_slr2_wvalid = connect_to_es_cu_M01_AXI_slr2_WVALID;
  clk_reset_wizard_imp_1N4AMRV clk_reset_wizard
       (.clkwiz_kernel2_clk(clk_reset_wizard_clkwiz_kernel2_clk),
        .clkwiz_kernel2_rst(clk_reset_wizard_clkwiz_kernel2_rst),
        .clkwiz_kernel_clk(clk_reset_wizard_clkwiz_kernel_clk),
        .clkwiz_kernel_rst(clk_reset_wizard_clkwiz_kernel_rst),
        .ddr_default_clk(clk_reset_wizard_ddr_default_clk),
        .ddr_default_rst(clk_reset_wizard_ddr_default_rst));
  emu_connect_to_es_0 connect_to_es
       (.ACLK(pcie_dma_aclk),
        .ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M00_ACLK(pcie_dma_aclk),
        .M00_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M00_AXI_araddr(connect_to_es_M00_AXI_ARADDR),
        .M00_AXI_arprot(connect_to_es_M00_AXI_ARPROT),
        .M00_AXI_arready(connect_to_es_M00_AXI_ARREADY),
        .M00_AXI_arvalid(connect_to_es_M00_AXI_ARVALID),
        .M00_AXI_awaddr(connect_to_es_M00_AXI_AWADDR),
        .M00_AXI_awprot(connect_to_es_M00_AXI_AWPROT),
        .M00_AXI_awready(connect_to_es_M00_AXI_AWREADY),
        .M00_AXI_awvalid(connect_to_es_M00_AXI_AWVALID),
        .M00_AXI_bready(connect_to_es_M00_AXI_BREADY),
        .M00_AXI_bresp(connect_to_es_M00_AXI_BRESP),
        .M00_AXI_bvalid(connect_to_es_M00_AXI_BVALID),
        .M00_AXI_rdata(connect_to_es_M00_AXI_RDATA),
        .M00_AXI_rready(connect_to_es_M00_AXI_RREADY),
        .M00_AXI_rresp(connect_to_es_M00_AXI_RRESP),
        .M00_AXI_rvalid(connect_to_es_M00_AXI_RVALID),
        .M00_AXI_wdata(connect_to_es_M00_AXI_WDATA),
        .M00_AXI_wready(connect_to_es_M00_AXI_WREADY),
        .M00_AXI_wstrb(connect_to_es_M00_AXI_WSTRB),
        .M00_AXI_wvalid(connect_to_es_M00_AXI_WVALID),
        .M01_ACLK(pcie_dma_aclk),
        .M01_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M01_AXI_araddr(connect_to_es_M01_AXI_ARADDR),
        .M01_AXI_arprot(connect_to_es_M01_AXI_ARPROT),
        .M01_AXI_arready(connect_to_es_M01_AXI_ARREADY),
        .M01_AXI_arvalid(connect_to_es_M01_AXI_ARVALID),
        .M01_AXI_awaddr(connect_to_es_M01_AXI_AWADDR),
        .M01_AXI_awprot(connect_to_es_M01_AXI_AWPROT),
        .M01_AXI_awready(connect_to_es_M01_AXI_AWREADY),
        .M01_AXI_awvalid(connect_to_es_M01_AXI_AWVALID),
        .M01_AXI_bready(connect_to_es_M01_AXI_BREADY),
        .M01_AXI_bresp(connect_to_es_M01_AXI_BRESP),
        .M01_AXI_bvalid(connect_to_es_M01_AXI_BVALID),
        .M01_AXI_rdata(connect_to_es_M01_AXI_RDATA),
        .M01_AXI_rready(connect_to_es_M01_AXI_RREADY),
        .M01_AXI_rresp(connect_to_es_M01_AXI_RRESP),
        .M01_AXI_rvalid(connect_to_es_M01_AXI_RVALID),
        .M01_AXI_wdata(connect_to_es_M01_AXI_WDATA),
        .M01_AXI_wready(connect_to_es_M01_AXI_WREADY),
        .M01_AXI_wstrb(connect_to_es_M01_AXI_WSTRB),
        .M01_AXI_wvalid(connect_to_es_M01_AXI_WVALID),
        .M02_ACLK(pcie_dma_aclk),
        .M02_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M02_AXI_araddr(connect_to_es_M02_AXI_ARADDR),
        .M02_AXI_arready(connect_to_es_M02_AXI_ARREADY),
        .M02_AXI_arvalid(connect_to_es_M02_AXI_ARVALID),
        .M02_AXI_awaddr(connect_to_es_M02_AXI_AWADDR),
        .M02_AXI_awready(connect_to_es_M02_AXI_AWREADY),
        .M02_AXI_awvalid(connect_to_es_M02_AXI_AWVALID),
        .M02_AXI_bready(connect_to_es_M02_AXI_BREADY),
        .M02_AXI_bresp(connect_to_es_M02_AXI_BRESP),
        .M02_AXI_bvalid(connect_to_es_M02_AXI_BVALID),
        .M02_AXI_rdata(connect_to_es_M02_AXI_RDATA),
        .M02_AXI_rready(connect_to_es_M02_AXI_RREADY),
        .M02_AXI_rresp(connect_to_es_M02_AXI_RRESP),
        .M02_AXI_rvalid(connect_to_es_M02_AXI_RVALID),
        .M02_AXI_wdata(connect_to_es_M02_AXI_WDATA),
        .M02_AXI_wready(connect_to_es_M02_AXI_WREADY),
        .M02_AXI_wstrb(connect_to_es_M02_AXI_WSTRB),
        .M02_AXI_wvalid(connect_to_es_M02_AXI_WVALID),
        .S00_ACLK(pcie_dma_aclk),
        .S00_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .S00_AXI_araddr(connect_to_es_cu_M00_AXI_ARADDR),
        .S00_AXI_arburst(connect_to_es_cu_M00_AXI_ARBURST),
        .S00_AXI_arcache(connect_to_es_cu_M00_AXI_ARCACHE),
        .S00_AXI_arid(connect_to_es_cu_M00_AXI_ARID),
        .S00_AXI_arlen(connect_to_es_cu_M00_AXI_ARLEN),
        .S00_AXI_arlock(connect_to_es_cu_M00_AXI_ARLOCK),
        .S00_AXI_arprot(connect_to_es_cu_M00_AXI_ARPROT),
        .S00_AXI_arqos(connect_to_es_cu_M00_AXI_ARQOS),
        .S00_AXI_arready(connect_to_es_cu_M00_AXI_ARREADY),
        .S00_AXI_arregion(connect_to_es_cu_M00_AXI_ARREGION),
        .S00_AXI_arsize(connect_to_es_cu_M00_AXI_ARSIZE),
        .S00_AXI_arvalid(connect_to_es_cu_M00_AXI_ARVALID),
        .S00_AXI_awaddr(connect_to_es_cu_M00_AXI_AWADDR),
        .S00_AXI_awburst(connect_to_es_cu_M00_AXI_AWBURST),
        .S00_AXI_awcache(connect_to_es_cu_M00_AXI_AWCACHE),
        .S00_AXI_awid(connect_to_es_cu_M00_AXI_AWID),
        .S00_AXI_awlen(connect_to_es_cu_M00_AXI_AWLEN),
        .S00_AXI_awlock(connect_to_es_cu_M00_AXI_AWLOCK),
        .S00_AXI_awprot(connect_to_es_cu_M00_AXI_AWPROT),
        .S00_AXI_awqos(connect_to_es_cu_M00_AXI_AWQOS),
        .S00_AXI_awready(connect_to_es_cu_M00_AXI_AWREADY),
        .S00_AXI_awregion(connect_to_es_cu_M00_AXI_AWREGION),
        .S00_AXI_awsize(connect_to_es_cu_M00_AXI_AWSIZE),
        .S00_AXI_awvalid(connect_to_es_cu_M00_AXI_AWVALID),
        .S00_AXI_bid(connect_to_es_cu_M00_AXI_BID),
        .S00_AXI_bready(connect_to_es_cu_M00_AXI_BREADY),
        .S00_AXI_bresp(connect_to_es_cu_M00_AXI_BRESP),
        .S00_AXI_bvalid(connect_to_es_cu_M00_AXI_BVALID),
        .S00_AXI_rdata(connect_to_es_cu_M00_AXI_RDATA),
        .S00_AXI_rid(connect_to_es_cu_M00_AXI_RID),
        .S00_AXI_rlast(connect_to_es_cu_M00_AXI_RLAST),
        .S00_AXI_rready(connect_to_es_cu_M00_AXI_RREADY),
        .S00_AXI_rresp(connect_to_es_cu_M00_AXI_RRESP),
        .S00_AXI_rvalid(connect_to_es_cu_M00_AXI_RVALID),
        .S00_AXI_wdata(connect_to_es_cu_M00_AXI_WDATA),
        .S00_AXI_wlast(connect_to_es_cu_M00_AXI_WLAST),
        .S00_AXI_wready(connect_to_es_cu_M00_AXI_WREADY),
        .S00_AXI_wstrb(connect_to_es_cu_M00_AXI_WSTRB),
        .S00_AXI_wvalid(connect_to_es_cu_M00_AXI_WVALID),
        .S01_ACLK(pcie_dma_aclk),
        .S01_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .S01_AXI_araddr(embedded_schedular_m_axi_CQDma_ARADDR),
        .S01_AXI_arburst(embedded_schedular_m_axi_CQDma_ARBURST),
        .S01_AXI_arcache(embedded_schedular_m_axi_CQDma_ARCACHE),
        .S01_AXI_arlen(embedded_schedular_m_axi_CQDma_ARLEN),
        .S01_AXI_arlock(embedded_schedular_m_axi_CQDma_ARLOCK),
        .S01_AXI_arprot(embedded_schedular_m_axi_CQDma_ARPROT),
        .S01_AXI_arqos(embedded_schedular_m_axi_CQDma_ARQOS),
        .S01_AXI_arready(embedded_schedular_m_axi_CQDma_ARREADY),
        .S01_AXI_arregion(embedded_schedular_m_axi_CQDma_ARREGION),
        .S01_AXI_arsize(embedded_schedular_m_axi_CQDma_ARSIZE),
        .S01_AXI_arvalid(embedded_schedular_m_axi_CQDma_ARVALID),
        .S01_AXI_awaddr(embedded_schedular_m_axi_CQDma_AWADDR),
        .S01_AXI_awburst(embedded_schedular_m_axi_CQDma_AWBURST),
        .S01_AXI_awcache(embedded_schedular_m_axi_CQDma_AWCACHE),
        .S01_AXI_awlen(embedded_schedular_m_axi_CQDma_AWLEN),
        .S01_AXI_awlock(embedded_schedular_m_axi_CQDma_AWLOCK),
        .S01_AXI_awprot(embedded_schedular_m_axi_CQDma_AWPROT),
        .S01_AXI_awqos(embedded_schedular_m_axi_CQDma_AWQOS),
        .S01_AXI_awready(embedded_schedular_m_axi_CQDma_AWREADY),
        .S01_AXI_awregion(embedded_schedular_m_axi_CQDma_AWREGION),
        .S01_AXI_awsize(embedded_schedular_m_axi_CQDma_AWSIZE),
        .S01_AXI_awvalid(embedded_schedular_m_axi_CQDma_AWVALID),
        .S01_AXI_bready(embedded_schedular_m_axi_CQDma_BREADY),
        .S01_AXI_bresp(embedded_schedular_m_axi_CQDma_BRESP),
        .S01_AXI_bvalid(embedded_schedular_m_axi_CQDma_BVALID),
        .S01_AXI_rdata(embedded_schedular_m_axi_CQDma_RDATA),
        .S01_AXI_rlast(embedded_schedular_m_axi_CQDma_RLAST),
        .S01_AXI_rready(embedded_schedular_m_axi_CQDma_RREADY),
        .S01_AXI_rresp(embedded_schedular_m_axi_CQDma_RRESP),
        .S01_AXI_rvalid(embedded_schedular_m_axi_CQDma_RVALID),
        .S01_AXI_wdata(embedded_schedular_m_axi_CQDma_WDATA),
        .S01_AXI_wlast(embedded_schedular_m_axi_CQDma_WLAST),
        .S01_AXI_wready(embedded_schedular_m_axi_CQDma_WREADY),
        .S01_AXI_wstrb(embedded_schedular_m_axi_CQDma_WSTRB),
        .S01_AXI_wvalid(embedded_schedular_m_axi_CQDma_WVALID));
  emu_connect_to_es_cu_0 connect_to_es_cu
       (.ACLK(pcie_dma_aclk),
        .ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M00_ACLK(pcie_dma_aclk),
        .M00_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M00_AXI_araddr(connect_to_es_cu_M00_AXI_ARADDR),
        .M00_AXI_arburst(connect_to_es_cu_M00_AXI_ARBURST),
        .M00_AXI_arcache(connect_to_es_cu_M00_AXI_ARCACHE),
        .M00_AXI_arid(connect_to_es_cu_M00_AXI_ARID),
        .M00_AXI_arlen(connect_to_es_cu_M00_AXI_ARLEN),
        .M00_AXI_arlock(connect_to_es_cu_M00_AXI_ARLOCK),
        .M00_AXI_arprot(connect_to_es_cu_M00_AXI_ARPROT),
        .M00_AXI_arqos(connect_to_es_cu_M00_AXI_ARQOS),
        .M00_AXI_arready(connect_to_es_cu_M00_AXI_ARREADY),
        .M00_AXI_arregion(connect_to_es_cu_M00_AXI_ARREGION),
        .M00_AXI_arsize(connect_to_es_cu_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(connect_to_es_cu_M00_AXI_ARVALID),
        .M00_AXI_awaddr(connect_to_es_cu_M00_AXI_AWADDR),
        .M00_AXI_awburst(connect_to_es_cu_M00_AXI_AWBURST),
        .M00_AXI_awcache(connect_to_es_cu_M00_AXI_AWCACHE),
        .M00_AXI_awid(connect_to_es_cu_M00_AXI_AWID),
        .M00_AXI_awlen(connect_to_es_cu_M00_AXI_AWLEN),
        .M00_AXI_awlock(connect_to_es_cu_M00_AXI_AWLOCK),
        .M00_AXI_awprot(connect_to_es_cu_M00_AXI_AWPROT),
        .M00_AXI_awqos(connect_to_es_cu_M00_AXI_AWQOS),
        .M00_AXI_awready(connect_to_es_cu_M00_AXI_AWREADY),
        .M00_AXI_awregion(connect_to_es_cu_M00_AXI_AWREGION),
        .M00_AXI_awsize(connect_to_es_cu_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(connect_to_es_cu_M00_AXI_AWVALID),
        .M00_AXI_bid(connect_to_es_cu_M00_AXI_BID),
        .M00_AXI_bready(connect_to_es_cu_M00_AXI_BREADY),
        .M00_AXI_bresp(connect_to_es_cu_M00_AXI_BRESP),
        .M00_AXI_bvalid(connect_to_es_cu_M00_AXI_BVALID),
        .M00_AXI_rdata(connect_to_es_cu_M00_AXI_RDATA),
        .M00_AXI_rid(connect_to_es_cu_M00_AXI_RID),
        .M00_AXI_rlast(connect_to_es_cu_M00_AXI_RLAST),
        .M00_AXI_rready(connect_to_es_cu_M00_AXI_RREADY),
        .M00_AXI_rresp(connect_to_es_cu_M00_AXI_RRESP),
        .M00_AXI_rvalid(connect_to_es_cu_M00_AXI_RVALID),
        .M00_AXI_wdata(connect_to_es_cu_M00_AXI_WDATA),
        .M00_AXI_wlast(connect_to_es_cu_M00_AXI_WLAST),
        .M00_AXI_wready(connect_to_es_cu_M00_AXI_WREADY),
        .M00_AXI_wstrb(connect_to_es_cu_M00_AXI_WSTRB),
        .M00_AXI_wvalid(connect_to_es_cu_M00_AXI_WVALID),
        .M01_ACLK(pcie_dma_aclk),
        .M01_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M01_AXI_araddr(connect_to_es_cu_M01_AXI_slr0_ARADDR),
        .M01_AXI_arburst(connect_to_es_cu_M01_AXI_slr0_ARBURST),
        .M01_AXI_arcache(connect_to_es_cu_M01_AXI_slr0_ARCACHE),
        .M01_AXI_arid(connect_to_es_cu_M01_AXI_slr0_ARID),
        .M01_AXI_arlen(connect_to_es_cu_M01_AXI_slr0_ARLEN),
        .M01_AXI_arlock(connect_to_es_cu_M01_AXI_slr0_ARLOCK),
        .M01_AXI_arprot(connect_to_es_cu_M01_AXI_slr0_ARPROT),
        .M01_AXI_arqos(connect_to_es_cu_M01_AXI_slr0_ARQOS),
        .M01_AXI_arready(connect_to_es_cu_M01_AXI_slr0_ARREADY),
        .M01_AXI_arsize(connect_to_es_cu_M01_AXI_slr0_ARSIZE),
        .M01_AXI_arvalid(connect_to_es_cu_M01_AXI_slr0_ARVALID),
        .M01_AXI_awaddr(connect_to_es_cu_M01_AXI_slr0_AWADDR),
        .M01_AXI_awburst(connect_to_es_cu_M01_AXI_slr0_AWBURST),
        .M01_AXI_awcache(connect_to_es_cu_M01_AXI_slr0_AWCACHE),
        .M01_AXI_awid(connect_to_es_cu_M01_AXI_slr0_AWID),
        .M01_AXI_awlen(connect_to_es_cu_M01_AXI_slr0_AWLEN),
        .M01_AXI_awlock(connect_to_es_cu_M01_AXI_slr0_AWLOCK),
        .M01_AXI_awprot(connect_to_es_cu_M01_AXI_slr0_AWPROT),
        .M01_AXI_awqos(connect_to_es_cu_M01_AXI_slr0_AWQOS),
        .M01_AXI_awready(connect_to_es_cu_M01_AXI_slr0_AWREADY),
        .M01_AXI_awsize(connect_to_es_cu_M01_AXI_slr0_AWSIZE),
        .M01_AXI_awvalid(connect_to_es_cu_M01_AXI_slr0_AWVALID),
        .M01_AXI_bid(connect_to_es_cu_M01_AXI_slr0_BID),
        .M01_AXI_bready(connect_to_es_cu_M01_AXI_slr0_BREADY),
        .M01_AXI_bresp(connect_to_es_cu_M01_AXI_slr0_BRESP),
        .M01_AXI_bvalid(connect_to_es_cu_M01_AXI_slr0_BVALID),
        .M01_AXI_rdata(connect_to_es_cu_M01_AXI_slr0_RDATA),
        .M01_AXI_rid(connect_to_es_cu_M01_AXI_slr0_RID),
        .M01_AXI_rlast(connect_to_es_cu_M01_AXI_slr0_RLAST),
        .M01_AXI_rready(connect_to_es_cu_M01_AXI_slr0_RREADY),
        .M01_AXI_rresp(connect_to_es_cu_M01_AXI_slr0_RRESP),
        .M01_AXI_rvalid(connect_to_es_cu_M01_AXI_slr0_RVALID),
        .M01_AXI_wdata(connect_to_es_cu_M01_AXI_slr0_WDATA),
        .M01_AXI_wlast(connect_to_es_cu_M01_AXI_slr0_WLAST),
        .M01_AXI_wready(connect_to_es_cu_M01_AXI_slr0_WREADY),
        .M01_AXI_wstrb(connect_to_es_cu_M01_AXI_slr0_WSTRB),
        .M01_AXI_wvalid(connect_to_es_cu_M01_AXI_slr0_WVALID),
        .M02_ACLK(pcie_dma_aclk),
        .M02_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M02_AXI_araddr(connect_to_es_cu_M01_AXI_slr1_ARADDR),
        .M02_AXI_arprot(connect_to_es_cu_M01_AXI_slr1_ARPROT),
        .M02_AXI_arready(connect_to_es_cu_M01_AXI_slr1_ARREADY),
        .M02_AXI_arvalid(connect_to_es_cu_M01_AXI_slr1_ARVALID),
        .M02_AXI_awaddr(connect_to_es_cu_M01_AXI_slr1_AWADDR),
        .M02_AXI_awprot(connect_to_es_cu_M01_AXI_slr1_AWPROT),
        .M02_AXI_awready(connect_to_es_cu_M01_AXI_slr1_AWREADY),
        .M02_AXI_awvalid(connect_to_es_cu_M01_AXI_slr1_AWVALID),
        .M02_AXI_bready(connect_to_es_cu_M01_AXI_slr1_BREADY),
        .M02_AXI_bresp(connect_to_es_cu_M01_AXI_slr1_BRESP),
        .M02_AXI_bvalid(connect_to_es_cu_M01_AXI_slr1_BVALID),
        .M02_AXI_rdata(connect_to_es_cu_M01_AXI_slr1_RDATA),
        .M02_AXI_rready(connect_to_es_cu_M01_AXI_slr1_RREADY),
        .M02_AXI_rresp(connect_to_es_cu_M01_AXI_slr1_RRESP),
        .M02_AXI_rvalid(connect_to_es_cu_M01_AXI_slr1_RVALID),
        .M02_AXI_wdata(connect_to_es_cu_M01_AXI_slr1_WDATA),
        .M02_AXI_wready(connect_to_es_cu_M01_AXI_slr1_WREADY),
        .M02_AXI_wstrb(connect_to_es_cu_M01_AXI_slr1_WSTRB),
        .M02_AXI_wvalid(connect_to_es_cu_M01_AXI_slr1_WVALID),
        .M03_ACLK(pcie_dma_aclk),
        .M03_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .M03_AXI_araddr(connect_to_es_cu_M01_AXI_slr2_ARADDR),
        .M03_AXI_arprot(connect_to_es_cu_M01_AXI_slr2_ARPROT),
        .M03_AXI_arready(connect_to_es_cu_M01_AXI_slr2_ARREADY),
        .M03_AXI_arvalid(connect_to_es_cu_M01_AXI_slr2_ARVALID),
        .M03_AXI_awaddr(connect_to_es_cu_M01_AXI_slr2_AWADDR),
        .M03_AXI_awprot(connect_to_es_cu_M01_AXI_slr2_AWPROT),
        .M03_AXI_awready(connect_to_es_cu_M01_AXI_slr2_AWREADY),
        .M03_AXI_awvalid(connect_to_es_cu_M01_AXI_slr2_AWVALID),
        .M03_AXI_bready(connect_to_es_cu_M01_AXI_slr2_BREADY),
        .M03_AXI_bresp(connect_to_es_cu_M01_AXI_slr2_BRESP),
        .M03_AXI_bvalid(connect_to_es_cu_M01_AXI_slr2_BVALID),
        .M03_AXI_rdata(connect_to_es_cu_M01_AXI_slr2_RDATA),
        .M03_AXI_rready(connect_to_es_cu_M01_AXI_slr2_RREADY),
        .M03_AXI_rresp(connect_to_es_cu_M01_AXI_slr2_RRESP),
        .M03_AXI_rvalid(connect_to_es_cu_M01_AXI_slr2_RVALID),
        .M03_AXI_wdata(connect_to_es_cu_M01_AXI_slr2_WDATA),
        .M03_AXI_wready(connect_to_es_cu_M01_AXI_slr2_WREADY),
        .M03_AXI_wstrb(connect_to_es_cu_M01_AXI_slr2_WSTRB),
        .M03_AXI_wvalid(connect_to_es_cu_M01_AXI_slr2_WVALID),
        .S00_ACLK(pcie_dma_aclk),
        .S00_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .S00_AXI_araddr(sim_xdma_0_M_AXICTRL_ARADDR),
        .S00_AXI_arprot(sim_xdma_0_M_AXICTRL_ARPROT),
        .S00_AXI_arready(sim_xdma_0_M_AXICTRL_ARREADY),
        .S00_AXI_arvalid(sim_xdma_0_M_AXICTRL_ARVALID),
        .S00_AXI_awaddr(sim_xdma_0_M_AXICTRL_AWADDR),
        .S00_AXI_awprot(sim_xdma_0_M_AXICTRL_AWPROT),
        .S00_AXI_awready(sim_xdma_0_M_AXICTRL_AWREADY),
        .S00_AXI_awvalid(sim_xdma_0_M_AXICTRL_AWVALID),
        .S00_AXI_bready(sim_xdma_0_M_AXICTRL_BREADY),
        .S00_AXI_bresp(sim_xdma_0_M_AXICTRL_BRESP),
        .S00_AXI_bvalid(sim_xdma_0_M_AXICTRL_BVALID),
        .S00_AXI_rdata(sim_xdma_0_M_AXICTRL_RDATA),
        .S00_AXI_rready(sim_xdma_0_M_AXICTRL_RREADY),
        .S00_AXI_rresp(sim_xdma_0_M_AXICTRL_RRESP),
        .S00_AXI_rvalid(sim_xdma_0_M_AXICTRL_RVALID),
        .S00_AXI_wdata(sim_xdma_0_M_AXICTRL_WDATA),
        .S00_AXI_wready(sim_xdma_0_M_AXICTRL_WREADY),
        .S00_AXI_wstrb(sim_xdma_0_M_AXICTRL_WSTRB),
        .S00_AXI_wvalid(sim_xdma_0_M_AXICTRL_WVALID),
        .S01_ACLK(pcie_dma_aclk),
        .S01_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .S01_AXI_araddr(embedded_schedular_m_axi_a_ARADDR),
        .S01_AXI_arburst(embedded_schedular_m_axi_a_ARBURST),
        .S01_AXI_arcache(embedded_schedular_m_axi_a_ARCACHE),
        .S01_AXI_arlen(embedded_schedular_m_axi_a_ARLEN),
        .S01_AXI_arlock(embedded_schedular_m_axi_a_ARLOCK),
        .S01_AXI_arprot(embedded_schedular_m_axi_a_ARPROT),
        .S01_AXI_arqos(embedded_schedular_m_axi_a_ARQOS),
        .S01_AXI_arready(embedded_schedular_m_axi_a_ARREADY),
        .S01_AXI_arsize(embedded_schedular_m_axi_a_ARSIZE),
        .S01_AXI_arvalid(embedded_schedular_m_axi_a_ARVALID),
        .S01_AXI_awaddr(embedded_schedular_m_axi_a_AWADDR),
        .S01_AXI_awburst(embedded_schedular_m_axi_a_AWBURST),
        .S01_AXI_awcache(embedded_schedular_m_axi_a_AWCACHE),
        .S01_AXI_awlen(embedded_schedular_m_axi_a_AWLEN),
        .S01_AXI_awlock(embedded_schedular_m_axi_a_AWLOCK),
        .S01_AXI_awprot(embedded_schedular_m_axi_a_AWPROT),
        .S01_AXI_awqos(embedded_schedular_m_axi_a_AWQOS),
        .S01_AXI_awready(embedded_schedular_m_axi_a_AWREADY),
        .S01_AXI_awsize(embedded_schedular_m_axi_a_AWSIZE),
        .S01_AXI_awvalid(embedded_schedular_m_axi_a_AWVALID),
        .S01_AXI_bready(embedded_schedular_m_axi_a_BREADY),
        .S01_AXI_bresp(embedded_schedular_m_axi_a_BRESP),
        .S01_AXI_bvalid(embedded_schedular_m_axi_a_BVALID),
        .S01_AXI_rdata(embedded_schedular_m_axi_a_RDATA),
        .S01_AXI_rlast(embedded_schedular_m_axi_a_RLAST),
        .S01_AXI_rready(embedded_schedular_m_axi_a_RREADY),
        .S01_AXI_rresp(embedded_schedular_m_axi_a_RRESP),
        .S01_AXI_rvalid(embedded_schedular_m_axi_a_RVALID),
        .S01_AXI_wdata(embedded_schedular_m_axi_a_WDATA),
        .S01_AXI_wlast(embedded_schedular_m_axi_a_WLAST),
        .S01_AXI_wready(embedded_schedular_m_axi_a_WREADY),
        .S01_AXI_wstrb(embedded_schedular_m_axi_a_WSTRB),
        .S01_AXI_wvalid(embedded_schedular_m_axi_a_WVALID),
        .S02_ACLK(pcie_dma_aclk),
        .S02_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .S02_AXI_araddr(embedded_schedular_m_axi_CUDma_0_ARADDR),
        .S02_AXI_arburst(embedded_schedular_m_axi_CUDma_0_ARBURST),
        .S02_AXI_arcache(embedded_schedular_m_axi_CUDma_0_ARCACHE),
        .S02_AXI_arlen(embedded_schedular_m_axi_CUDma_0_ARLEN),
        .S02_AXI_arlock(embedded_schedular_m_axi_CUDma_0_ARLOCK),
        .S02_AXI_arprot(embedded_schedular_m_axi_CUDma_0_ARPROT),
        .S02_AXI_arqos(embedded_schedular_m_axi_CUDma_0_ARQOS),
        .S02_AXI_arready(embedded_schedular_m_axi_CUDma_0_ARREADY),
        .S02_AXI_arsize(embedded_schedular_m_axi_CUDma_0_ARSIZE),
        .S02_AXI_arvalid(embedded_schedular_m_axi_CUDma_0_ARVALID),
        .S02_AXI_awaddr(embedded_schedular_m_axi_CUDma_0_AWADDR),
        .S02_AXI_awburst(embedded_schedular_m_axi_CUDma_0_AWBURST),
        .S02_AXI_awcache(embedded_schedular_m_axi_CUDma_0_AWCACHE),
        .S02_AXI_awlen(embedded_schedular_m_axi_CUDma_0_AWLEN),
        .S02_AXI_awlock(embedded_schedular_m_axi_CUDma_0_AWLOCK),
        .S02_AXI_awprot(embedded_schedular_m_axi_CUDma_0_AWPROT),
        .S02_AXI_awqos(embedded_schedular_m_axi_CUDma_0_AWQOS),
        .S02_AXI_awready(embedded_schedular_m_axi_CUDma_0_AWREADY),
        .S02_AXI_awsize(embedded_schedular_m_axi_CUDma_0_AWSIZE),
        .S02_AXI_awvalid(embedded_schedular_m_axi_CUDma_0_AWVALID),
        .S02_AXI_bready(embedded_schedular_m_axi_CUDma_0_BREADY),
        .S02_AXI_bresp(embedded_schedular_m_axi_CUDma_0_BRESP),
        .S02_AXI_bvalid(embedded_schedular_m_axi_CUDma_0_BVALID),
        .S02_AXI_rdata(embedded_schedular_m_axi_CUDma_0_RDATA),
        .S02_AXI_rlast(embedded_schedular_m_axi_CUDma_0_RLAST),
        .S02_AXI_rready(embedded_schedular_m_axi_CUDma_0_RREADY),
        .S02_AXI_rresp(embedded_schedular_m_axi_CUDma_0_RRESP),
        .S02_AXI_rvalid(embedded_schedular_m_axi_CUDma_0_RVALID),
        .S02_AXI_wdata(embedded_schedular_m_axi_CUDma_0_WDATA),
        .S02_AXI_wlast(embedded_schedular_m_axi_CUDma_0_WLAST),
        .S02_AXI_wready(embedded_schedular_m_axi_CUDma_0_WREADY),
        .S02_AXI_wstrb(embedded_schedular_m_axi_CUDma_0_WSTRB),
        .S02_AXI_wvalid(embedded_schedular_m_axi_CUDma_0_WVALID),
        .S03_ACLK(pcie_dma_aclk),
        .S03_ARESETN(psr_dma_pcie_aclk_mb_reset),
        .S03_AXI_araddr(embedded_schedular_MAXI_ARADDR),
        .S03_AXI_arprot(embedded_schedular_MAXI_ARPROT),
        .S03_AXI_arready(embedded_schedular_MAXI_ARREADY),
        .S03_AXI_arvalid(embedded_schedular_MAXI_ARVALID),
        .S03_AXI_awaddr(embedded_schedular_MAXI_AWADDR),
        .S03_AXI_awprot(embedded_schedular_MAXI_AWPROT),
        .S03_AXI_awready(embedded_schedular_MAXI_AWREADY),
        .S03_AXI_awvalid(embedded_schedular_MAXI_AWVALID),
        .S03_AXI_bready(embedded_schedular_MAXI_BREADY),
        .S03_AXI_bresp(embedded_schedular_MAXI_BRESP),
        .S03_AXI_bvalid(embedded_schedular_MAXI_BVALID),
        .S03_AXI_rdata(embedded_schedular_MAXI_RDATA),
        .S03_AXI_rready(embedded_schedular_MAXI_RREADY),
        .S03_AXI_rresp(embedded_schedular_MAXI_RRESP),
        .S03_AXI_rvalid(embedded_schedular_MAXI_RVALID),
        .S03_AXI_wdata(embedded_schedular_MAXI_WDATA),
        .S03_AXI_wready(embedded_schedular_MAXI_WREADY),
        .S03_AXI_wstrb(embedded_schedular_MAXI_WSTRB),
        .S03_AXI_wvalid(embedded_schedular_MAXI_WVALID));
  emu_dma_pcie_clk_0 dma_pcie_clk
       (.clk(pcie_dma_aclk),
        .sync_rst(pcie_dma));
  embedded_schedular_imp_1KU1L3J embedded_schedular
       (.MAXI_araddr(embedded_schedular_MAXI_ARADDR),
        .MAXI_arprot(embedded_schedular_MAXI_ARPROT),
        .MAXI_arready(embedded_schedular_MAXI_ARREADY),
        .MAXI_arvalid(embedded_schedular_MAXI_ARVALID),
        .MAXI_awaddr(embedded_schedular_MAXI_AWADDR),
        .MAXI_awprot(embedded_schedular_MAXI_AWPROT),
        .MAXI_awready(embedded_schedular_MAXI_AWREADY),
        .MAXI_awvalid(embedded_schedular_MAXI_AWVALID),
        .MAXI_bready(embedded_schedular_MAXI_BREADY),
        .MAXI_bresp(embedded_schedular_MAXI_BRESP),
        .MAXI_bvalid(embedded_schedular_MAXI_BVALID),
        .MAXI_rdata(embedded_schedular_MAXI_RDATA),
        .MAXI_rready(embedded_schedular_MAXI_RREADY),
        .MAXI_rresp(embedded_schedular_MAXI_RRESP),
        .MAXI_rvalid(embedded_schedular_MAXI_RVALID),
        .MAXI_wdata(embedded_schedular_MAXI_WDATA),
        .MAXI_wready(embedded_schedular_MAXI_WREADY),
        .MAXI_wstrb(embedded_schedular_MAXI_WSTRB),
        .MAXI_wvalid(embedded_schedular_MAXI_WVALID),
        .SAXI_araddr(connect_to_es_M01_AXI_ARADDR),
        .SAXI_arprot(connect_to_es_M01_AXI_ARPROT),
        .SAXI_arready(connect_to_es_M01_AXI_ARREADY),
        .SAXI_arvalid(connect_to_es_M01_AXI_ARVALID),
        .SAXI_awaddr(connect_to_es_M01_AXI_AWADDR),
        .SAXI_awprot(connect_to_es_M01_AXI_AWPROT),
        .SAXI_awready(connect_to_es_M01_AXI_AWREADY),
        .SAXI_awvalid(connect_to_es_M01_AXI_AWVALID),
        .SAXI_bready(connect_to_es_M01_AXI_BREADY),
        .SAXI_bresp(connect_to_es_M01_AXI_BRESP),
        .SAXI_bvalid(connect_to_es_M01_AXI_BVALID),
        .SAXI_rdata(connect_to_es_M01_AXI_RDATA),
        .SAXI_rready(connect_to_es_M01_AXI_RREADY),
        .SAXI_rresp(connect_to_es_M01_AXI_RRESP),
        .SAXI_rvalid(connect_to_es_M01_AXI_RVALID),
        .SAXI_wdata(connect_to_es_M01_AXI_WDATA),
        .SAXI_wready(connect_to_es_M01_AXI_WREADY),
        .SAXI_wstrb(connect_to_es_M01_AXI_WSTRB),
        .SAXI_wvalid(connect_to_es_M01_AXI_WVALID),
        .clk(pcie_dma_aclk),
        .host_araddr(connect_to_es_M00_AXI_ARADDR),
        .host_arprot(connect_to_es_M00_AXI_ARPROT),
        .host_arready(connect_to_es_M00_AXI_ARREADY),
        .host_arvalid(connect_to_es_M00_AXI_ARVALID),
        .host_awaddr(connect_to_es_M00_AXI_AWADDR),
        .host_awprot(connect_to_es_M00_AXI_AWPROT),
        .host_awready(connect_to_es_M00_AXI_AWREADY),
        .host_awvalid(connect_to_es_M00_AXI_AWVALID),
        .host_bready(connect_to_es_M00_AXI_BREADY),
        .host_bresp(connect_to_es_M00_AXI_BRESP),
        .host_bvalid(connect_to_es_M00_AXI_BVALID),
        .host_rdata(connect_to_es_M00_AXI_RDATA),
        .host_rready(connect_to_es_M00_AXI_RREADY),
        .host_rresp(connect_to_es_M00_AXI_RRESP),
        .host_rvalid(connect_to_es_M00_AXI_RVALID),
        .host_wdata(connect_to_es_M00_AXI_WDATA),
        .host_wready(connect_to_es_M00_AXI_WREADY),
        .host_wstrb(connect_to_es_M00_AXI_WSTRB),
        .host_wvalid(connect_to_es_M00_AXI_WVALID),
        .irq_cu(irq_cu_1),
        .m_axi_CQDma_araddr(embedded_schedular_m_axi_CQDma_ARADDR),
        .m_axi_CQDma_arburst(embedded_schedular_m_axi_CQDma_ARBURST),
        .m_axi_CQDma_arcache(embedded_schedular_m_axi_CQDma_ARCACHE),
        .m_axi_CQDma_arlen(embedded_schedular_m_axi_CQDma_ARLEN),
        .m_axi_CQDma_arlock(embedded_schedular_m_axi_CQDma_ARLOCK),
        .m_axi_CQDma_arprot(embedded_schedular_m_axi_CQDma_ARPROT),
        .m_axi_CQDma_arqos(embedded_schedular_m_axi_CQDma_ARQOS),
        .m_axi_CQDma_arready(embedded_schedular_m_axi_CQDma_ARREADY),
        .m_axi_CQDma_arregion(embedded_schedular_m_axi_CQDma_ARREGION),
        .m_axi_CQDma_arsize(embedded_schedular_m_axi_CQDma_ARSIZE),
        .m_axi_CQDma_arvalid(embedded_schedular_m_axi_CQDma_ARVALID),
        .m_axi_CQDma_awaddr(embedded_schedular_m_axi_CQDma_AWADDR),
        .m_axi_CQDma_awburst(embedded_schedular_m_axi_CQDma_AWBURST),
        .m_axi_CQDma_awcache(embedded_schedular_m_axi_CQDma_AWCACHE),
        .m_axi_CQDma_awlen(embedded_schedular_m_axi_CQDma_AWLEN),
        .m_axi_CQDma_awlock(embedded_schedular_m_axi_CQDma_AWLOCK),
        .m_axi_CQDma_awprot(embedded_schedular_m_axi_CQDma_AWPROT),
        .m_axi_CQDma_awqos(embedded_schedular_m_axi_CQDma_AWQOS),
        .m_axi_CQDma_awready(embedded_schedular_m_axi_CQDma_AWREADY),
        .m_axi_CQDma_awregion(embedded_schedular_m_axi_CQDma_AWREGION),
        .m_axi_CQDma_awsize(embedded_schedular_m_axi_CQDma_AWSIZE),
        .m_axi_CQDma_awvalid(embedded_schedular_m_axi_CQDma_AWVALID),
        .m_axi_CQDma_bready(embedded_schedular_m_axi_CQDma_BREADY),
        .m_axi_CQDma_bresp(embedded_schedular_m_axi_CQDma_BRESP),
        .m_axi_CQDma_bvalid(embedded_schedular_m_axi_CQDma_BVALID),
        .m_axi_CQDma_rdata(embedded_schedular_m_axi_CQDma_RDATA),
        .m_axi_CQDma_rlast(embedded_schedular_m_axi_CQDma_RLAST),
        .m_axi_CQDma_rready(embedded_schedular_m_axi_CQDma_RREADY),
        .m_axi_CQDma_rresp(embedded_schedular_m_axi_CQDma_RRESP),
        .m_axi_CQDma_rvalid(embedded_schedular_m_axi_CQDma_RVALID),
        .m_axi_CQDma_wdata(embedded_schedular_m_axi_CQDma_WDATA),
        .m_axi_CQDma_wlast(embedded_schedular_m_axi_CQDma_WLAST),
        .m_axi_CQDma_wready(embedded_schedular_m_axi_CQDma_WREADY),
        .m_axi_CQDma_wstrb(embedded_schedular_m_axi_CQDma_WSTRB),
        .m_axi_CQDma_wvalid(embedded_schedular_m_axi_CQDma_WVALID),
        .m_axi_CUDma_0_araddr(embedded_schedular_m_axi_CUDma_0_ARADDR),
        .m_axi_CUDma_0_arburst(embedded_schedular_m_axi_CUDma_0_ARBURST),
        .m_axi_CUDma_0_arcache(embedded_schedular_m_axi_CUDma_0_ARCACHE),
        .m_axi_CUDma_0_arlen(embedded_schedular_m_axi_CUDma_0_ARLEN),
        .m_axi_CUDma_0_arlock(embedded_schedular_m_axi_CUDma_0_ARLOCK),
        .m_axi_CUDma_0_arprot(embedded_schedular_m_axi_CUDma_0_ARPROT),
        .m_axi_CUDma_0_arqos(embedded_schedular_m_axi_CUDma_0_ARQOS),
        .m_axi_CUDma_0_arready(embedded_schedular_m_axi_CUDma_0_ARREADY),
        .m_axi_CUDma_0_arsize(embedded_schedular_m_axi_CUDma_0_ARSIZE),
        .m_axi_CUDma_0_arvalid(embedded_schedular_m_axi_CUDma_0_ARVALID),
        .m_axi_CUDma_0_awaddr(embedded_schedular_m_axi_CUDma_0_AWADDR),
        .m_axi_CUDma_0_awburst(embedded_schedular_m_axi_CUDma_0_AWBURST),
        .m_axi_CUDma_0_awcache(embedded_schedular_m_axi_CUDma_0_AWCACHE),
        .m_axi_CUDma_0_awlen(embedded_schedular_m_axi_CUDma_0_AWLEN),
        .m_axi_CUDma_0_awlock(embedded_schedular_m_axi_CUDma_0_AWLOCK),
        .m_axi_CUDma_0_awprot(embedded_schedular_m_axi_CUDma_0_AWPROT),
        .m_axi_CUDma_0_awqos(embedded_schedular_m_axi_CUDma_0_AWQOS),
        .m_axi_CUDma_0_awready(embedded_schedular_m_axi_CUDma_0_AWREADY),
        .m_axi_CUDma_0_awsize(embedded_schedular_m_axi_CUDma_0_AWSIZE),
        .m_axi_CUDma_0_awvalid(embedded_schedular_m_axi_CUDma_0_AWVALID),
        .m_axi_CUDma_0_bready(embedded_schedular_m_axi_CUDma_0_BREADY),
        .m_axi_CUDma_0_bresp(embedded_schedular_m_axi_CUDma_0_BRESP),
        .m_axi_CUDma_0_bvalid(embedded_schedular_m_axi_CUDma_0_BVALID),
        .m_axi_CUDma_0_rdata(embedded_schedular_m_axi_CUDma_0_RDATA),
        .m_axi_CUDma_0_rlast(embedded_schedular_m_axi_CUDma_0_RLAST),
        .m_axi_CUDma_0_rready(embedded_schedular_m_axi_CUDma_0_RREADY),
        .m_axi_CUDma_0_rresp(embedded_schedular_m_axi_CUDma_0_RRESP),
        .m_axi_CUDma_0_rvalid(embedded_schedular_m_axi_CUDma_0_RVALID),
        .m_axi_CUDma_0_wdata(embedded_schedular_m_axi_CUDma_0_WDATA),
        .m_axi_CUDma_0_wlast(embedded_schedular_m_axi_CUDma_0_WLAST),
        .m_axi_CUDma_0_wready(embedded_schedular_m_axi_CUDma_0_WREADY),
        .m_axi_CUDma_0_wstrb(embedded_schedular_m_axi_CUDma_0_WSTRB),
        .m_axi_CUDma_0_wvalid(embedded_schedular_m_axi_CUDma_0_WVALID),
        .m_axi_a_araddr(embedded_schedular_m_axi_a_ARADDR),
        .m_axi_a_arburst(embedded_schedular_m_axi_a_ARBURST),
        .m_axi_a_arcache(embedded_schedular_m_axi_a_ARCACHE),
        .m_axi_a_arlen(embedded_schedular_m_axi_a_ARLEN),
        .m_axi_a_arlock(embedded_schedular_m_axi_a_ARLOCK),
        .m_axi_a_arprot(embedded_schedular_m_axi_a_ARPROT),
        .m_axi_a_arqos(embedded_schedular_m_axi_a_ARQOS),
        .m_axi_a_arready(embedded_schedular_m_axi_a_ARREADY),
        .m_axi_a_arsize(embedded_schedular_m_axi_a_ARSIZE),
        .m_axi_a_arvalid(embedded_schedular_m_axi_a_ARVALID),
        .m_axi_a_awaddr(embedded_schedular_m_axi_a_AWADDR),
        .m_axi_a_awburst(embedded_schedular_m_axi_a_AWBURST),
        .m_axi_a_awcache(embedded_schedular_m_axi_a_AWCACHE),
        .m_axi_a_awlen(embedded_schedular_m_axi_a_AWLEN),
        .m_axi_a_awlock(embedded_schedular_m_axi_a_AWLOCK),
        .m_axi_a_awprot(embedded_schedular_m_axi_a_AWPROT),
        .m_axi_a_awqos(embedded_schedular_m_axi_a_AWQOS),
        .m_axi_a_awready(embedded_schedular_m_axi_a_AWREADY),
        .m_axi_a_awsize(embedded_schedular_m_axi_a_AWSIZE),
        .m_axi_a_awvalid(embedded_schedular_m_axi_a_AWVALID),
        .m_axi_a_bready(embedded_schedular_m_axi_a_BREADY),
        .m_axi_a_bresp(embedded_schedular_m_axi_a_BRESP),
        .m_axi_a_bvalid(embedded_schedular_m_axi_a_BVALID),
        .m_axi_a_rdata(embedded_schedular_m_axi_a_RDATA),
        .m_axi_a_rlast(embedded_schedular_m_axi_a_RLAST),
        .m_axi_a_rready(embedded_schedular_m_axi_a_RREADY),
        .m_axi_a_rresp(embedded_schedular_m_axi_a_RRESP),
        .m_axi_a_rvalid(embedded_schedular_m_axi_a_RVALID),
        .m_axi_a_wdata(embedded_schedular_m_axi_a_WDATA),
        .m_axi_a_wlast(embedded_schedular_m_axi_a_WLAST),
        .m_axi_a_wready(embedded_schedular_m_axi_a_WREADY),
        .m_axi_a_wstrb(embedded_schedular_m_axi_a_WSTRB),
        .m_axi_a_wvalid(embedded_schedular_m_axi_a_WVALID),
        .reset_n(psr_dma_pcie_aclk_mb_reset),
        .s_axi_0_araddr(connect_to_es_M02_AXI_ARADDR),
        .s_axi_0_arready(connect_to_es_M02_AXI_ARREADY),
        .s_axi_0_arvalid(connect_to_es_M02_AXI_ARVALID),
        .s_axi_0_awaddr(connect_to_es_M02_AXI_AWADDR),
        .s_axi_0_awready(connect_to_es_M02_AXI_AWREADY),
        .s_axi_0_awvalid(connect_to_es_M02_AXI_AWVALID),
        .s_axi_0_bready(connect_to_es_M02_AXI_BREADY),
        .s_axi_0_bresp(connect_to_es_M02_AXI_BRESP),
        .s_axi_0_bvalid(connect_to_es_M02_AXI_BVALID),
        .s_axi_0_rdata(connect_to_es_M02_AXI_RDATA),
        .s_axi_0_rready(connect_to_es_M02_AXI_RREADY),
        .s_axi_0_rresp(connect_to_es_M02_AXI_RRESP),
        .s_axi_0_rvalid(connect_to_es_M02_AXI_RVALID),
        .s_axi_0_wdata(connect_to_es_M02_AXI_WDATA),
        .s_axi_0_wready(connect_to_es_M02_AXI_WREADY),
        .s_axi_0_wstrb(connect_to_es_M02_AXI_WSTRB),
        .s_axi_0_wvalid(connect_to_es_M02_AXI_WVALID));
  emu_psr_dma_pcie_aclk_0 psr_dma_pcie_aclk
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(pcie_dma),
        .interconnect_aresetn(psr_dma_pcie_aclk_mb_reset),
        .mb_debug_sys_rst(1'b0),
        .slowest_sync_clk(pcie_dma_aclk));
  emu_sim_ddr_1_0 sim_ddr_1
       (.c0_ddr_saxi_aclk(clk_reset_wizard_ddr_default_clk),
        .c0_ddr_saxi_araddr(Conn1_ARADDR),
        .c0_ddr_saxi_arburst(Conn1_ARBURST),
        .c0_ddr_saxi_arcache(Conn1_ARCACHE),
        .c0_ddr_saxi_aresetn(clk_reset_wizard_ddr_default_rst),
        .c0_ddr_saxi_arid(Conn1_ARID),
        .c0_ddr_saxi_arlen(Conn1_ARLEN),
        .c0_ddr_saxi_arlock(Conn1_ARLOCK),
        .c0_ddr_saxi_arprot(Conn1_ARPROT),
        .c0_ddr_saxi_arqos(Conn1_ARQOS),
        .c0_ddr_saxi_arready(Conn1_ARREADY),
        .c0_ddr_saxi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_arsize(Conn1_ARSIZE),
        .c0_ddr_saxi_aruser(Conn1_ARUSER),
        .c0_ddr_saxi_arvalid(Conn1_ARVALID),
        .c0_ddr_saxi_awaddr(Conn1_AWADDR),
        .c0_ddr_saxi_awburst(Conn1_AWBURST),
        .c0_ddr_saxi_awcache(Conn1_AWCACHE),
        .c0_ddr_saxi_awid(Conn1_AWID),
        .c0_ddr_saxi_awlen(Conn1_AWLEN),
        .c0_ddr_saxi_awlock(Conn1_AWLOCK),
        .c0_ddr_saxi_awprot(Conn1_AWPROT),
        .c0_ddr_saxi_awqos(Conn1_AWQOS),
        .c0_ddr_saxi_awready(Conn1_AWREADY),
        .c0_ddr_saxi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .c0_ddr_saxi_awsize(Conn1_AWSIZE),
        .c0_ddr_saxi_awuser(Conn1_AWUSER),
        .c0_ddr_saxi_awvalid(Conn1_AWVALID),
        .c0_ddr_saxi_bid(Conn1_BID),
        .c0_ddr_saxi_bready(Conn1_BREADY),
        .c0_ddr_saxi_bresp(Conn1_BRESP),
        .c0_ddr_saxi_buser(Conn1_BUSER),
        .c0_ddr_saxi_bvalid(Conn1_BVALID),
        .c0_ddr_saxi_rdata(Conn1_RDATA),
        .c0_ddr_saxi_rid(Conn1_RID),
        .c0_ddr_saxi_rlast(Conn1_RLAST),
        .c0_ddr_saxi_rready(Conn1_RREADY),
        .c0_ddr_saxi_rresp(Conn1_RRESP),
        .c0_ddr_saxi_ruser(Conn1_RUSER),
        .c0_ddr_saxi_rvalid(Conn1_RVALID),
        .c0_ddr_saxi_wdata(Conn1_WDATA),
        .c0_ddr_saxi_wlast(Conn1_WLAST),
        .c0_ddr_saxi_wready(Conn1_WREADY),
        .c0_ddr_saxi_wstrb(Conn1_WSTRB),
        .c0_ddr_saxi_wuser(Conn1_WUSER),
        .c0_ddr_saxi_wvalid(Conn1_WVALID),
        .c0_ui_clk(clk_reset_wizard_ddr_default_clk),
        .s_xdma_axi_aclk(clk_reset_wizard_ddr_default_clk),
        .s_xdma_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arburst({1'b0,1'b1}),
        .s_xdma_axi_arcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_aresetn(clk_reset_wizard_ddr_default_rst),
        .s_xdma_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arlock(1'b0),
        .s_xdma_axi_arprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_aruser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_arvalid(1'b0),
        .s_xdma_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awburst({1'b0,1'b1}),
        .s_xdma_axi_awcache({1'b0,1'b0,1'b1,1'b1}),
        .s_xdma_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awlock(1'b0),
        .s_xdma_axi_awprot({1'b0,1'b0,1'b0}),
        .s_xdma_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awsize({1'b0,1'b1,1'b0}),
        .s_xdma_axi_awuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_awvalid(1'b0),
        .s_xdma_axi_bready(1'b0),
        .s_xdma_axi_rready(1'b0),
        .s_xdma_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_xdma_axi_wlast(1'b0),
        .s_xdma_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_xdma_axi_wuser(1'b0),
        .s_xdma_axi_wvalid(1'b0));
  emu_sim_xdma_0_0 sim_xdma_0
       (.m_axictrl_aclk(pcie_dma_aclk),
        .m_axictrl_araddr(sim_xdma_0_M_AXICTRL_ARADDR),
        .m_axictrl_aresetn(psr_dma_pcie_aclk_mb_reset),
        .m_axictrl_arprot(sim_xdma_0_M_AXICTRL_ARPROT),
        .m_axictrl_arready(sim_xdma_0_M_AXICTRL_ARREADY),
        .m_axictrl_arvalid(sim_xdma_0_M_AXICTRL_ARVALID),
        .m_axictrl_awaddr(sim_xdma_0_M_AXICTRL_AWADDR),
        .m_axictrl_awprot(sim_xdma_0_M_AXICTRL_AWPROT),
        .m_axictrl_awready(sim_xdma_0_M_AXICTRL_AWREADY),
        .m_axictrl_awvalid(sim_xdma_0_M_AXICTRL_AWVALID),
        .m_axictrl_bready(sim_xdma_0_M_AXICTRL_BREADY),
        .m_axictrl_bresp(sim_xdma_0_M_AXICTRL_BRESP),
        .m_axictrl_bvalid(sim_xdma_0_M_AXICTRL_BVALID),
        .m_axictrl_rdata(sim_xdma_0_M_AXICTRL_RDATA),
        .m_axictrl_rready(sim_xdma_0_M_AXICTRL_RREADY),
        .m_axictrl_rresp(sim_xdma_0_M_AXICTRL_RRESP),
        .m_axictrl_rvalid(sim_xdma_0_M_AXICTRL_RVALID),
        .m_axictrl_wdata(sim_xdma_0_M_AXICTRL_WDATA),
        .m_axictrl_wready(sim_xdma_0_M_AXICTRL_WREADY),
        .m_axictrl_wstrb(sim_xdma_0_M_AXICTRL_WSTRB),
        .m_axictrl_wvalid(sim_xdma_0_M_AXICTRL_WVALID),
        .m_aximm_aclk(pcie_dma_aclk),
        .m_aximm_araddr(data_M_AXI_0_1_conn_ARADDR),
        .m_aximm_arburst(data_M_AXI_0_1_conn_ARBURST),
        .m_aximm_arcache(data_M_AXI_0_1_conn_ARCACHE),
        .m_aximm_aresetn(psr_dma_pcie_aclk_mb_reset),
        .m_aximm_arid(data_M_AXI_0_1_conn_ARID),
        .m_aximm_arlen(data_M_AXI_0_1_conn_ARLEN),
        .m_aximm_arlock(data_M_AXI_0_1_conn_ARLOCK),
        .m_aximm_arprot(data_M_AXI_0_1_conn_ARPROT),
        .m_aximm_arqos(data_M_AXI_0_1_conn_ARQOS),
        .m_aximm_arready(data_M_AXI_0_1_conn_ARREADY),
        .m_aximm_arsize(data_M_AXI_0_1_conn_ARSIZE),
        .m_aximm_aruser(data_M_AXI_0_1_conn_ARUSER),
        .m_aximm_arvalid(data_M_AXI_0_1_conn_ARVALID),
        .m_aximm_awaddr(data_M_AXI_0_1_conn_AWADDR),
        .m_aximm_awburst(data_M_AXI_0_1_conn_AWBURST),
        .m_aximm_awcache(data_M_AXI_0_1_conn_AWCACHE),
        .m_aximm_awid(data_M_AXI_0_1_conn_AWID),
        .m_aximm_awlen(data_M_AXI_0_1_conn_AWLEN),
        .m_aximm_awlock(data_M_AXI_0_1_conn_AWLOCK),
        .m_aximm_awprot(data_M_AXI_0_1_conn_AWPROT),
        .m_aximm_awqos(data_M_AXI_0_1_conn_AWQOS),
        .m_aximm_awready(data_M_AXI_0_1_conn_AWREADY),
        .m_aximm_awsize(data_M_AXI_0_1_conn_AWSIZE),
        .m_aximm_awuser(data_M_AXI_0_1_conn_AWUSER),
        .m_aximm_awvalid(data_M_AXI_0_1_conn_AWVALID),
        .m_aximm_bid(data_M_AXI_0_1_conn_BID),
        .m_aximm_bready(data_M_AXI_0_1_conn_BREADY),
        .m_aximm_bresp(data_M_AXI_0_1_conn_BRESP),
        .m_aximm_buser(data_M_AXI_0_1_conn_BUSER),
        .m_aximm_bvalid(data_M_AXI_0_1_conn_BVALID),
        .m_aximm_rdata(data_M_AXI_0_1_conn_RDATA),
        .m_aximm_rid(data_M_AXI_0_1_conn_RID),
        .m_aximm_rlast(data_M_AXI_0_1_conn_RLAST),
        .m_aximm_rready(data_M_AXI_0_1_conn_RREADY),
        .m_aximm_rresp(data_M_AXI_0_1_conn_RRESP),
        .m_aximm_ruser(data_M_AXI_0_1_conn_RUSER),
        .m_aximm_rvalid(data_M_AXI_0_1_conn_RVALID),
        .m_aximm_wdata(data_M_AXI_0_1_conn_WDATA),
        .m_aximm_wlast(data_M_AXI_0_1_conn_WLAST),
        .m_aximm_wready(data_M_AXI_0_1_conn_WREADY),
        .m_aximm_wstrb(data_M_AXI_0_1_conn_WSTRB),
        .m_aximm_wuser(data_M_AXI_0_1_conn_WUSER),
        .m_aximm_wvalid(data_M_AXI_0_1_conn_WVALID));
endmodule
