
---------- Begin Simulation Statistics ----------
final_tick                                74157256098                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233926                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671540                       # Number of bytes of host memory used
host_op_rate                                   255969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   427.49                       # Real time elapsed on the host
host_tick_rate                              173473040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074157                       # Number of seconds simulated
sim_ticks                                 74157256098                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.111803                       # CPI: cycles per instruction
system.cpu.discardedOps                        458171                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3110037                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.899440                       # IPC: instructions per cycle
system.cpu.numCycles                        111180294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       108070257                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        59527                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            821                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20385118                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16326317                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80924                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8727828                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8726419                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983856                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049782                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433629                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299771                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133858                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1045                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34763996                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34763996                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34767317                       # number of overall hits
system.cpu.dcache.overall_hits::total        34767317                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        38964                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38964                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        38986                       # number of overall misses
system.cpu.dcache.overall_misses::total         38986                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3370520418                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3370520418                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3370520418                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3370520418                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34802960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34802960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34806303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34806303                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86503.449800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86503.449800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86454.635459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86454.635459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28404                       # number of writebacks
system.cpu.dcache.writebacks::total             28404                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8874                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8874                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30102                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30102                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2663677173                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2663677173                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2664785060                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2664785060                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000865                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88523.668096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88523.668096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88525.183044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88525.183044                       # average overall mshr miss latency
system.cpu.dcache.replacements                  29078                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20594232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20594232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    780234589                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    780234589                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20605527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20605527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69077.874192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69077.874192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    740631464                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    740631464                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69315.064483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69315.064483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14169764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14169764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2590285829                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2590285829                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93616.893599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93616.893599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1923045709                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1923045709                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99100.526102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99100.526102                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006581                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006581                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1107887                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1107887                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92323.916667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92323.916667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.466218                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34975431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30102                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1161.897249                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            203435                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.466218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          654                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         139967362                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        139967362                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49386684                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17095389                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9758296                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26768735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26768735                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26768735                       # number of overall hits
system.cpu.icache.overall_hits::total        26768735                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31901943                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31901943                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31901943                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31901943                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26769082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26769082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26769082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26769082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91936.435159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91936.435159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91936.435159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91936.435159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31439045                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31439045                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31439045                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31439045                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90602.435159                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90602.435159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90602.435159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90602.435159                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26768735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26768735                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31901943                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31901943                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26769082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26769082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91936.435159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91936.435159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31439045                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31439045                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90602.435159                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90602.435159                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.505829                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26769082                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          77144.328530                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             99383                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.505829                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.338385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.338385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.338867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         107076675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        107076675                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  74157256098                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4231                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4241                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                4231                       # number of overall hits
system.l2.overall_hits::total                    4241                       # number of overall hits
system.l2.demand_misses::.cpu.inst                337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25871                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               337                       # number of overall misses
system.l2.overall_misses::.cpu.data             25871                       # number of overall misses
system.l2.overall_misses::total                 26208                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30591288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2545267331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2575858619                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30591288                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2545267331                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2575858619                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30449                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30449                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.859445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.860718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.859445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.860718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90775.335312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98383.028526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98285.203716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90775.335312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98383.028526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98285.203716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21548                       # number of writebacks
system.l2.writebacks::total                     21548                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26205                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26205                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25972483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2190349739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2216322222                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25972483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2190349739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2216322222                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.859345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860619                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.859345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.860619                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77069.682493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84674.104647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84576.310704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77069.682493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84674.104647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84576.310704                       # average overall mshr miss latency
system.l2.replacements                          22409                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28404                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28404                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          105                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           105                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           19405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19405                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1884215637                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1884215637                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97099.491729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97099.491729                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1618179786                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1618179786                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83389.836949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83389.836949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30591288                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30591288                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90775.335312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90775.335312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25972483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25972483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77069.682493                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77069.682493                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    661051694                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    661051694                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.604469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.604469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102235.028457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102235.028457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    572169953                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    572169953                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.604188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.604188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88530.087111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88530.087111                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4011.965340                       # Cycle average of tags in use
system.l2.tags.total_refs                       59398                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26505                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.241011                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.895740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.394185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3959.675415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979484                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    264529                       # Number of tag accesses
system.l2.tags.data_accesses                   264529                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     43096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     51714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000426111764                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2397                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              118590                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40759                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21548                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52410                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43096                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52410                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43096                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.849812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.213490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.370521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2396     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2397                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.967042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.946493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.857647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              234      9.76%      9.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.25%     10.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1961     81.81%     91.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.29%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              184      7.68%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2397                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3354240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2758144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     45.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74156584429                       # Total gap between requests
system.mem_ctrls.avgGap                    1552919.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3309696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2756288                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 581682.795045640320                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 44630777.541528552771                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 37168149.754051327705                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        51736                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        43096                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19999568                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1925685276                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1628628297837                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29672.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37221.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  37790706.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3311104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3354240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2758144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2758144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        25868                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          26205                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        21548                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         21548                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       581683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     44649764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         45231447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       581683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       581683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     37193178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        37193178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     37193178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       581683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     44649764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        82424625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                52388                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               43067                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2746                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               963409844                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             261940000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1945684844                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18389.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37139.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               34099                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31553                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   204.985974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   166.028700                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   180.009721                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1158      3.89%      3.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21212     71.18%     75.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3543     11.89%     86.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1225      4.11%     91.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1028      3.45%     94.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          568      1.91%     96.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          392      1.32%     97.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          214      0.72%     98.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          462      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3352832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2756288                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               45.212460                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               37.168150                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.64                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       105729120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        56192565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      185125920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     110627460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5853831360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15021400950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15826785600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   37159692975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.093149                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  40984551590                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2476240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30696464508                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       107064300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        56906025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      188924400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     114182280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5853831360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15588553230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15349183680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   37258645275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.427507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39734903300                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2476240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31946112798                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6800                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21548                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19405                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6800                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        74103                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  74103                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6112384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6112384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26205                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           240004153                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247266001                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49952                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19405                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10697                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          694                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        89282                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 89976                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        44416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7488768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7533184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           22409                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2758144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            52858                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016156                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126976                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  52010     98.40%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    842      1.59%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52858                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74157256098                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          115486381                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1157245                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100392168                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
