Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep  9 13:48:18 2024
| Host         : LAPTOP-K550ROTT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   270 |
|    Minimum number of control sets                        |   270 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   742 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   270 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |   193 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             876 |          219 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2400 |         1019 |
| Yes          | No                    | No                     |             430 |          145 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            7696 |         3722 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                                                                Enable Signal                                                                               |                                              Set/Reset Signal                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5     |                                                                                                           |                1 |              1 |         1.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]_0[0]                                                                                 | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              1 |         1.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__1_n_0                                                                       |                                                                                                           |                1 |              1 |         1.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4     |                                                                                                           |                1 |              1 |         1.00 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                         | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                1 |              1 |         1.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                         | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              1 |         1.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                        |                                                                                                           |                1 |              2 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_1_in__5                                                                                                                                      |                                                                                                           |                1 |              2 |         2.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                     |                                                                                                           |                1 |              2 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_1_in__4                                                                                                                                      |                                                                                                           |                1 |              2 |         2.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                           |                1 |              2 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_1_in__3                                                                                                                                      |                                                                                                           |                1 |              2 |         2.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              3 |         3.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                2 |              3 |         1.50 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              3 |         3.00 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                     | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                2 |              3 |         1.50 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              3 |         3.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              4 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/overlay_wptr0                                                                                                                                  | mrcore/inst/FU_MU_module/mc/overlay_wptr[3]_i_1_n_0                                                       |                2 |              4 |         2.00 |
|  pll/inst/clk_out        | resetn_reg_n_1                                                                                                                                                             |                                                                                                           |                1 |              4 |         4.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              4 |         4.00 |
|  pll/inst/clk_out        |                                                                                                                                                                            | mrcore/inst/FU_MU_module/mc/MemMid_tlbinvalid_reg                                                         |                1 |              4 |         4.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                      | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              4 |         4.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                           |                1 |              4 |         4.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1 |                2 |              4 |         2.00 |
|  checker/bbstub_douta[0] |                                                                                                                                                                            | checker/bbstub_douta[27]                                                                                  |                2 |              4 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/miss_ptr[9]_i_1_n_0                                                                                                                               | mrcore/inst/Fetch_module/miss_ptr[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen45_in |                                                                                                           |                2 |              4 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/intc/c_rvalid_reg[1]_0[0]                                                                                                                                      | mrcore/inst/FU_MU_module/mc/overlay_rptr[3]_i_1_n_0                                                       |                2 |              4 |         2.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                1 |              4 |         4.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                           |                1 |              4 |         4.00 |
|  pll/inst/clk_out        | lcd/inst/cached_len[3]_i_1_n_0                                                                                                                                             | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                2 |              4 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_124_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                5 |              5 |         1.00 |
|  pll/inst/clk_out        | cw/FSM_onehot_state[4]_i_2_n_1                                                                                                                                             | checker/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_123_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              5 |         2.50 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_120_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                1 |              5 |         5.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_119_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              5 |         1.25 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_101_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                3 |              5 |         1.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_122_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              5 |         1.25 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_125_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                3 |              5 |         1.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_80_out                                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              5 |         1.25 |
|  pll/inst/clk_out        |                                                                                                                                                                            | checker/SR[0]                                                                                             |                4 |              5 |         1.25 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_81_out                                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              5 |         1.25 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1                                                                                              | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                2 |              5 |         2.50 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/CP0_EPC2                                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              5 |         2.50 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_102_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                5 |              5 |         1.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_113_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                3 |              5 |         1.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/p_114_out                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              5 |         1.25 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_wen0_i_2_n_0                                                                                                                                 | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              6 |         1.50 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/miss_ptr[9]_i_1_n_0                                                                                                                               | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              6 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/L2_TLB_module/p_10_out                                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |                3 |              6 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/L2_TLB_module/p_18_out__0                                                                                                                                      | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              6 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/L2_TLB_module/p_26_out                                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              6 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/tlb_miss_isdata_reg_3                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              6 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_wen_reg_0[0]                                                                                                                                 | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              6 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/tlb_miss_isdata_reg_1                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              6 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/tlb_miss_isdata_reg_5                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                2 |              6 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[1]_0[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              6 |         1.50 |
|  pll/inst/clk_out        | mrcore/inst/intc/c_araddr[1][31]_i_1_n_0                                                                                                                                   | mrcore/inst/intc/c_araddr[1][5]_i_1_n_0                                                                   |                3 |              7 |         2.33 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                          | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                4 |              8 |         2.00 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                   |                                                                                                           |                1 |              8 |         8.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                3 |              8 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/genblk1[3].icdat0/E[0]                                                                                                                            | mrcore/inst/Fetch_module/FetchMid_replace1[3]_i_1_n_0                                                     |                4 |              8 |         2.00 |
|  pll/inst/clk_out        |                                                                                                                                                                            | axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0             |                4 |              8 |         2.00 |
|  pll/inst/clk_out        |                                                                                                                                                                            | axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0             |                4 |              8 |         2.00 |
|  pll/inst/clk_out        | lcd/inst/text_color_reg[7]_i_1_n_0                                                                                                                                         | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                2 |              8 |         4.00 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_2[0]                                                        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                3 |              8 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[1]_1[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                3 |              8 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[0]_2[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                4 |              9 |         2.25 |
|  pll/inst/clk_out        | lcd/inst/font_ptr[8]_i_1_n_0                                                                                                                                               | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                3 |              9 |         3.00 |
|  pll/inst/clk_out        | lcd/inst/rstptr[9]_i_1_n_0                                                                                                                                                 | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                4 |             10 |         2.50 |
|  pll/inst/clk_out        | mrcore/inst/fpu/rfd_ext[0][67]_i_1_n_0                                                                                                                                     | mrcore/inst/Station_module/p_0_in                                                                         |                4 |             11 |         2.75 |
|  pll/inst/clk_out        | mrcore/inst/fpu/rfd_ext[1][67]_i_1_n_0                                                                                                                                     | mrcore/inst/Station_module/p_0_in                                                                         |                3 |             11 |         3.67 |
|  pll/inst/clk_out        | mrcore/inst/fpu/rfd_valid2                                                                                                                                                 | mrcore/inst/Station_module/p_0_in                                                                         |                4 |             12 |         3.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_1_in                                                                                                                                         |                                                                                                           |                3 |             12 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/CP0_Status_BEV0                                                                                                                                  | mrcore/inst/Station_module/p_0_in                                                                         |                5 |             13 |         2.60 |
|  pll/inst/clk_out        | lcd/inst/writing_char[14]_i_1_n_0                                                                                                                                          | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                5 |             13 |         2.60 |
|  pll/inst/clk_out        | lcd/inst/readword[31]_i_1_n_0                                                                                                                                              | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                6 |             16 |         2.67 |
|  pll/inst/clk_out        | lcd/inst/dma_y_ptr[15]_i_1_n_0                                                                                                                                             | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                3 |             16 |         5.33 |
|  pll/inst/clk_out        | lcd/inst/p_1_in                                                                                                                                                            | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  pll/inst/clk_out        | lcd/inst/reg_lcd_db[15]_i_1_n_0                                                                                                                                            | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |               15 |             16 |         1.07 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[2].rs_mu_offset[2][1]_i_1_n_0                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |                4 |             16 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/BranchPredictor_module/global_BPB1_1_reg_0_127_0_0_i_1_n_0                                                                                                     |                                                                                                           |                4 |             16 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/BranchPredictor_module/global_BPB1_1_reg_128_255_0_0_i_1_n_0                                                                                                   |                                                                                                           |                4 |             16 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[1].rs_mu_offset[1][1]_i_1_n_0                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |                4 |             16 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[0].rs_mu_offset[0][1]_i_1_n_0                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |                4 |             16 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[0]_1[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                4 |             16 |         4.00 |
|  pll/inst/clk_out        | lcd/inst/setcur_y                                                                                                                                                          | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                6 |             16 |         2.67 |
|  pll/inst/clk_out        | lcd/inst/text_x[7]_i_1_n_0                                                                                                                                                 | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                3 |             16 |         5.33 |
|  pll/inst/clk_out        |                                                                                                                                                                            | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                9 |             17 |         1.89 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/mu_mask__0[0]                                                                                                                                   | mrcore/inst/Station_module/p_0_in                                                                         |                8 |             17 |         2.12 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[2].rs_mu_destnum[2][2]_i_1_n_0                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |                9 |             17 |         1.89 |
|  pll/inst/clk_out        | cw/state                                                                                                                                                                   | checker/SR[0]                                                                                             |                4 |             17 |         4.25 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_wen0_i_2_n_0                                                                                                                                 | mrcore/inst/Commit_module/flush_reg_0                                                                     |               12 |             17 |         1.42 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                         | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                7 |             17 |         2.43 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[1].rs_mu_destnum[1][2]_i_1_n_0                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |                6 |             17 |         2.83 |
|  pll/inst/clk_out        | lcd/inst/cached_addr                                                                                                                                                       | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |                6 |             17 |         2.83 |
|  pll/inst/clk_out        | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_2[0]                                                                                           | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                9 |             17 |         1.89 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[5]_0[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                9 |             18 |         2.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                           |                9 |             18 |         2.00 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                     |                                                                                                           |               10 |             18 |         1.80 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/l2_tlb_qry_en                                                                                                                                    | mrcore/inst/Station_module/p_0_in                                                                         |                6 |             19 |         3.17 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/excode_reg[3]_0[0]                                                                                                                               | mrcore/inst/Station_module/p_0_in                                                                         |                9 |             19 |         2.11 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/aresetn_0[0]                                                                                                                                     |                                                                                                           |                8 |             19 |         2.38 |
|  pll/inst/clk_out        |                                                                                                                                                                            | ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                       |                9 |             21 |         2.33 |
|  pll/inst/clk_out        | mrcore/inst/fpu/p_157_in                                                                                                                                                   | mrcore/inst/Station_module/p_0_in                                                                         |               14 |             23 |         1.64 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                7 |             23 |         3.29 |
|  pll/inst/clk_out        | mrcore/inst/fpu/p_128_in                                                                                                                                                   | mrcore/inst/Station_module/p_0_in                                                                         |               12 |             23 |         1.92 |
|  pll/inst/clk_out        | mrcore/inst/fpu/frename_wen02                                                                                                                                              | mrcore/inst/Station_module/p_0_in                                                                         |               13 |             23 |         1.77 |
|  pll/inst/clk_out        | mrcore/inst/fpu/p_98_in                                                                                                                                                    | mrcore/inst/Station_module/p_0_in                                                                         |               12 |             23 |         1.92 |
|  pll/inst/clk_out        | mrcore/inst/fpu/fpu_disp_sel_0                                                                                                                                             | mrcore/inst/Station_module/p_0_in                                                                         |               14 |             23 |         1.64 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |                6 |             24 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/intc/c_araddr[1][31]_i_1_n_0                                                                                                                                   |                                                                                                           |                7 |             25 |         3.57 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/MemMid_isload_reg_2[0]                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |                4 |             26 |         6.50 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[1]_2[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                6 |             26 |         4.33 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[1]_3[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                8 |             26 |         3.25 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/p_1_in__0                                                                                                                                         |                                                                                                           |                7 |             26 |         3.71 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/mdu_mask[0]                                                                                                                                     | mrcore/inst/Station_module/p_0_in                                                                         |               12 |             28 |         2.33 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/mdu_head_01                                                                                                                                     | mrcore/inst/Station_module/p_0_in                                                                         |                5 |             28 |         5.60 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/FetchMid_icache_clear_en0                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |               16 |             30 |         1.88 |
|  pll/inst/clk_out        | mrcore/inst/intc/c_araddr[0][31]_i_1_n_0                                                                                                                                   |                                                                                                           |                9 |             31 |         3.44 |
|  n_0_94_BUFG             |                                                                                                                                                                            |                                                                                                           |               18 |             32 |         1.78 |
|  pll/inst/clk_out        | mrcore/inst/intc/c_rdata                                                                                                                                                   |                                                                                                           |               12 |             32 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/Lo_wen                                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |                8 |             32 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/Hi_wen                                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               12 |             32 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/flush_target[31]_i_1_n_0                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |                9 |             32 |         3.56 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/half_clk_reg                                                                                                                                     | mrcore/inst/Station_module/p_0_in                                                                         |                8 |             32 |         4.00 |
|  pll/inst/clk_out        | lcd/inst/region_bottomy                                                                                                                                                    |                                                                                                           |                9 |             32 |         3.56 |
|  pll/inst/clk_out        | lcd/inst/region_topy                                                                                                                                                       |                                                                                                           |               11 |             32 |         2.91 |
|  pll/inst/clk_out        | lcd/inst/pixel_posy_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                           |               11 |             32 |         2.91 |
|  pll/inst/clk_out        | lcd/inst/ptr[31]_i_1_n_0                                                                                                                                                   | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |               11 |             32 |         2.91 |
|  pll/inst/clk_out        | cw/c_rvalid                                                                                                                                                                | checker/SR[0]                                                                                             |               12 |             32 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/excode_reg[3]_1[0]                                                                                                                               | mrcore/inst/Station_module/p_0_in                                                                         |               16 |             32 |         2.00 |
|  pll/inst/clk_out        | lcd/inst/cached_wdata[31]_i_1_n_0                                                                                                                                          | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |               10 |             32 |         3.20 |
|  pll/inst/clk_out        | lcd/inst/cursor_counter[31]_i_1_n_0                                                                                                                                        | lcd/inst/reg_lcd_rs_i_1_n_0                                                                               |               10 |             32 |         3.20 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_0[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               17 |             32 |         1.88 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_1[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               24 |             32 |         1.33 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_14[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               28 |             32 |         1.14 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_15[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               22 |             32 |         1.45 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_12[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               21 |             32 |         1.52 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_16[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               18 |             32 |         1.78 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_10[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               23 |             32 |         1.39 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_17[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               24 |             32 |         1.33 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_18[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               20 |             32 |         1.60 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_2[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               18 |             32 |         1.78 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_20[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               25 |             32 |         1.28 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_11[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               19 |             32 |         1.68 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_21[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               20 |             32 |         1.60 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_22[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               12 |             32 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_4[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               22 |             32 |         1.45 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_5[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               29 |             32 |         1.10 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_6[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               17 |             32 |         1.88 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_4[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               23 |             32 |         1.39 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_3[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               28 |             32 |         1.14 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_7[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               23 |             32 |         1.39 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_7[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               26 |             32 |         1.23 |
|  pll/inst/clk_out        | mrcore/inst/Decode_module/decode_valid01                                                                                                                                   | mrcore/inst/Buffer_module/SR[0]                                                                           |               13 |             32 |         2.46 |
|  pll/inst/clk_out        | mrcore/inst/Decode_module/decode_valid01                                                                                                                                   | mrcore/inst/Buffer_module/aresetn_0[0]                                                                    |               12 |             32 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/FU_MDU_module/mydiv/remain                                                                                                                                     | mrcore/inst/Station_module/p_0_in                                                                         |               10 |             32 |         3.20 |
|  pll/inst/clk_out        | mrcore/inst/FU_MDU_module/mydiv/E[0]                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               16 |             32 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MDU_module/mydiv/p_2_out[0]                                                                                                                                 | mrcore/inst/FU_MDU_module/mydiv/divb[2]_i_1_n_0                                                           |                8 |             32 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MDU_module/mydiv/stage2_valid_reg[0]                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |               19 |             32 |         1.68 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/overlay_catchdata0                                                                                                                             | mrcore/inst/Station_module/p_0_in                                                                         |               11 |             32 |         2.91 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_1[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               21 |             32 |         1.52 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_5[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               24 |             32 |         1.33 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_3[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               22 |             32 |         1.45 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_19[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               26 |             32 |         1.23 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/E[0]                                                                                                                                           |                                                                                                           |                6 |             32 |         5.33 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/FetchMid_catch0[31]_i_1_n_0                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               16 |             32 |         2.00 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/FetchMid_catch1[31]_i_1_n_0                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               17 |             32 |         1.88 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_9[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               22 |             32 |         1.45 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_2[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               25 |             32 |         1.28 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_13[0]                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               27 |             32 |         1.19 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/cp0_waddr_reg[0]_0[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |                8 |             32 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/ROB_module/flush_reg[0]                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |               25 |             32 |         1.28 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_8[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               25 |             32 |         1.28 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[3]_6[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               19 |             32 |         1.68 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/arf_waddr0_reg[4]_8[0]                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               25 |             32 |         1.28 |
|  sys_clk_IBUF_BUFG       |                                                                                                                                                                            | clear                                                                                                     |                9 |             33 |         3.67 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_294_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               19 |             33 |         1.74 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_300_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               17 |             33 |         1.94 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk7[1].rs_mdu_wakeuprs[1]_i_1_n_0                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               27 |             33 |         1.22 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_302_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               26 |             33 |         1.27 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_308_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               25 |             33 |         1.32 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_324_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               20 |             33 |         1.65 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_292_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               26 |             33 |         1.27 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_296_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               18 |             33 |         1.83 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_304_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               28 |             33 |         1.18 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_306_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               28 |             33 |         1.18 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_320_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               18 |             33 |         1.83 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[2].rs_mu_rsval_ready[2]_i_1_n_0                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               31 |             33 |         1.06 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_298_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               19 |             33 |         1.74 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_290_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               23 |             33 |         1.43 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_288_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               30 |             33 |         1.10 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_286_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               29 |             33 |         1.14 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_318_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               17 |             33 |         1.94 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[2].rs_mu_rtval_ready[2]_i_1_n_0                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               32 |             33 |         1.03 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk7[1].rs_mdu_wakeuprt[1]_i_1_n_0                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               23 |             33 |         1.43 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk7[0].rs_mdu_wakeuprt[0]_i_1_n_0                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               32 |             33 |         1.03 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[1].rs_mu_rsval_ready[1]_i_1_n_0                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               29 |             33 |         1.14 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk7[0].rs_mdu_wakeuprs[0]_i_1_n_0                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |               28 |             33 |         1.18 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/E[0]                                                                                                                                             | mrcore/inst/Station_module/p_0_in                                                                         |               10 |             33 |         3.30 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[0].rs_mu_rsval_ready[0]_i_1_n_0                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               30 |             33 |         1.10 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[0].rs_mu_rtval_ready[0]_i_1_n_0                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               31 |             33 |         1.06 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/genblk6[1].rs_mu_rtval_ready[1]_i_1_n_0                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               33 |             33 |         1.00 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_322_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               17 |             33 |         1.94 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                     |                                                                                                           |                8 |             34 |         4.25 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                     |                                                                                                           |               12 |             34 |         2.83 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                           |               10 |             34 |         3.40 |
|  pll/inst/clk_out        | axib/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                           |               13 |             34 |         2.62 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/isex_valid_reg                                                                                                                                 | mrcore/inst/Station_module/p_0_in                                                                         |               15 |             34 |         2.27 |
|  pll/inst/clk_out        |                                                                                                                                                                            | mrcore/inst/FU_MDU_module/mydiv/divb[2]_i_1_n_0                                                           |               12 |             35 |         2.92 |
|  pll/inst/clk_out        | mrcore/inst/BranchPredictor_module/p_0_in__0                                                                                                                               |                                                                                                           |                9 |             36 |         4.00 |
|  pll/inst/clk_out        |                                                                                                                                                                            | mrcore/inst/Commit_module/flush_reg_0                                                                     |               23 |             43 |         1.87 |
|  pll/inst/clk_out        |                                                                                                                                                                            | axib/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                    |               21 |             45 |         2.14 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_37_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               20 |             48 |         2.40 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_38_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               18 |             48 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_35_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               18 |             48 |         2.67 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_33_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               21 |             48 |         2.29 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/p_31_out                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               23 |             48 |         2.09 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/miss_vaddr[31]_i_1_n_0                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |               24 |             57 |         2.38 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/miss_uncached1                                                                                                                                    | mrcore/inst/Station_module/p_0_in                                                                         |               24 |             58 |         2.42 |
|  pll/inst/clk_out        | mrcore/inst/Buffer_module/E[0]                                                                                                                                             | mrcore/inst/Commit_module/SR[0]                                                                           |               31 |             64 |         2.06 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/FetchMid_iscatched02                                                                                                                             | mrcore/inst/Station_module/p_0_in                                                                         |               34 |             72 |         2.12 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/tlb_miss_isdata_reg_2[0]                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               39 |             77 |         1.97 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/tlb_miss_isdata_reg_4[0]                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               25 |             77 |         3.08 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/tlb_miss_isdata_reg_0[0]                                                                                                                         | mrcore/inst/Station_module/p_0_in                                                                         |               32 |             77 |         2.41 |
|  pll/inst/clk_out        | mrcore/inst/L2_TLB_module/E[0]                                                                                                                                             | mrcore/inst/Station_module/p_0_in                                                                         |               30 |             79 |         2.63 |
|  pll/inst/clk_out        | mrcore/inst/L2_TLB_module/isfind_reg_1[0]                                                                                                                                  | mrcore/inst/Station_module/p_0_in                                                                         |               43 |             79 |         1.84 |
|  pll/inst/clk_out        | mrcore/inst/L2_TLB_module/isfind_reg_0[0]                                                                                                                                  | mrcore/inst/Station_module/p_0_in                                                                         |               35 |             79 |         2.26 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/flush                                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |               22 |             80 |         3.64 |
|  pll/inst/clk_out        | mrcore/inst/fpu/p_0_in19_out__0                                                                                                                                            |                                                                                                           |               10 |             80 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/fpu/fwb_valid_reg_0                                                                                                                                            |                                                                                                           |               10 |             80 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/icache_tag2_reg_r1_0_63_0_2_i_1_n_0                                                                                                               |                                                                                                           |               21 |             84 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/icache_tag1_reg_r1_0_63_0_2_i_1_n_0                                                                                                               |                                                                                                           |               21 |             84 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/icache_tag3_reg_r1_0_63_0_2_i_1_n_0                                                                                                               |                                                                                                           |               21 |             84 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/icache_tag0_reg_r1_0_63_0_2_i_1_n_0                                                                                                               |                                                                                                           |               21 |             84 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/L2_TLB_module/CP0_Group_module/p_1_in                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |               61 |             85 |         1.39 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/predictor_wr_en_reg_0                                                                                                                            |                                                                                                           |               23 |             92 |         4.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/overlay_valid4                                                                                                                                 | mrcore/inst/Station_module/p_0_in                                                                         |               41 |            101 |         2.46 |
|  pll/inst/clk_out        | checker/sel                                                                                                                                                                | checker/SR[0]                                                                                             |               25 |            101 |         4.04 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_6                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_1                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_4                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_5                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_7                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_3                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_0                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/d_TLB_module/line_wen_2                                                                                                                                        |                                                                                                           |               14 |            112 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/alu1_mask__0[0]                                                                                                                                 | mrcore/inst/Station_module/p_0_in                                                                         |               49 |            121 |         2.47 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/alu0_mask__0[0]                                                                                                                                 | mrcore/inst/Station_module/p_0_in                                                                         |               53 |            121 |         2.28 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_209_in                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |               46 |            121 |         2.63 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_128_in                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |               57 |            121 |         2.12 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_169_in                                                                                                                                        | mrcore/inst/Station_module/p_0_in                                                                         |               67 |            121 |         1.81 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_1_in__0[0]                                                                                                                                    | mrcore/inst/Station_module/p_0_in                                                                         |               52 |            121 |         2.33 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_0_in__0[0]                                                                                                                                    | mrcore/inst/Station_module/p_0_in                                                                         |               60 |            121 |         2.02 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/p_2_in[0]                                                                                                                                       | mrcore/inst/Station_module/p_0_in                                                                         |               58 |            121 |         2.09 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/mc/MemMid_isload_reg                                                                                                                              | mrcore/inst/Station_module/p_0_in                                                                         |               74 |            154 |         2.08 |
|  pll/inst/clk_out        | mrcore/inst/Decode_module/p_0_in                                                                                                                                           |                                                                                                           |               43 |            344 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/Decode_module/decode_valid01                                                                                                                                   | mrcore/inst/Station_module/p_0_in                                                                         |              119 |            351 |         2.95 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/p_0_in                                                                                                                                            |                                                                                                           |               47 |            376 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_MDU_module/p_2_in                                                                                                                                           |                                                                                                           |               48 |            384 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/Commit_module/commit_PC0[31]_i_1_n_0                                                                                                                           | mrcore/inst/Station_module/p_0_in                                                                         |              133 |            391 |         2.94 |
|  pll/inst/clk_out        | mrcore/inst/FU_MU_module/p_2_in                                                                                                                                            |                                                                                                           |               50 |            400 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_ALU0_module/p_2_in                                                                                                                                          |                                                                                                           |               50 |            400 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/FU_ALU1_module/p_2_in                                                                                                                                          |                                                                                                           |               50 |            400 |         8.00 |
|  pll/inst/clk_out        | mrcore/inst/Station_module/decode_inst0[15]_i_4_0                                                                                                                          | mrcore/inst/Station_module/p_0_in                                                                         |              184 |            430 |         2.34 |
|  pll/inst/clk_out        | mrcore/inst/Fetch_module/genblk1[3].icdat0/E[0]                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |              159 |            509 |         3.20 |
|  pll/inst/clk_out        |                                                                                                                                                                            |                                                                                                           |              207 |            892 |         4.31 |
|  pll/inst/clk_out        |                                                                                                                                                                            | mrcore/inst/Station_module/p_0_in                                                                         |              921 |           2177 |         2.36 |
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


