/*
 * Copyright (C) 2015 Imagination Technologies Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "pistachio_ci40_audio.dtsi"

/ {
	model = "IMG Ci40";
	compatible = "img,pistachio-ci40", "img,pistachio";

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
	};

	chosen {
		bootargs = "console=ttyS1,115200n8 earlycon=uart8250,mmio32,0x18101500,115200 root=/dev/sda1 rootwait ro";
	};

	memory {
		device_type = "memory";
		reg =  <0x00000000 0x08000000>;
	};

	reg_1v8: fixed-regulator {
		compatible = "regulator-fixed";
		regulator-name = "aux_adc_vref";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
	};

	/* EXT clock from cc2520 is fed to sc16is752,
	cc2520 driver is not modifying the clock and
	on reset cc2520 starts with 1Mhz EXT clock */
	cc2520_ext_clk: cc2520-ext-clk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <1000000>;
		clock-output-names = "cc2520_ext_clock";
        };
};

&spfi0 {
	status = "okay";
	pinctrl-0 = <&spim0_pins>;
	pinctrl-names = "default";

	cs-gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>, <&gpio0 2 GPIO_ACTIVE_HIGH>;

	cc2520@0 {
		compatible = "ti,cc2520";
		reg = <0>;
		spi-max-frequency = <8000000>;
		fifo-gpio = <&gpio3 4 GPIO_ACTIVE_HIGH>;
		fifop-gpio = <&gpio3 5 GPIO_ACTIVE_HIGH>;
		sfd-gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
		cca-gpio = <&gpio3 6 GPIO_ACTIVE_HIGH>;
		vreg-gpio = <&gpio2 12 GPIO_ACTIVE_HIGH>;
		reset-gpio = <&gpio0 12 GPIO_ACTIVE_HIGH>;
	};

	sc16is752@1 {
		compatible = "nxp,sc16is752";
		reg = <1>;
		clocks = <&cc2520_ext_clk>;
		spi-max-frequency = <15000000>;
		interrupt-parent = <&gpio0>;
		interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&spfi1 {
	status = "okay";

	pinctrl-0 = <&spim1_pins>, <&spim1_quad_pins>;
	pinctrl-names = "default";
	cs-gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>, <&gpio0 1 GPIO_ACTIVE_HIGH>;

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <50000000>;
	};

	flash@1 {
		compatible = "gigadevice,gd5f";
		reg = <1>;
		spi-max-frequency = <50000000>;
		nand-on-flash-bbt;
		#address-cells = <1>;
		#size-cells = <1>;
	};
};

&uccphostport {
	status = "okay";
};

&uccpdummyhp {
	status = "okay";
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&usb {
	status = "okay";
};

&enet {
	status = "okay";

	mac-address = [0123456789AB];
};

&sdhost {
	status = "okay";

	bus-width = <4>;
	disable-wp;
};

&ir {
	status = "okay";
};

&pwm {
	status = "okay";

	pinctrl-0 = <&pwmpdm0_pin>, <&pwmpdm1_pin>, <&pwmpdm2_pin>,
		    <&pwmpdm3_pin>;
	pinctrl-names = "default";
};

&adc {
	status = "okay";
	vref-supply = <&reg_1v8>;
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;
};

&i2c2 {
	status = "okay";
	clock-frequency = <400000>;
};

&i2c3 {
	status = "okay";
	clock-frequency = <400000>;
};

&wifi {
       status = "okay";
       mac-address0 = [0123456789AC];
       mac-address1 = [0123456789AD];
       rf-params = [1E00000000002426292A2C2E3237393F454A52576066000000002B2C3033373A3D44474D51575A61656B6F000000002B2C3033373A3D44474D51575A61656B6F000000002B2C3033373A3D44474D51575A61656B6F000000002B2C3033373A3D44474D51575A61656B6F00000000002426292A2C2E3237393F454A52576066000000002B2C3033373A3D44474D51575A61656B6F000000002B2C3033373A3D44474D51575A61656B6F000000002B2C3033373A3D44474D51575A61656B6F000000002B2C3033373A3D44474D51575A61656B6F0808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808080808];
       num_streams = [02];
};

