// Seed: 2241417970
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    output tri1 id_3
);
  wire id_5;
  assign module_2.id_8 = 0;
  wire id_6, id_7, id_8;
  assign id_7 = 1;
  wire id_9;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  wor   id_2,
    output wire  id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3
  );
  wire id_5;
  wire id_6, id_7;
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    input wor void id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    input uwire id_6
    , id_12,
    output wor id_7,
    input wor id_8,
    output tri1 id_9,
    input tri1 id_10
);
  always_latch
    if (id_12) begin : LABEL_0
      id_0 = $display;
      id_4 = 1;
    end : SymbolIdentifier
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_0
  );
endmodule
